+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004420    0.016211    0.110693    0.213346 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016211    0.000331    0.213677 v fanout68/A (sg13g2_buf_1)
     4    0.029632    0.066711    0.081464    0.295141 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.066724    0.000791    0.295932 v fanout67/A (sg13g2_buf_1)
     5    0.026316    0.060401    0.093050    0.388982 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060502    0.001769    0.390752 v _202_/A (sg13g2_xor2_1)
     2    0.011364    0.034776    0.076238    0.466990 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.034790    0.000656    0.467646 v _204_/A (sg13g2_xor2_1)
     1    0.002015    0.016756    0.040038    0.507684 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016756    0.000077    0.507761 v _297_/D (sg13g2_dfrbpq_1)
                                              0.507761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352653   clock uncertainty
                                  0.000000    0.352653   clock reconvergence pessimism
                                 -0.021936    0.330717   library hold time
                                              0.330717   data required time
---------------------------------------------------------------------------------------------
                                              0.330717   data required time
                                             -0.507761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.177044   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004420    0.016211    0.110693    0.213346 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016211    0.000331    0.213677 v fanout68/A (sg13g2_buf_1)
     4    0.029632    0.066711    0.081464    0.295141 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.066724    0.000791    0.295932 v fanout67/A (sg13g2_buf_1)
     5    0.026316    0.060401    0.093050    0.388982 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060511    0.001868    0.390850 v _201_/A (sg13g2_and2_1)
     1    0.004324    0.016627    0.058469    0.449319 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.016627    0.000172    0.449491 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015652    0.068141    0.060301    0.509792 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.068165    0.001056    0.510848 ^ _208_/B (sg13g2_xor2_1)
     1    0.002774    0.018453    0.049249    0.560097 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.018453    0.000203    0.560300 v _298_/D (sg13g2_dfrbpq_1)
                                              0.560300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    0.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352668   clock uncertainty
                                  0.000000    0.352668   clock reconvergence pessimism
                                 -0.022327    0.330341   library hold time
                                              0.330341   data required time
---------------------------------------------------------------------------------------------
                                              0.330341   data required time
                                             -0.560300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229960   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    0.102194 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002156    0.014408    0.114015    0.216208 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.014409    0.000081    0.216290 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020523    0.066001    0.281301    0.497591 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.066039    0.001448    0.499038 ^ fanout77/A (sg13g2_buf_8)
     6    0.038557    0.023086    0.067210    0.566249 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.023126    0.000913    0.567161 ^ _128_/A (sg13g2_inv_2)
     5    0.029939    0.037105    0.036684    0.603845 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.037232    0.001823    0.605668 v _293_/D (sg13g2_dfrbpq_2)
                                              0.605668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    0.102194 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352194   clock uncertainty
                                  0.000000    0.352194   clock reconvergence pessimism
                                 -0.026654    0.325540   library hold time
                                              0.325540   data required time
---------------------------------------------------------------------------------------------
                                              0.325540   data required time
                                             -0.605668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280129   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    0.102194 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002156    0.014408    0.114015    0.216208 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.014409    0.000081    0.216290 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020523    0.066001    0.281301    0.497591 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.066039    0.001448    0.499038 ^ fanout77/A (sg13g2_buf_8)
     6    0.038557    0.023086    0.067210    0.566249 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.023413    0.002299    0.568547 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003146    0.023560    0.042922    0.611469 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.023560    0.000208    0.611677 v _294_/D (sg13g2_dfrbpq_1)
                                              0.611677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352368   clock uncertainty
                                  0.000000    0.352368   clock reconvergence pessimism
                                 -0.023495    0.328873   library hold time
                                              0.328873   data required time
---------------------------------------------------------------------------------------------
                                              0.328873   data required time
                                             -0.611677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282804   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002854    0.015818    0.108493    0.210877 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.015818    0.000167    0.211044 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013014    0.046589    0.265950    0.476994 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046593    0.000471    0.477465 ^ fanout55/A (sg13g2_buf_8)
     8    0.044953    0.024091    0.061090    0.538555 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025221    0.003889    0.542443 ^ _195_/B (sg13g2_xor2_1)
     2    0.011474    0.034377    0.062119    0.604562 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034397    0.000773    0.605336 v _196_/B (sg13g2_xor2_1)
     1    0.002253    0.017412    0.037583    0.642919 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.017412    0.000083    0.643002 v _295_/D (sg13g2_dfrbpq_2)
                                              0.643002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352318   clock uncertainty
                                  0.000000    0.352318   clock reconvergence pessimism
                                 -0.022075    0.330243   library hold time
                                              0.330243   data required time
---------------------------------------------------------------------------------------------
                                              0.330243   data required time
                                             -0.643002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312759   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002854    0.015818    0.108493    0.210877 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.015818    0.000167    0.211044 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013014    0.046589    0.265950    0.476994 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046593    0.000471    0.477465 ^ fanout55/A (sg13g2_buf_8)
     8    0.044953    0.024091    0.061090    0.538555 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024238    0.001078    0.539633 ^ _199_/B (sg13g2_xnor2_1)
     2    0.012487    0.058221    0.065376    0.605009 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.058232    0.000656    0.605665 v _200_/B (sg13g2_xor2_1)
     1    0.003678    0.019923    0.049243    0.654908 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019923    0.000240    0.655148 v _296_/D (sg13g2_dfrbpq_1)
                                              0.655148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352670   clock uncertainty
                                  0.000000    0.352670   clock reconvergence pessimism
                                 -0.022667    0.330003   library hold time
                                              0.330003   data required time
---------------------------------------------------------------------------------------------
                                              0.330003   data required time
                                             -0.655148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325145   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    0.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.009904    0.026762    0.119559    0.222227 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026778    0.000609    0.222836 v fanout61/A (sg13g2_buf_2)
     5    0.035636    0.046110    0.075235    0.298071 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.046375    0.002784    0.300854 v _182_/A (sg13g2_nand2_1)
     1    0.006306    0.027284    0.033096    0.333951 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.027285    0.000401    0.334352 ^ _217_/A (sg13g2_nor3_1)
     1    0.005291    0.021781    0.030860    0.365212 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.021783    0.000388    0.365600 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003346    0.030210    0.052201    0.417801 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030210    0.000227    0.418028 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003961    0.025052    0.251868    0.669896 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.025052    0.000155    0.670051 ^ _219_/A (sg13g2_inv_1)
     1    0.002026    0.011316    0.017737    0.687787 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011316    0.000138    0.687925 v _301_/D (sg13g2_dfrbpq_1)
                                              0.687925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352384   clock uncertainty
                                  0.000000    0.352384   clock reconvergence pessimism
                                 -0.020666    0.331718   library hold time
                                              0.331718   data required time
---------------------------------------------------------------------------------------------
                                              0.331718   data required time
                                             -0.687925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356207   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013546    0.027051    0.125261    0.227578 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027111    0.000991    0.228569 ^ fanout72/A (sg13g2_buf_8)
     7    0.035781    0.020573    0.052064    0.280633 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021185    0.002985    0.283618 ^ _140_/B (sg13g2_nor2_2)
     5    0.020801    0.027938    0.032925    0.316543 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028017    0.001227    0.317769 v _144_/A (sg13g2_nand2_1)
     2    0.008654    0.030586    0.033230    0.350999 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030605    0.000604    0.351603 ^ _212_/B (sg13g2_nor2_1)
     2    0.013745    0.036316    0.040624    0.392226 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036379    0.001253    0.393480 v _213_/C (sg13g2_nand3_1)
     2    0.011416    0.038240    0.048587    0.442067 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.038272    0.000866    0.442933 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002356    0.021360    0.038539    0.481471 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021360    0.000155    0.481626 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001958    0.023644    0.247521    0.729147 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023644    0.000073    0.729220 v _300_/D (sg13g2_dfrbpq_1)
                                              0.729220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352142   clock uncertainty
                                  0.000000    0.352142   clock reconvergence pessimism
                                 -0.023516    0.328626   library hold time
                                              0.328626   data required time
---------------------------------------------------------------------------------------------
                                              0.328626   data required time
                                             -0.729220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400594   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004420    0.016211    0.110693    0.213346 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016211    0.000331    0.213677 v fanout68/A (sg13g2_buf_1)
     4    0.029632    0.066711    0.081464    0.295141 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.066724    0.000791    0.295932 v fanout67/A (sg13g2_buf_1)
     5    0.026316    0.060401    0.093050    0.388982 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060511    0.001868    0.390850 v _201_/A (sg13g2_and2_1)
     1    0.004324    0.016627    0.058469    0.449319 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.016627    0.000172    0.449491 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015652    0.068141    0.060301    0.509792 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.068159    0.000911    0.510703 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006802    0.036392    0.056660    0.567363 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.036404    0.000521    0.567884 v _211_/A (sg13g2_xnor2_1)
     1    0.001993    0.019635    0.042944    0.610828 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019635    0.000075    0.610903 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001624    0.022972    0.245881    0.856784 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.022972    0.000064    0.856848 v _299_/D (sg13g2_dfrbpq_2)
                                              0.856848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352685   clock uncertainty
                                  0.000000    0.352685   clock reconvergence pessimism
                                 -0.023371    0.329314   library hold time
                                              0.329314   data required time
---------------------------------------------------------------------------------------------
                                              0.329314   data required time
                                             -0.856848   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527534   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046515    0.001322    1.067327 v _129_/A (sg13g2_inv_1)
     1    0.006373    0.027103    0.031475    1.098802 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.027107    0.000264    1.099066 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.099066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    0.102194 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352194   clock uncertainty
                                  0.000000    0.352194   clock reconvergence pessimism
                                 -0.068158    0.284036   library removal time
                                              0.284036   data required time
---------------------------------------------------------------------------------------------
                                              0.284036   data required time
                                             -1.099066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815030   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020998    0.001918    1.132090 v _285_/A (sg13g2_inv_1)
     1    0.006084    0.021989    0.024990    1.157080 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.022006    0.000469    1.157549 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.157549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352368   clock uncertainty
                                  0.000000    0.352368   clock reconvergence pessimism
                                 -0.066995    0.285373   library removal time
                                              0.285373   data required time
---------------------------------------------------------------------------------------------
                                              0.285373   data required time
                                             -1.157549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872176   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021345    0.002962    1.133134 v _287_/A (sg13g2_inv_1)
     1    0.006029    0.021913    0.025067    1.158201 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021917    0.000244    1.158445 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352670   clock uncertainty
                                  0.000000    0.352670   clock reconvergence pessimism
                                 -0.066981    0.285688   library removal time
                                              0.285688   data required time
---------------------------------------------------------------------------------------------
                                              0.285688   data required time
                                             -1.158445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872756   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020952    0.001746    1.131918 v _291_/A (sg13g2_inv_1)
     1    0.006605    0.023236    0.025974    1.157893 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023253    0.000494    1.158386 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352142   clock uncertainty
                                  0.000000    0.352142   clock reconvergence pessimism
                                 -0.067280    0.284862   library removal time
                                              0.284862   data required time
---------------------------------------------------------------------------------------------
                                              0.284862   data required time
                                             -1.158386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873524   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021328    0.002917    1.133089 v _290_/A (sg13g2_inv_1)
     1    0.006531    0.023111    0.026018    1.159108 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.023116    0.000269    1.159377 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352685   clock uncertainty
                                  0.000000    0.352685   clock reconvergence pessimism
                                 -0.067255    0.285431   library removal time
                                              0.285431   data required time
---------------------------------------------------------------------------------------------
                                              0.285431   data required time
                                             -1.159377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873946   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021294    0.002828    1.133000 v _286_/A (sg13g2_inv_1)
     1    0.006801    0.023772    0.026405    1.159404 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.023791    0.000524    1.159928 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.352318   clock uncertainty
                                  0.000000    0.352318   clock reconvergence pessimism
                                 -0.067402    0.284916   library removal time
                                              0.284916   data required time
---------------------------------------------------------------------------------------------
                                              0.284916   data required time
                                             -1.159928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875012   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021202    0.002571    1.132743 v _292_/A (sg13g2_inv_1)
     1    0.007093    0.024462    0.026952    1.159695 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024481    0.000533    1.160228 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352384   clock uncertainty
                                  0.000000    0.352384   clock reconvergence pessimism
                                 -0.067559    0.284826   library removal time
                                              0.284826   data required time
---------------------------------------------------------------------------------------------
                                              0.284826   data required time
                                             -1.160228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875402   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021262    0.002741    1.132913 v _289_/A (sg13g2_inv_1)
     1    0.007209    0.024754    0.027190    1.160103 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024772    0.000528    1.160631 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    0.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352668   clock uncertainty
                                  0.000000    0.352668   clock reconvergence pessimism
                                 -0.067632    0.285036   library removal time
                                              0.285036   data required time
---------------------------------------------------------------------------------------------
                                              0.285036   data required time
                                             -1.160631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875596   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021412    0.003129    1.133301 v _288_/A (sg13g2_inv_1)
     1    0.007685    0.025947    0.028101    1.161402 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.025969    0.000588    1.161989 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.161989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.352653   clock uncertainty
                                  0.000000    0.352653   clock reconvergence pessimism
                                 -0.067905    0.284747   library removal time
                                              0.284747   data required time
---------------------------------------------------------------------------------------------
                                              0.284747   data required time
                                             -1.161989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877242   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011866    0.030701    0.122694    0.224836 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.030732    0.000864    0.225700 v output2/A (sg13g2_buf_1)
     1    0.006653    0.020674    0.050064    0.275764 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.020683    0.000401    0.276165 v sign (out)
                                              0.276165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.276165   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026165   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011972    0.037312    0.125326    0.227468 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037325    0.000661    0.228129 ^ _127_/A (sg13g2_inv_1)
     1    0.011846    0.032987    0.038356    0.266484 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.033007    0.000676    0.267160 v output3/A (sg13g2_buf_1)
     1    0.008459    0.024303    0.053674    0.320834 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.024319    0.000582    0.321416 v signB (out)
                                              0.321416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.321416   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071416   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.243276 ^ fanout57/A (sg13g2_buf_8)
     8    0.037427    0.021852    0.058990    0.302266 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022119    0.001907    0.304173 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004988    0.016994    0.023619    0.327792 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.017011    0.000308    0.328100 v output17/A (sg13g2_buf_1)
     1    0.008468    0.023821    0.048735    0.376835 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.023834    0.000516    0.377351 v sine_out[21] (out)
                                              0.377351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.377351   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127351   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037133    0.000968    0.240830 v fanout57/A (sg13g2_buf_8)
     8    0.036948    0.020016    0.059040    0.299870 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020358    0.002103    0.301972 v _180_/A (sg13g2_nand2_1)
     1    0.003238    0.016374    0.021158    0.323131 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.016375    0.000223    0.323354 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.035621    0.054399    0.377753 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.035663    0.000982    0.378734 ^ sine_out[28] (out)
                                              0.378734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.378734   data arrival time
---------------------------------------------------------------------------------------------
                                              1.128734   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037133    0.000968    0.240830 v fanout57/A (sg13g2_buf_8)
     8    0.036948    0.020016    0.059040    0.299870 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020315    0.001943    0.301812 v _170_/A (sg13g2_nand2_1)
     1    0.003349    0.016624    0.021382    0.323195 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.016625    0.000132    0.323326 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.037052    0.055508    0.378835 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.037086    0.000906    0.379740 ^ sine_out[24] (out)
                                              0.379740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.379740   data arrival time
---------------------------------------------------------------------------------------------
                                              1.129740   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.243276 ^ fanout57/A (sg13g2_buf_8)
     8    0.037427    0.021852    0.058990    0.302266 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022075    0.001712    0.303978 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.007128    0.021123    0.027056    0.331034 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.021145    0.000525    0.331560 v output13/A (sg13g2_buf_1)
     1    0.007641    0.022295    0.048825    0.380385 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.022296    0.000200    0.380584 v sine_out[18] (out)
                                              0.380584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.380584   data arrival time
---------------------------------------------------------------------------------------------
                                              1.130584   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.243276 ^ fanout57/A (sg13g2_buf_8)
     8    0.037427    0.021852    0.058990    0.302266 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022124    0.001929    0.304196 ^ _167_/A (sg13g2_nor2_1)
     1    0.006932    0.023084    0.029568    0.333763 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023107    0.000419    0.334182 v output19/A (sg13g2_buf_1)
     1    0.008794    0.024663    0.051169    0.385352 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.024677    0.000537    0.385889 v sine_out[23] (out)
                                              0.385889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.385889   data arrival time
---------------------------------------------------------------------------------------------
                                              1.135889   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037133    0.000968    0.240830 v fanout57/A (sg13g2_buf_8)
     8    0.036948    0.020016    0.059040    0.299870 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020324    0.001977    0.301847 v _175_/A (sg13g2_nand2_1)
     1    0.006946    0.024992    0.028026    0.329873 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.025018    0.000627    0.330500 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.037502    0.058426    0.388926 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.037548    0.000851    0.389777 ^ sine_out[26] (out)
                                              0.389777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.389777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.139777   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037133    0.000968    0.240830 v fanout57/A (sg13g2_buf_8)
     8    0.036948    0.020016    0.059040    0.299870 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020312    0.001932    0.301802 v _172_/A (sg13g2_nand2_1)
     1    0.008663    0.029160    0.031200    0.333002 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029191    0.000755    0.333756 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.035487    0.057959    0.391715 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035539    0.001085    0.392800 ^ sine_out[25] (out)
                                              0.392800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.392800   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142800   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037133    0.000968    0.240830 v fanout57/A (sg13g2_buf_8)
     8    0.036948    0.020016    0.059040    0.299870 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020319    0.001960    0.301829 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007949    0.032844    0.035705    0.337534 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032870    0.000716    0.338250 ^ output23/A (sg13g2_buf_1)
     1    0.011624    0.036384    0.059841    0.398091 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.036436    0.001106    0.399197 ^ sine_out[27] (out)
                                              0.399197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.399197   data arrival time
---------------------------------------------------------------------------------------------
                                              1.149197   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054303    0.002858    0.329224 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002834    0.018743    0.026770    0.355994 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.018743    0.000110    0.356104 v output11/A (sg13g2_buf_1)
     1    0.007638    0.022214    0.048074    0.404179 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.022215    0.000199    0.404378 v sine_out[16] (out)
                                              0.404378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.404378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.154378   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054290    0.002777    0.329143 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003015    0.019072    0.027149    0.356292 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019073    0.000119    0.356410 v output16/A (sg13g2_buf_1)
     1    0.007688    0.022323    0.048258    0.404669 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.022325    0.000202    0.404870 v sine_out[20] (out)
                                              0.404870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.404870   data arrival time
---------------------------------------------------------------------------------------------
                                              1.154870   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054292    0.002788    0.329154 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005353    0.023351    0.032014    0.361168 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.023358    0.000343    0.361511 v output18/A (sg13g2_buf_1)
     1    0.008159    0.023398    0.050227    0.411738 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.023411    0.000493    0.412231 v sine_out[22] (out)
                                              0.412231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.412231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.162231   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054315    0.002926    0.329291 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004303    0.023753    0.032978    0.362269 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023754    0.000304    0.362573 v output12/A (sg13g2_buf_1)
     1    0.007638    0.022374    0.049634    0.412207 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.022376    0.000199    0.412406 v sine_out[17] (out)
                                              0.412406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.412406   data arrival time
---------------------------------------------------------------------------------------------
                                              1.162406   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054348    0.003115    0.329481 ^ _160_/A (sg13g2_nor2_1)
     1    0.005614    0.020114    0.036841    0.366321 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020135    0.000380    0.366702 v output14/A (sg13g2_buf_1)
     1    0.007625    0.022231    0.048485    0.415187 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.022233    0.000199    0.415386 v sine_out[19] (out)
                                              0.415386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.415386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.165386   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013546    0.027051    0.125261    0.227578 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027111    0.000991    0.228569 ^ fanout72/A (sg13g2_buf_8)
     7    0.035781    0.020573    0.052064    0.280633 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021028    0.002535    0.283168 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011983    0.060558    0.066133    0.349301 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.060588    0.001110    0.350411 v output28/A (sg13g2_buf_1)
     1    0.014093    0.036475    0.071795    0.422206 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.036485    0.000571    0.422777 v sine_out[31] (out)
                                              0.422777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.422777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.172777   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027530    0.007350    0.308851 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.009531    0.048757    0.052628    0.361479 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048797    0.001115    0.362594 v output15/A (sg13g2_buf_1)
     1    0.013550    0.035029    0.066835    0.429428 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035091    0.001055    0.430483 v sine_out[1] (out)
                                              0.430483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.430483   data arrival time
---------------------------------------------------------------------------------------------
                                              1.180483   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044163    0.001007    0.243295 ^ fanout58/A (sg13g2_buf_2)
     8    0.035578    0.054077    0.083071    0.326366 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054154    0.001698    0.328064 ^ _281_/A (sg13g2_nor2_1)
     1    0.011974    0.034535    0.049156    0.377220 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034574    0.000954    0.378174 v output35/A (sg13g2_buf_1)
     1    0.009370    0.026189    0.055868    0.434042 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.026191    0.000236    0.434278 v sine_out[8] (out)
                                              0.434278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.434278   data arrival time
---------------------------------------------------------------------------------------------
                                              1.184278   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029496    0.009242    0.310743 ^ _130_/B (sg13g2_nor2_1)
     2    0.010978    0.030133    0.035880    0.346623 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030142    0.000441    0.347063 v _284_/A (sg13g2_and2_1)
     1    0.005524    0.018732    0.050738    0.397802 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.018740    0.000329    0.398130 v output7/A (sg13g2_buf_1)
     1    0.007856    0.022673    0.048449    0.446579 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.022673    0.000163    0.446742 v sine_out[12] (out)
                                              0.446742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.446742   data arrival time
---------------------------------------------------------------------------------------------
                                              1.196742   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013546    0.027051    0.125261    0.227578 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027111    0.000991    0.228569 ^ fanout72/A (sg13g2_buf_8)
     7    0.035781    0.020573    0.052064    0.280633 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021185    0.002985    0.283618 ^ _140_/B (sg13g2_nor2_2)
     5    0.020801    0.027938    0.032925    0.316543 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028017    0.001227    0.317769 v _144_/A (sg13g2_nand2_1)
     2    0.008654    0.030586    0.033230    0.350999 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030616    0.000755    0.351754 ^ _145_/B (sg13g2_nand2_1)
     1    0.005954    0.032492    0.042727    0.394481 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032512    0.000387    0.394868 v output9/A (sg13g2_buf_1)
     1    0.007642    0.022663    0.052365    0.447233 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.022664    0.000200    0.447433 v sine_out[14] (out)
                                              0.447433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.447433   data arrival time
---------------------------------------------------------------------------------------------
                                              1.197433   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    0.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013546    0.027051    0.125261    0.227578 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027111    0.000991    0.228569 ^ fanout72/A (sg13g2_buf_8)
     7    0.035781    0.020573    0.052064    0.280633 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021185    0.002985    0.283618 ^ _140_/B (sg13g2_nor2_2)
     5    0.020801    0.027938    0.032925    0.316543 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028017    0.001227    0.317769 v _144_/A (sg13g2_nand2_1)
     2    0.008654    0.030586    0.033230    0.350999 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030605    0.000604    0.351603 ^ _212_/B (sg13g2_nor2_1)
     2    0.013745    0.036316    0.040624    0.392226 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036375    0.001211    0.393437 v output26/A (sg13g2_buf_1)
     1    0.009626    0.026855    0.056467    0.449904 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.026927    0.000985    0.450889 v sine_out[2] (out)
                                              0.450889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.450889   data arrival time
---------------------------------------------------------------------------------------------
                                              1.200889   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029496    0.009242    0.310743 ^ _130_/B (sg13g2_nor2_1)
     2    0.010978    0.030133    0.035880    0.346623 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030140    0.000382    0.347005 v _136_/B (sg13g2_nand2b_2)
     4    0.016256    0.029488    0.032070    0.379075 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029510    0.000644    0.379718 ^ _278_/A (sg13g2_nor2_1)
     1    0.003135    0.017518    0.025414    0.405132 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017519    0.000221    0.405353 v output33/A (sg13g2_buf_1)
     1    0.009493    0.025906    0.050543    0.455896 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.025923    0.000612    0.456508 v sine_out[6] (out)
                                              0.456508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.456508   data arrival time
---------------------------------------------------------------------------------------------
                                              1.206508   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    0.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.009948    0.032378    0.121602    0.224270 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032392    0.000614    0.224884 ^ fanout61/A (sg13g2_buf_2)
     5    0.036272    0.054698    0.079329    0.304213 ^ fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.054905    0.002752    0.306965 ^ fanout60/A (sg13g2_buf_8)
     8    0.035859    0.021975    0.062833    0.369799 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.022247    0.002468    0.372267 ^ _275_/A (sg13g2_nor2_1)
     1    0.006585    0.021207    0.028991    0.401258 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021234    0.000589    0.401847 v output30/A (sg13g2_buf_1)
     1    0.011550    0.030370    0.054763    0.456609 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.030456    0.001184    0.457793 v sine_out[3] (out)
                                              0.457793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.457793   data arrival time
---------------------------------------------------------------------------------------------
                                              1.207793   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028724    0.008546    0.310046 ^ _255_/A (sg13g2_nor4_1)
     1    0.004693    0.024362    0.032447    0.342493 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024368    0.000675    0.343168 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007150    0.053218    0.052011    0.395179 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.053252    0.000697    0.395876 ^ output4/A (sg13g2_buf_1)
     1    0.011189    0.035838    0.065851    0.461728 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.035842    0.000422    0.462150 ^ sine_out[0] (out)
                                              0.462150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.462150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.212150   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029496    0.009242    0.310743 ^ _130_/B (sg13g2_nor2_1)
     2    0.010978    0.030133    0.035880    0.346623 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030140    0.000382    0.347005 v _136_/B (sg13g2_nand2b_2)
     4    0.016256    0.029488    0.032070    0.379075 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029497    0.000412    0.379487 ^ _277_/A (sg13g2_nor2_1)
     1    0.004620    0.020211    0.027922    0.407409 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020212    0.000313    0.407722 v output32/A (sg13g2_buf_1)
     1    0.011247    0.029556    0.054159    0.461881 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.029602    0.000798    0.462679 v sine_out[5] (out)
                                              0.462679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.462679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.212679   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029496    0.009242    0.310743 ^ _130_/B (sg13g2_nor2_1)
     2    0.010978    0.030133    0.035880    0.346623 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030140    0.000382    0.347005 v _136_/B (sg13g2_nand2b_2)
     4    0.016256    0.029488    0.032070    0.379075 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029497    0.000416    0.379490 ^ _279_/A (sg13g2_nor2_1)
     1    0.004811    0.020559    0.028258    0.407749 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.020560    0.000297    0.408046 v output34/A (sg13g2_buf_1)
     1    0.011116    0.029441    0.053922    0.461967 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.029517    0.001073    0.463040 v sine_out[7] (out)
                                              0.463040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.463040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.213040   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027500    0.007319    0.308819 ^ _143_/A (sg13g2_nor2_1)
     2    0.007232    0.024624    0.031772    0.340591 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024625    0.000217    0.340809 v _147_/A (sg13g2_nand2_1)
     2    0.008441    0.029413    0.031991    0.372799 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.029427    0.000508    0.373307 ^ _149_/B (sg13g2_nand2_1)
     1    0.005363    0.030194    0.040704    0.414011 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030198    0.000342    0.414353 v output10/A (sg13g2_buf_1)
     1    0.007638    0.022582    0.051639    0.465992 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.022583    0.000199    0.466192 v sine_out[15] (out)
                                              0.466192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.466192   data arrival time
---------------------------------------------------------------------------------------------
                                              1.216192   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029496    0.009242    0.310743 ^ _130_/B (sg13g2_nor2_1)
     2    0.010978    0.030133    0.035880    0.346623 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030140    0.000382    0.347005 v _136_/B (sg13g2_nand2b_2)
     4    0.016256    0.029488    0.032070    0.379075 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029514    0.000698    0.379773 ^ _276_/A (sg13g2_nor2_1)
     1    0.006465    0.023553    0.031054    0.410827 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.023573    0.000410    0.411237 v output31/A (sg13g2_buf_1)
     1    0.011522    0.030214    0.055651    0.466889 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.030261    0.000819    0.467708 v sine_out[4] (out)
                                              0.467708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.467708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.217708   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    0.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004420    0.016211    0.110693    0.213346 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016211    0.000331    0.213677 v fanout68/A (sg13g2_buf_1)
     4    0.029632    0.066711    0.081464    0.295141 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.066812    0.002136    0.297277 v fanout65/A (sg13g2_buf_8)
     8    0.047834    0.023792    0.071796    0.369074 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.025878    0.005357    0.374431 v _282_/A1 (sg13g2_a21oi_1)
     1    0.003258    0.029956    0.042133    0.416564 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.029956    0.000247    0.416811 ^ output5/A (sg13g2_buf_1)
     1    0.007910    0.027097    0.052320    0.469131 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.027098    0.000185    0.469315 ^ sine_out[10] (out)
                                              0.469315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.469315   data arrival time
---------------------------------------------------------------------------------------------
                                              1.219315   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029505    0.009251    0.310751 ^ _131_/B (sg13g2_or2_1)
     6    0.023936    0.066414    0.083286    0.394037 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066514    0.002092    0.396128 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003788    0.022639    0.031455    0.427583 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.022640    0.000251    0.427834 v output6/A (sg13g2_buf_1)
     1    0.007905    0.022872    0.049577    0.477411 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.022884    0.000480    0.477892 v sine_out[11] (out)
                                              0.477892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.477892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.227892   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029505    0.009251    0.310751 ^ _131_/B (sg13g2_or2_1)
     6    0.023936    0.066414    0.083286    0.394037 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066467    0.001531    0.395567 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004095    0.023190    0.032143    0.427710 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.023191    0.000260    0.427970 v output36/A (sg13g2_buf_1)
     1    0.008515    0.024107    0.050748    0.478718 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.024120    0.000522    0.479240 v sine_out[9] (out)
                                              0.479240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.479240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.229240   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027780    0.044136    0.139602    0.242288 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.243242 ^ fanout59/A (sg13g2_buf_8)
     8    0.044790    0.023044    0.058258    0.301500 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029505    0.009251    0.310751 ^ _131_/B (sg13g2_or2_1)
     6    0.023936    0.066414    0.083286    0.394037 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066498    0.001922    0.395959 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006022    0.026802    0.036504    0.432463 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.026821    0.000355    0.432818 v output8/A (sg13g2_buf_1)
     1    0.007641    0.022502    0.050614    0.483433 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.022502    0.000149    0.483582 v sine_out[13] (out)
                                              0.483582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.483582   data arrival time
---------------------------------------------------------------------------------------------
                                              1.233582   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.240849 v fanout58/A (sg13g2_buf_2)
     8    0.034903    0.045623    0.078414    0.319263 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045790    0.002174    0.321436 v _181_/B (sg13g2_and2_1)
     4    0.016218    0.040040    0.078065    0.399501 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040068    0.000959    0.400461 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005245    0.033533    0.037545    0.438006 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.033541    0.000213    0.438219 ^ output25/A (sg13g2_buf_1)
     1    0.012243    0.037934    0.061315    0.499534 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.037983    0.000878    0.500412 ^ sine_out[29] (out)
                                              0.500412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.500412   data arrival time
---------------------------------------------------------------------------------------------
                                              1.250412   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.240849 v fanout58/A (sg13g2_buf_2)
     8    0.034903    0.045623    0.078414    0.319263 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045802    0.002257    0.321520 v _183_/B (sg13g2_and2_1)
     2    0.007804    0.023490    0.064119    0.385639 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.023497    0.000377    0.386016 v _186_/A1 (sg13g2_a21oi_1)
     1    0.009081    0.047465    0.063097    0.449113 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.047506    0.001108    0.450221 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.034888    0.063077    0.513298 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.034960    0.001079    0.514376 ^ sine_out[30] (out)
                                              0.514376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.514376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264376   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    0.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027282    0.037102    0.137176    0.239861 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.240849 v fanout58/A (sg13g2_buf_2)
     8    0.034903    0.045623    0.078414    0.319263 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045790    0.002174    0.321436 v _181_/B (sg13g2_and2_1)
     4    0.016218    0.040040    0.078065    0.399501 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040068    0.000958    0.400460 v _189_/B1 (sg13g2_o21ai_1)
     1    0.012925    0.051799    0.054038    0.454497 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.051841    0.001207    0.455705 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.042674    0.070338    0.526043 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.042736    0.001067    0.527110 ^ sine_out[32] (out)
                                              0.527110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.527110   data arrival time
---------------------------------------------------------------------------------------------
                                              1.277110   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001145    0.766479 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008095    0.058545    0.084367    0.850846 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058547    0.000411    0.851257 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003950    0.053835    0.070526    0.921782 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053835    0.000158    0.921940 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005760    0.043600    0.054806    0.976746 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043603    0.000611    0.977357 v _273_/A (sg13g2_nor2_1)
     1    0.005853    0.046811    0.052243    1.029600 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046812    0.000245    1.029845 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009531    0.060374    0.061116    1.090961 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060436    0.001116    1.092077 v output15/A (sg13g2_buf_1)
     1    0.013550    0.035329    0.070519    1.162596 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035368    0.001055    1.163651 v sine_out[1] (out)
                                              1.163651   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.163651   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586349   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001145    0.766479 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008095    0.058545    0.084367    0.850846 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058545    0.000244    0.851090 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003729    0.055211    0.065777    0.916867 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.055211    0.000260    0.917127 ^ _239_/B (sg13g2_and3_1)
     1    0.007741    0.032831    0.095103    1.012230 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.032839    0.000484    1.012714 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007107    0.058610    0.057579    1.070293 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.058612    0.000691    1.070984 v output4/A (sg13g2_buf_1)
     1    0.011189    0.030535    0.066381    1.137365 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.030541    0.000422    1.137788 v sine_out[0] (out)
                                              1.137788   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.137788   data arrival time
---------------------------------------------------------------------------------------------
                                              2.612212   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133418    0.001218    0.766553 ^ _185_/B (sg13g2_nor2_2)
     5    0.028688    0.059730    0.080249    0.846801 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059889    0.002476    0.849278 v _189_/A2 (sg13g2_o21ai_1)
     1    0.012925    0.107923    0.109958    0.959235 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.107944    0.001209    0.960444 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.043936    0.086972    1.047416 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.043967    0.001067    1.048483 ^ sine_out[32] (out)
                                              1.048483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.048483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701517   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042948    0.002031    0.531511 v fanout69/A (sg13g2_buf_8)
     8    0.043180    0.021729    0.062366    0.593876 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022481    0.003093    0.596969 v _125_/A (sg13g2_inv_2)
     3    0.021230    0.032943    0.033080    0.630049 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032993    0.001043    0.631092 ^ fanout54/A (sg13g2_buf_8)
     8    0.040555    0.022129    0.055260    0.686352 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022983    0.003358    0.689710 ^ _161_/A (sg13g2_nand2_1)
     3    0.016907    0.076373    0.070051    0.759761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076392    0.001026    0.760788 v _177_/B (sg13g2_nand2_1)
     3    0.012233    0.050970    0.060158    0.820946 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.050983    0.000649    0.821594 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061361    0.066205    0.887800 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061373    0.000706    0.888505 v _281_/B (sg13g2_nor2_1)
     1    0.012017    0.079100    0.078724    0.967230 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.079117    0.000960    0.968190 ^ output35/A (sg13g2_buf_1)
     1    0.009370    0.032167    0.070655    1.038846 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.032168    0.000236    1.039082 ^ sine_out[8] (out)
                                              1.039082   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.039082   data arrival time
---------------------------------------------------------------------------------------------
                                              2.710918   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019602    0.000867    0.580714 ^ fanout73/A (sg13g2_buf_8)
     8    0.041483    0.021952    0.050691    0.631405 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022083    0.001113    0.632519 ^ _137_/B (sg13g2_nand3_1)
     5    0.028928    0.178170    0.155661    0.788180 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.178192    0.001660    0.789840 v _138_/B (sg13g2_nor2_1)
     2    0.010618    0.090665    0.101221    0.891061 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.090672    0.000653    0.891715 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006022    0.046134    0.067621    0.959335 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.046134    0.000355    0.959691 v output8/A (sg13g2_buf_1)
     1    0.007641    0.023123    0.056625    1.016316 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.023124    0.000149    1.016465 v sine_out[13] (out)
                                              1.016465   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.016465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.733535   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133418    0.001218    0.766553 ^ _185_/B (sg13g2_nor2_2)
     5    0.028688    0.059730    0.080249    0.846801 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059917    0.002682    0.849484 v _186_/A2 (sg13g2_a21oi_1)
     1    0.009081    0.067189    0.078944    0.928428 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.067220    0.001109    0.929537 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.035434    0.069353    0.998890 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.035505    0.001079    0.999968 ^ sine_out[30] (out)
                                              0.999968   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.999968   data arrival time
---------------------------------------------------------------------------------------------
                                              2.750032   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019602    0.000867    0.580714 ^ fanout73/A (sg13g2_buf_8)
     8    0.041483    0.021952    0.050691    0.631405 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022083    0.001113    0.632519 ^ _137_/B (sg13g2_nand3_1)
     5    0.028928    0.178170    0.155661    0.788180 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.178192    0.001660    0.789840 v _138_/B (sg13g2_nor2_1)
     2    0.010618    0.090665    0.101221    0.891061 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.090671    0.000619    0.891680 ^ _279_/B (sg13g2_nor2_1)
     1    0.004811    0.028647    0.039401    0.931081 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028647    0.000297    0.931378 v output34/A (sg13g2_buf_1)
     1    0.011116    0.029666    0.056466    0.987844 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.029742    0.001073    0.988917 v sine_out[7] (out)
                                              0.988917   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.988917   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761083   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019602    0.000867    0.580714 ^ fanout73/A (sg13g2_buf_8)
     8    0.041483    0.021952    0.050691    0.631405 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022083    0.001113    0.632519 ^ _137_/B (sg13g2_nand3_1)
     5    0.028928    0.178170    0.155661    0.788180 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.178200    0.001927    0.790106 v _156_/B (sg13g2_nand2b_1)
     2    0.008371    0.059415    0.071832    0.861938 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.059415    0.000255    0.862193 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007906    0.045349    0.058128    0.920322 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045386    0.000711    0.921032 v output23/A (sg13g2_buf_1)
     1    0.011624    0.031030    0.062592    0.983624 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.031107    0.001105    0.984730 v sine_out[27] (out)
                                              0.984730   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.984730   data arrival time
---------------------------------------------------------------------------------------------
                                              2.765270   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019602    0.000867    0.580714 ^ fanout73/A (sg13g2_buf_8)
     8    0.041483    0.021952    0.050691    0.631405 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022083    0.001113    0.632519 ^ _137_/B (sg13g2_nand3_1)
     5    0.028928    0.178170    0.155661    0.788180 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.178200    0.001927    0.790106 v _156_/B (sg13g2_nand2b_1)
     2    0.008371    0.059415    0.071832    0.861938 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.059417    0.000397    0.862335 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.007128    0.046510    0.061957    0.924292 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046517    0.000526    0.924818 v output13/A (sg13g2_buf_1)
     1    0.007641    0.023113    0.056722    0.981540 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.023115    0.000200    0.981740 v sine_out[18] (out)
                                              0.981740   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.981740   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768260   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042948    0.002031    0.531511 v fanout69/A (sg13g2_buf_8)
     8    0.043180    0.021729    0.062366    0.593876 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022481    0.003093    0.596969 v _125_/A (sg13g2_inv_2)
     3    0.021230    0.032943    0.033080    0.630049 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032993    0.001043    0.631092 ^ fanout54/A (sg13g2_buf_8)
     8    0.040555    0.022129    0.055260    0.686352 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022983    0.003358    0.689710 ^ _161_/A (sg13g2_nand2_1)
     3    0.016907    0.076373    0.070051    0.759761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076392    0.001026    0.760788 v _177_/B (sg13g2_nand2_1)
     3    0.012233    0.050970    0.060158    0.820946 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.050983    0.000649    0.821594 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061361    0.066205    0.887800 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061376    0.000796    0.888596 v _180_/B (sg13g2_nand2_1)
     1    0.003238    0.026717    0.034116    0.922712 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026717    0.000223    0.922935 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.035878    0.057695    0.980629 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.035937    0.000982    0.981611 ^ sine_out[28] (out)
                                              0.981611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.981611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.768389   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001175    0.766509 ^ _147_/B (sg13g2_nand2_1)
     2    0.007979    0.052253    0.072734    0.839244 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.052257    0.000470    0.839714 v _275_/B (sg13g2_nor2_1)
     1    0.006628    0.051069    0.054193    0.893907 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.051081    0.000596    0.894503 ^ output30/A (sg13g2_buf_1)
     1    0.011550    0.036804    0.065412    0.959914 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.036884    0.001185    0.961099 ^ sine_out[3] (out)
                                              0.961099   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.961099   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788901   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133418    0.001218    0.766553 ^ _185_/B (sg13g2_nor2_2)
     5    0.028688    0.059730    0.080249    0.846801 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.059787    0.001510    0.848312 v _278_/B (sg13g2_nor2_1)
     1    0.003178    0.036460    0.041945    0.890256 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036461    0.000224    0.890481 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.031179    0.057173    0.947654 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.031192    0.000613    0.948267 ^ sine_out[6] (out)
                                              0.948267   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.948267   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801733   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019657    0.001327    0.581174 ^ _132_/A (sg13g2_nand2_2)
     4    0.022868    0.055177    0.053379    0.634552 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055351    0.002512    0.637065 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023124    0.168460    0.156323    0.793388 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168494    0.001953    0.795341 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005202    0.060250    0.082604    0.877945 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.060250    0.000211    0.878156 v output25/A (sg13g2_buf_1)
     1    0.012243    0.032667    0.068411    0.946567 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.032695    0.000877    0.947444 v sine_out[29] (out)
                                              0.947444   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.947444   data arrival time
---------------------------------------------------------------------------------------------
                                              2.802556   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086753    0.002119    0.663686 v _143_/B (sg13g2_nor2_1)
     2    0.007551    0.060822    0.067255    0.730941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060843    0.000238    0.731179 ^ _144_/B (sg13g2_nand2_1)
     2    0.008192    0.047987    0.057193    0.788371 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047997    0.000570    0.788942 v _212_/B (sg13g2_nor2_1)
     2    0.014090    0.087648    0.082686    0.871628 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.087674    0.001242    0.872869 ^ output26/A (sg13g2_buf_1)
     1    0.009626    0.033115    0.073504    0.946374 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.033153    0.000986    0.947360 ^ sine_out[2] (out)
                                              0.947360   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.947360   data arrival time
---------------------------------------------------------------------------------------------
                                              2.802640   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019602    0.000867    0.580714 ^ fanout73/A (sg13g2_buf_8)
     8    0.041483    0.021952    0.050691    0.631405 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022083    0.001113    0.632519 ^ _137_/B (sg13g2_nand3_1)
     5    0.028928    0.178170    0.155661    0.788180 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.178198    0.001851    0.790031 v _166_/A (sg13g2_nor2_1)
     1    0.004214    0.053173    0.066554    0.856585 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.053173    0.000296    0.856881 ^ _167_/B (sg13g2_nor2_1)
     1    0.006932    0.026135    0.035017    0.891898 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026146    0.000419    0.892317 v output19/A (sg13g2_buf_1)
     1    0.008794    0.024756    0.052119    0.944436 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.024769    0.000537    0.944973 v sine_out[23] (out)
                                              0.944973   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.944973   data arrival time
---------------------------------------------------------------------------------------------
                                              2.805027   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019657    0.001327    0.581174 ^ _132_/A (sg13g2_nand2_2)
     4    0.022868    0.055177    0.053379    0.634552 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055351    0.002512    0.637065 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023124    0.168460    0.156323    0.793388 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168486    0.001702    0.795090 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004988    0.052524    0.080022    0.875112 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.052524    0.000308    0.875420 v output17/A (sg13g2_buf_1)
     1    0.008468    0.024925    0.059821    0.935241 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.024938    0.000516    0.935757 v sine_out[21] (out)
                                              0.935757   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.935757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814243   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018255    0.000740    0.588301 v _141_/A (sg13g2_or2_1)
     3    0.013758    0.039576    0.085944    0.674245 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.039587    0.000617    0.674863 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013619    0.109775    0.105331    0.780193 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.109820    0.001750    0.781943 ^ _174_/B (sg13g2_nand2_1)
     1    0.004206    0.035834    0.054958    0.836902 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.035834    0.000165    0.837067 v _175_/B (sg13g2_nand2_1)
     1    0.006946    0.030253    0.035319    0.872386 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030275    0.000627    0.873013 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.037636    0.060103    0.933116 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.037683    0.000851    0.933967 ^ sine_out[26] (out)
                                              0.933967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.933967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.816033   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001175    0.766509 ^ _147_/B (sg13g2_nand2_1)
     2    0.007979    0.052253    0.072734    0.839244 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.052257    0.000476    0.839720 v _149_/B (sg13g2_nand2_1)
     1    0.005406    0.029865    0.036695    0.876415 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.029866    0.000346    0.876761 ^ output10/A (sg13g2_buf_1)
     1    0.007638    0.026428    0.051771    0.928532 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.026429    0.000200    0.928731 ^ sine_out[15] (out)
                                              0.928731   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.928731   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821269   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019657    0.001327    0.581174 ^ _132_/A (sg13g2_nand2_2)
     4    0.022868    0.055177    0.053379    0.634552 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055351    0.002512    0.637065 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023124    0.168460    0.156323    0.793388 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168488    0.001781    0.795169 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003215    0.046554    0.073142    0.868311 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.046554    0.000244    0.868555 v output5/A (sg13g2_buf_1)
     1    0.007910    0.023636    0.057193    0.925748 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023637    0.000185    0.925932 v sine_out[10] (out)
                                              0.925932   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.925932   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824068   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001167    0.766502 ^ _171_/A (sg13g2_nand2_1)
     1    0.003594    0.042036    0.054746    0.821247 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042036    0.000143    0.821390 v _172_/B (sg13g2_nand2_1)
     1    0.008663    0.035514    0.040664    0.862055 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035542    0.000755    0.862810 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.035639    0.059982    0.922792 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035709    0.001085    0.923876 ^ sine_out[25] (out)
                                              0.923876   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.923876   data arrival time
---------------------------------------------------------------------------------------------
                                              2.826124   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020688    0.002424    0.643665 v _140_/A (sg13g2_nor2_2)
     5    0.021597    0.066296    0.066300    0.709965 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.066334    0.001312    0.711277 ^ _152_/B (sg13g2_nor2_2)
     4    0.021148    0.039604    0.049599    0.760876 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039660    0.001311    0.762187 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004346    0.080859    0.087177    0.849364 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.080859    0.000308    0.849672 ^ output12/A (sg13g2_buf_1)
     1    0.007638    0.028127    0.067894    0.917566 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028128    0.000200    0.917766 ^ sine_out[17] (out)
                                              0.917766   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.917766   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832234   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107354    0.209722 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.209805 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.467908 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.468689 ^ fanout75/A (sg13g2_buf_8)
     5    0.040219    0.022208    0.056646    0.525334 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023690    0.004230    0.529564 ^ fanout74/A (sg13g2_buf_8)
     5    0.032419    0.019574    0.050282    0.579847 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019657    0.001327    0.581174 ^ _132_/A (sg13g2_nand2_2)
     4    0.022868    0.055177    0.053379    0.634552 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.055351    0.002512    0.637065 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023124    0.168460    0.156323    0.793388 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168499    0.002097    0.795485 ^ _276_/B (sg13g2_nor2_1)
     1    0.006465    0.044018    0.056712    0.852197 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.044022    0.000410    0.852607 v output31/A (sg13g2_buf_1)
     1    0.011522    0.030777    0.062089    0.914697 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.030804    0.000819    0.915516 v sine_out[4] (out)
                                              0.915516   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.915516   data arrival time
---------------------------------------------------------------------------------------------
                                              2.834484   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020329    0.001059    0.642300 v _158_/B (sg13g2_nor2_1)
     3    0.016938    0.098033    0.084120    0.726420 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.098062    0.001394    0.727814 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.004065    0.042044    0.063062    0.790876 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.042044    0.000163    0.791039 v _160_/B (sg13g2_nor2_1)
     1    0.005657    0.044770    0.047792    0.838830 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.044790    0.000384    0.839214 ^ output14/A (sg13g2_buf_1)
     1    0.007625    0.026889    0.056464    0.895678 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.026890    0.000199    0.895877 ^ sine_out[19] (out)
                                              0.895877   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.895877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854123   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042948    0.002031    0.531511 v fanout69/A (sg13g2_buf_8)
     8    0.043180    0.021729    0.062366    0.593876 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022481    0.003093    0.596969 v _125_/A (sg13g2_inv_2)
     3    0.021230    0.032943    0.033080    0.630049 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032993    0.001043    0.631092 ^ fanout54/A (sg13g2_buf_8)
     8    0.040555    0.022129    0.055260    0.686352 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022983    0.003358    0.689710 ^ _161_/A (sg13g2_nand2_1)
     3    0.016907    0.076373    0.070051    0.759761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076386    0.000845    0.760607 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004138    0.046223    0.064205    0.824812 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.046224    0.000263    0.825075 ^ output36/A (sg13g2_buf_1)
     1    0.008515    0.029079    0.058459    0.883534 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.029090    0.000522    0.884056 ^ sine_out[9] (out)
                                              0.884056   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.884056   data arrival time
---------------------------------------------------------------------------------------------
                                              2.865944   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020688    0.002424    0.643665 v _140_/A (sg13g2_nor2_2)
     5    0.021597    0.066296    0.066300    0.709965 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.066334    0.001312    0.711277 ^ _152_/B (sg13g2_nor2_2)
     4    0.021148    0.039604    0.049599    0.760876 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039658    0.001293    0.762169 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005396    0.049989    0.059454    0.821623 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.049989    0.000347    0.821970 ^ output18/A (sg13g2_buf_1)
     1    0.008159    0.028333    0.058990    0.880960 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.028343    0.000493    0.881453 ^ sine_out[22] (out)
                                              0.881453   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.881453   data arrival time
---------------------------------------------------------------------------------------------
                                              2.868547   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086753    0.002119    0.663686 v _143_/B (sg13g2_nor2_1)
     2    0.007551    0.060822    0.067255    0.730941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060843    0.000238    0.731179 ^ _144_/B (sg13g2_nand2_1)
     2    0.008192    0.047987    0.057193    0.788371 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048003    0.000708    0.789080 v _145_/B (sg13g2_nand2_1)
     1    0.005997    0.030395    0.036820    0.825900 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.030396    0.000391    0.826291 ^ output9/A (sg13g2_buf_1)
     1    0.007642    0.026454    0.051944    0.878236 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.026455    0.000200    0.878435 ^ sine_out[14] (out)
                                              0.878435   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.878435   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871565   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042948    0.002031    0.531511 v fanout69/A (sg13g2_buf_8)
     8    0.043180    0.021729    0.062366    0.593876 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022481    0.003093    0.596969 v _125_/A (sg13g2_inv_2)
     3    0.021230    0.032943    0.033080    0.630049 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032993    0.001043    0.631092 ^ fanout54/A (sg13g2_buf_8)
     8    0.040555    0.022129    0.055260    0.686352 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022983    0.003358    0.689710 ^ _161_/A (sg13g2_nand2_1)
     3    0.016907    0.076373    0.070051    0.759761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076391    0.000990    0.760751 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003058    0.040523    0.059926    0.820677 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040523    0.000120    0.820797 ^ output16/A (sg13g2_buf_1)
     1    0.007688    0.026902    0.055234    0.876032 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026903    0.000202    0.876233 ^ sine_out[20] (out)
                                              0.876233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.876233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.873767   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020688    0.002424    0.643665 v _140_/A (sg13g2_nor2_2)
     5    0.021597    0.066296    0.066300    0.709965 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.066334    0.001312    0.711277 ^ _152_/B (sg13g2_nor2_2)
     4    0.021148    0.039604    0.049599    0.760876 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039643    0.001114    0.761989 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003831    0.044821    0.053528    0.815518 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.044821    0.000255    0.815772 ^ output6/A (sg13g2_buf_1)
     1    0.007905    0.027550    0.056865    0.872638 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.027560    0.000481    0.873118 ^ sine_out[11] (out)
                                              0.873118   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.873118   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876882   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020688    0.002424    0.643665 v _140_/A (sg13g2_nor2_2)
     5    0.021597    0.066296    0.066300    0.709965 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.066334    0.001312    0.711277 ^ _152_/B (sg13g2_nor2_2)
     4    0.021148    0.039604    0.049599    0.760876 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039644    0.001123    0.761999 v _277_/B (sg13g2_nor2_1)
     1    0.004663    0.039705    0.043309    0.805308 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.039706    0.000317    0.805626 ^ output32/A (sg13g2_buf_1)
     1    0.011247    0.035612    0.061414    0.867039 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.035657    0.000798    0.867838 ^ sine_out[5] (out)
                                              0.867838   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.867838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882162   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086709    0.001380    0.662947 v _187_/A2 (sg13g2_o21ai_1)
     1    0.012026    0.105759    0.115710    0.778656 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.105778    0.001118    0.779774 ^ output28/A (sg13g2_buf_1)
     1    0.014093    0.044279    0.087013    0.866787 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044286    0.000571    0.867359 ^ sine_out[31] (out)
                                              0.867359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.867359   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882642   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086722    0.001631    0.663198 v _168_/B (sg13g2_nor2_1)
     2    0.008964    0.067680    0.073330    0.736528 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.067687    0.000558    0.737086 ^ _169_/B (sg13g2_nand2_1)
     1    0.003657    0.031886    0.044444    0.781530 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.031886    0.000147    0.781677 v _170_/B (sg13g2_nand2_1)
     1    0.003349    0.021243    0.027151    0.808828 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.021243    0.000132    0.808960 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.037154    0.056982    0.865941 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.037205    0.000906    0.866847 ^ sine_out[24] (out)
                                              0.866847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.866847   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883153   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002777    0.015642    0.108324    0.210994 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.015642    0.000107    0.211101 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002951    0.022809    0.243521    0.454622 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.022809    0.000118    0.454740 ^ fanout70/A (sg13g2_buf_2)
     5    0.033368    0.050676    0.073281    0.528022 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.050804    0.002079    0.530100 ^ fanout69/A (sg13g2_buf_8)
     8    0.043743    0.023915    0.062779    0.592879 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024311    0.002195    0.595074 ^ _215_/B (sg13g2_nand3_1)
     2    0.011609    0.089752    0.084390    0.679464 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.089766    0.000898    0.680362 v _284_/B (sg13g2_and2_1)
     1    0.005524    0.020924    0.075873    0.756235 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.020926    0.000329    0.756564 v output7/A (sg13g2_buf_1)
     1    0.007856    0.022742    0.049130    0.805694 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.022743    0.000163    0.805857 v sine_out[12] (out)
                                              0.805857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.805857   data arrival time
---------------------------------------------------------------------------------------------
                                              2.944143   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086715    0.001491    0.663058 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002877    0.040872    0.061811    0.724869 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.040872    0.000112    0.724981 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.026792    0.055251    0.780232 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.026793    0.000200    0.780431 ^ sine_out[16] (out)
                                              0.780431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.780431   data arrival time
---------------------------------------------------------------------------------------------
                                              2.969569   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000588    0.622723 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014343    0.115497    0.113051    0.735773 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.115507    0.000876    0.736650 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017532    0.097948    0.117250    0.853900 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097995    0.001136    0.855036 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012248    0.104927    0.120968    0.976004 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.104934    0.000698    0.976702 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.015043    0.081591    0.101579    1.078280 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081605    0.000861    1.079141 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006821    0.075830    0.088342    1.167483 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.075831    0.000523    1.168006 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001970    0.037528    0.069803    1.237809 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.037528    0.000074    1.237883 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001596    0.019757    0.249644    1.487527 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.019757    0.000063    1.487590 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.487590   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    5.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852685   clock uncertainty
                                  0.000000    4.852685   clock reconvergence pessimism
                                 -0.073881    4.778804   library setup time
                                              4.778804   data required time
---------------------------------------------------------------------------------------------
                                              4.778804   data required time
                                             -1.487590   data arrival time
---------------------------------------------------------------------------------------------
                                              3.291214   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011866    0.030701    0.122694    0.224836 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.030717    0.000652    0.225489 v _127_/A (sg13g2_inv_1)
     1    0.011888    0.038123    0.039033    0.264522 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038141    0.000681    0.265203 ^ output3/A (sg13g2_buf_1)
     1    0.008459    0.028683    0.055748    0.320951 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.028697    0.000582    0.321534 ^ signB (out)
                                              0.321534   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.321534   data arrival time
---------------------------------------------------------------------------------------------
                                              3.428466   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000537    0.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011972    0.037312    0.125326    0.227468 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037336    0.000872    0.228340 ^ output2/A (sg13g2_buf_1)
     1    0.006653    0.024269    0.052167    0.280507 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.024277    0.000401    0.280908 ^ sign (out)
                                              0.280908   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.280908   data arrival time
---------------------------------------------------------------------------------------------
                                              3.469092   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086753    0.002119    0.663686 v _143_/B (sg13g2_nor2_1)
     2    0.007551    0.060822    0.067255    0.730941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060843    0.000238    0.731179 ^ _144_/B (sg13g2_nand2_1)
     2    0.008192    0.047987    0.057193    0.788371 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047997    0.000570    0.788942 v _212_/B (sg13g2_nor2_1)
     2    0.014090    0.087648    0.082686    0.871628 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.087677    0.001303    0.872931 ^ _213_/C (sg13g2_nand3_1)
     2    0.011225    0.083098    0.101521    0.974452 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.083111    0.000854    0.975306 v _214_/B (sg13g2_xnor2_1)
     1    0.002356    0.026889    0.074135    1.049440 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026889    0.000155    1.049596 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001958    0.023644    0.250231    1.299827 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023644    0.000073    1.299900 v _300_/D (sg13g2_dfrbpq_1)
                                              1.299900   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000536    5.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852142   clock uncertainty
                                  0.000000    4.852142   clock reconvergence pessimism
                                 -0.070222    4.781920   library setup time
                                              4.781920   data required time
---------------------------------------------------------------------------------------------
                                              4.781920   data required time
                                             -1.299900   data arrival time
---------------------------------------------------------------------------------------------
                                              3.482020   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    0.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    0.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000549    0.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002800    0.013319    0.108104    0.210774 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013319    0.000108    0.210882 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245775    0.456657 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.456772 v fanout70/A (sg13g2_buf_2)
     5    0.032772    0.042791    0.072707    0.529479 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042936    0.001948    0.531428 v _142_/B (sg13g2_or2_1)
     7    0.037663    0.086647    0.130139    0.661567 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086753    0.002119    0.663686 v _143_/B (sg13g2_nor2_1)
     2    0.007551    0.060822    0.067255    0.730941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060843    0.000238    0.731179 ^ _144_/B (sg13g2_nand2_1)
     2    0.008192    0.047987    0.057193    0.788371 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047997    0.000570    0.788942 v _212_/B (sg13g2_nor2_1)
     2    0.014090    0.087648    0.082686    0.871628 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.087677    0.001303    0.872931 ^ _213_/C (sg13g2_nand3_1)
     2    0.011225    0.083098    0.101521    0.974452 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.083108    0.000748    0.975200 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003346    0.047475    0.040015    1.015215 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047476    0.000227    1.015442 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003961    0.025052    0.259087    1.274529 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.025052    0.000155    1.274683 ^ _219_/A (sg13g2_inv_1)
     1    0.002026    0.011316    0.017737    1.292420 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011316    0.000138    1.292558 v _301_/D (sg13g2_dfrbpq_1)
                                              1.292558   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    5.102385 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852385   clock uncertainty
                                  0.000000    4.852385   clock reconvergence pessimism
                                 -0.066915    4.785469   library setup time
                                              4.785469   data required time
---------------------------------------------------------------------------------------------
                                              4.785469   data required time
                                             -1.292558   data arrival time
---------------------------------------------------------------------------------------------
                                              3.492911   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021412    0.003129    1.133301 v _288_/A (sg13g2_inv_1)
     1    0.007685    0.025947    0.028101    1.161402 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.025969    0.000588    1.161989 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.161989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    5.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852653   clock uncertainty
                                  0.000000    4.852653   clock reconvergence pessimism
                                 -0.082661    4.769991   library recovery time
                                              4.769991   data required time
---------------------------------------------------------------------------------------------
                                              4.769991   data required time
                                             -1.161989   data arrival time
---------------------------------------------------------------------------------------------
                                              3.608002   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021262    0.002741    1.132913 v _289_/A (sg13g2_inv_1)
     1    0.007209    0.024754    0.027190    1.160103 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024772    0.000528    1.160631 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160631   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    5.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852668   clock uncertainty
                                  0.000000    4.852668   clock reconvergence pessimism
                                 -0.082382    4.770287   library recovery time
                                              4.770287   data required time
---------------------------------------------------------------------------------------------
                                              4.770287   data required time
                                             -1.160631   data arrival time
---------------------------------------------------------------------------------------------
                                              3.609655   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021202    0.002571    1.132743 v _292_/A (sg13g2_inv_1)
     1    0.007093    0.024462    0.026952    1.159695 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024481    0.000533    1.160228 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160228   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    5.102385 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852385   clock uncertainty
                                  0.000000    4.852385   clock reconvergence pessimism
                                 -0.082305    4.770080   library recovery time
                                              4.770080   data required time
---------------------------------------------------------------------------------------------
                                              4.770080   data required time
                                             -1.160228   data arrival time
---------------------------------------------------------------------------------------------
                                              3.609852   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020952    0.001746    1.131918 v _291_/A (sg13g2_inv_1)
     1    0.006605    0.023236    0.025974    1.157893 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023253    0.000494    1.158386 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158386   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016440    0.000536    5.102142 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852142   clock uncertainty
                                  0.000000    4.852142   clock reconvergence pessimism
                                 -0.082019    4.770123   library recovery time
                                              4.770123   data required time
---------------------------------------------------------------------------------------------
                                              4.770123   data required time
                                             -1.158386   data arrival time
---------------------------------------------------------------------------------------------
                                              3.611737   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021345    0.002962    1.133134 v _287_/A (sg13g2_inv_1)
     1    0.006029    0.021913    0.025067    1.158201 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021917    0.000244    1.158445 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000548    5.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852670   clock uncertainty
                                  0.000000    4.852670   clock reconvergence pessimism
                                 -0.081715    4.770955   library recovery time
                                              4.770955   data required time
---------------------------------------------------------------------------------------------
                                              4.770955   data required time
                                             -1.158445   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612510   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021294    0.002828    1.133000 v _286_/A (sg13g2_inv_1)
     1    0.006801    0.023772    0.026405    1.159404 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.023791    0.000524    1.159928 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    5.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852318   clock uncertainty
                                  0.000000    4.852318   clock reconvergence pessimism
                                 -0.079688    4.772630   library recovery time
                                              4.772630   data required time
---------------------------------------------------------------------------------------------
                                              4.772630   data required time
                                             -1.159928   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612703   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020998    0.001918    1.132090 v _285_/A (sg13g2_inv_1)
     1    0.006084    0.021989    0.024990    1.157080 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.022006    0.000469    1.157549 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.157549   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000763    5.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852368   clock uncertainty
                                  0.000000    4.852368   clock reconvergence pessimism
                                 -0.081727    4.770641   library recovery time
                                              4.770641   data required time
---------------------------------------------------------------------------------------------
                                              4.770641   data required time
                                             -1.157549   data arrival time
---------------------------------------------------------------------------------------------
                                              3.613092   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021328    0.002917    1.133089 v _290_/A (sg13g2_inv_1)
     1    0.006531    0.023111    0.026018    1.159108 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.023116    0.000269    1.159377 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159377   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000564    5.102685 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852685   clock uncertainty
                                  0.000000    4.852685   clock reconvergence pessimism
                                 -0.079538    4.773148   library recovery time
                                              4.773148   data required time
---------------------------------------------------------------------------------------------
                                              4.773148   data required time
                                             -1.159377   data arrival time
---------------------------------------------------------------------------------------------
                                              3.613770   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000588    0.622723 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014343    0.115497    0.113051    0.735773 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.115507    0.000876    0.736650 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017532    0.097948    0.117250    0.853900 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097995    0.001136    0.855036 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012248    0.104927    0.120968    0.976004 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.104934    0.000698    0.976702 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.015043    0.081591    0.101579    1.078280 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081610    0.001020    1.079301 v _208_/B (sg13g2_xor2_1)
     1    0.002774    0.042184    0.077322    1.156622 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042185    0.000203    1.156825 v _298_/D (sg13g2_dfrbpq_1)
                                              1.156825   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000547    5.102668 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852668   clock uncertainty
                                  0.000000    4.852668   clock reconvergence pessimism
                                 -0.075206    4.777462   library setup time
                                              4.777462   data required time
---------------------------------------------------------------------------------------------
                                              4.777462   data required time
                                             -1.156825   data arrival time
---------------------------------------------------------------------------------------------
                                              3.620637   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046515    0.001322    1.067327 v _129_/A (sg13g2_inv_1)
     1    0.006373    0.027103    0.031475    1.098802 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.027107    0.000264    1.099066 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.099066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    5.102193 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852193   clock uncertainty
                                  0.000000    4.852193   clock reconvergence pessimism
                                 -0.080462    4.771731   library recovery time
                                              4.771731   data required time
---------------------------------------------------------------------------------------------
                                              4.771731   data required time
                                             -1.099066   data arrival time
---------------------------------------------------------------------------------------------
                                              3.672665   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000588    0.622723 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014343    0.115497    0.113051    0.735773 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.115507    0.000876    0.736650 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017532    0.097948    0.117250    0.853900 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097995    0.001136    0.855036 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012248    0.104927    0.120968    0.976004 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.104936    0.000801    0.976805 ^ _204_/B (sg13g2_xor2_1)
     1    0.001988    0.035574    0.080819    1.057624 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.035574    0.000076    1.057700 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.057700   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    5.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852653   clock uncertainty
                                  0.000000    4.852653   clock reconvergence pessimism
                                 -0.080182    4.772470   library setup time
                                              4.772470   data required time
---------------------------------------------------------------------------------------------
                                              4.772470   data required time
                                             -1.057700   data arrival time
---------------------------------------------------------------------------------------------
                                              3.714770   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050165    0.000474    0.622608 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005823    0.031016    0.270700    0.893309 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.031016    0.000453    0.893761 v _192_/B (sg13g2_xnor2_1)
     1    0.003146    0.028849    0.060423    0.954184 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028849    0.000208    0.954392 v _294_/D (sg13g2_dfrbpq_1)
                                              0.954392   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000763    5.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852368   clock uncertainty
                                  0.000000    4.852368   clock reconvergence pessimism
                                 -0.071616    4.780752   library setup time
                                              4.780752   data required time
---------------------------------------------------------------------------------------------
                                              4.780752   data required time
                                             -0.954392   data arrival time
---------------------------------------------------------------------------------------------
                                              3.826360   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000588    0.622723 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014343    0.115497    0.113051    0.735773 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.115507    0.000876    0.736650 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017532    0.097948    0.117250    0.853900 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097993    0.001061    0.854961 v _200_/A (sg13g2_xor2_1)
     1    0.003678    0.042934    0.084663    0.939624 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.042934    0.000240    0.939865 v _296_/D (sg13g2_dfrbpq_1)
                                              0.939865   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016371    0.000548    5.102670 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852670   clock uncertainty
                                  0.000000    4.852670   clock reconvergence pessimism
                                 -0.075407    4.777264   library setup time
                                              4.777264   data required time
---------------------------------------------------------------------------------------------
                                              4.777264   data required time
                                             -0.939865   data arrival time
---------------------------------------------------------------------------------------------
                                              3.837399   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016449    0.000779    0.102384 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002878    0.013458    0.108254    0.210638 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013458    0.000169    0.210807 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012720    0.046133    0.269057    0.479864 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046137    0.000460    0.480323 v fanout55/A (sg13g2_buf_8)
     8    0.044017    0.022073    0.063411    0.543735 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023306    0.003906    0.547641 v _191_/B (sg13g2_xnor2_1)
     2    0.009040    0.050161    0.074494    0.622135 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050169    0.000588    0.622723 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014343    0.115497    0.113051    0.735773 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.115508    0.000910    0.736683 ^ _196_/A (sg13g2_xor2_1)
     1    0.002226    0.040549    0.088035    0.824718 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040549    0.000082    0.824800 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.824800   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016447    0.000712    5.102318 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852318   clock uncertainty
                                  0.000000    4.852318   clock reconvergence pessimism
                                 -0.079037    4.773281   library setup time
                                              4.773281   data required time
---------------------------------------------------------------------------------------------
                                              4.773281   data required time
                                             -0.824800   data arrival time
---------------------------------------------------------------------------------------------
                                              3.948481   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    0.102194 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002180    0.012926    0.114772    0.216966 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.012927    0.000082    0.217048 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020070    0.064564    0.285239    0.502287 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.064601    0.001414    0.503701 v fanout77/A (sg13g2_buf_8)
     6    0.037243    0.021275    0.069211    0.572912 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.021298    0.000883    0.573794 v _128_/A (sg13g2_inv_2)
     5    0.029947    0.044191    0.039879    0.613673 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044299    0.001819    0.615492 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.615492   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    5.056190 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    5.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016444    0.000588    5.102193 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.852193   clock uncertainty
                                  0.000000    4.852193   clock reconvergence pessimism
                                 -0.079969    4.772224   library setup time
                                              4.772224   data required time
---------------------------------------------------------------------------------------------
                                              4.772224   data required time
                                             -0.615492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.156733   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021412    0.003129    1.133301 v _288_/A (sg13g2_inv_1)
     1    0.007685    0.025947    0.028101    1.161402 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.025969    0.000588    1.161989 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.161989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    5.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852653   clock uncertainty
                                  0.000000    4.852653   clock reconvergence pessimism
                                 -0.082661    4.769991   library recovery time
                                              4.769991   data required time
---------------------------------------------------------------------------------------------
                                              4.769991   data required time
                                             -1.161989   data arrival time
---------------------------------------------------------------------------------------------
                                              3.608002   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001145    0.766479 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008095    0.058545    0.084367    0.850846 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058547    0.000411    0.851257 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003950    0.053835    0.070526    0.921782 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053835    0.000158    0.921940 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005760    0.043600    0.054806    0.976746 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043603    0.000611    0.977357 v _273_/A (sg13g2_nor2_1)
     1    0.005853    0.046811    0.052243    1.029600 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046812    0.000245    1.029845 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009531    0.060374    0.061116    1.090961 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060436    0.001116    1.092077 v output15/A (sg13g2_buf_1)
     1    0.013550    0.035329    0.070519    1.162596 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035368    0.001055    1.163651 v sine_out[1] (out)
                                              1.163651   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.163651   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586349   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.141457e-04 0.000000e+00 9.760511e-09 1.141554e-04  57.8%
Combinational        1.435718e-06 2.075654e-06 9.041104e-08 3.601784e-06   1.8%
Clock                5.602180e-05 2.368759e-05 1.171108e-07 7.982650e-05  40.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.716032e-04 2.576324e-05 2.172820e-07 1.975837e-04 100.0%
                            86.9%        13.0%         0.1%
%OL_METRIC_F power__internal__total 0.000171603198396042
%OL_METRIC_F power__switching__total 2.576324186520651e-5
%OL_METRIC_F power__leakage__total 2.172819790757785e-7
%OL_METRIC_F power__total 0.00019758372218348086

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.2504917455470896
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.102194 source latency _293_/CLK ^
-0.102685 target latency _299_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250492 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.25054339867477116
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.102685 source latency _299_/CLK ^
-0.102142 target latency _300_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250543 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.17704385680831522
nom_fast_1p32V_m40C: 0.17704385680831522
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.586348763916507
nom_fast_1p32V_m40C: 2.586348763916507
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.177044
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.291214
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.102142         network latency _300_/CLK
        0.102685 network latency _299_/CLK
---------------
0.102142 0.102685 latency
        0.000543 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.104632         network latency _300_/CLK
        0.105247 network latency _299_/CLK
---------------
0.104632 0.105247 latency
        0.000615 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.71 fmax = 585.21
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-31-27/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
