# Week 4 Task – CMOS Circuit Design (sky130-style)

## Objective
This task deepens our understanding of how transistor-level circuit properties (devicephysics, sizing, variation) drive the timing behavior that STA analyzes. By working throughCMOS design and SPICE simulations (as in the sky130 workshop), you will see the “real”side of what STA approximates. This strengthens your intuition about slack, delay, noisemargins, and variation impacts.

![Alt text](IMAGES/1.png)
![Alt text](IMAGES/2.png)
![Alt text](IMAGES/3.png)
![Alt text](IMAGES/4.png)
![Alt text](IMAGES/5.png)
![Alt text](IMAGES/6.png)
![Alt text](IMAGES/7.png)
![Alt text](IMAGES/8.png)
![Alt text](IMAGES/9.png)
![Alt text](IMAGES/10.png)
![Alt text](IMAGES/11.png)
![Alt text](IMAGES/12.png)
![Alt text](IMAGES/13.png)
![Alt text](IMAGES/14.png)
![Alt text](IMAGES/15.png)
![Alt text](IMAGES/16.png)
![Alt text](IMAGES/17.png)
![Alt text](IMAGES/18.png)
