// Seed: 3539921211
module module_0 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6
    , id_16,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wire id_12,
    input wand id_13,
    output supply1 id_14
);
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri1 id_11
);
  wire id_13, id_14, id_15;
  module_0(
      id_8, id_11, id_4, id_11, id_9, id_4, id_7, id_5, id_4, id_9, id_1, id_7, id_7, id_8, id_1
  );
endmodule
