<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>RMR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">RMR_EL3, Reset Management Register (EL3)</h1><p>The RMR_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>If EL3 is the implemented and this register is implemented:</p>

      
        <ul>
<li>A write to the register at EL3 can request a Warm reset.
</li><li>If EL3 can use all Execution states, this register specifies the Execution state that the PE boots into on a Warm reset.
</li></ul>
      <h2>Configuration</h2><p>AArch64 System register RMR_EL3 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-rmr.html">RMR[31:0]
            </a> when EL3 is implemented.
          </p><p>This register is present only
    when EL3 is implemented.
      
    Otherwise, direct accesses to RMR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>When EL3 is implemented:</p>

      
        <ul>
<li>If EL3 can use all Execution states then this register must be implemented.
</li><li>If EL3 cannot use AArch32 then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the register is implemented.
</li></ul>

      
        <p>Otherwise, direct accesses to RMR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p>
      <h2>Attributes</h2>
            <p>RMR_EL3 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The RMR_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="30"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#RR_1">RR</a></td><td class="lr" colspan="1"><a href="#AA64_0">AA64</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:2]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="RR_1">RR, bit [1]
              </h4>
          
  <p>Reset Request. Setting this bit to 1 requests a Warm reset.</p>

          
            
  

          <p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="AA64_0">AA64, bit [0]
              <div style="font-size:smaller;"><br />When AArch32 is supported at any Exception level:
                </div></h4>
          
  <p>When EL3 can use AArch32, determines which Execution state the PE boots into after a Warm reset:</p>

          <table class="valuetable"><tr><th>AA64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>AArch32.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>AArch64.</p>
</td></tr></table>
            
  <p>On coming out of the Warm reset, execution starts at the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> reset vector address of the specified Execution state.</p>
<p>If EL3 can only use AArch64 state, this bit is RAO/WI.</p>

          
  <p>When implemented as a RW field, this field resets to  1 on a Cold reset.</p>
<h4 id="1_0"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RAO/WI</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the RMR_EL3</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, RMR_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL3 &amp;&amp; IsHighestEL(EL3) then
    return RMR_EL3;
else
    UNDEFINED;
              </p><h4 class="assembler">MSR RMR_EL3, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL3 &amp;&amp; IsHighestEL(EL3) then
    RMR_EL3 = X[t];
else
    UNDEFINED;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
