#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x143bc50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143bde0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x144d250 .functor NOT 1, L_0x147be40, C4<0>, C4<0>, C4<0>;
L_0x147bba0 .functor XOR 1, L_0x147ba40, L_0x147bb00, C4<0>, C4<0>;
L_0x147bd30 .functor XOR 1, L_0x147bba0, L_0x147bc60, C4<0>, C4<0>;
v0x1475690_0 .net *"_ivl_10", 0 0, L_0x147bc60;  1 drivers
v0x1475790_0 .net *"_ivl_12", 0 0, L_0x147bd30;  1 drivers
v0x1475870_0 .net *"_ivl_2", 0 0, L_0x1477570;  1 drivers
v0x1475930_0 .net *"_ivl_4", 0 0, L_0x147ba40;  1 drivers
v0x1475a10_0 .net *"_ivl_6", 0 0, L_0x147bb00;  1 drivers
v0x1475b40_0 .net *"_ivl_8", 0 0, L_0x147bba0;  1 drivers
v0x1475c20_0 .net "a", 0 0, v0x1470a80_0;  1 drivers
v0x1475cc0_0 .net "b", 0 0, v0x1470b20_0;  1 drivers
v0x1475d60_0 .net "c", 0 0, v0x1470bc0_0;  1 drivers
v0x1475e00_0 .var "clk", 0 0;
v0x1475ea0_0 .net "d", 0 0, v0x1470d00_0;  1 drivers
v0x1475f40_0 .net "q_dut", 0 0, L_0x147b8e0;  1 drivers
v0x1475fe0_0 .net "q_ref", 0 0, L_0x144d2c0;  1 drivers
v0x1476080_0 .var/2u "stats1", 159 0;
v0x1476120_0 .var/2u "strobe", 0 0;
v0x14761c0_0 .net "tb_match", 0 0, L_0x147be40;  1 drivers
v0x1476280_0 .net "tb_mismatch", 0 0, L_0x144d250;  1 drivers
v0x1476340_0 .net "wavedrom_enable", 0 0, v0x1470df0_0;  1 drivers
v0x14763e0_0 .net "wavedrom_title", 511 0, v0x1470e90_0;  1 drivers
L_0x1477570 .concat [ 1 0 0 0], L_0x144d2c0;
L_0x147ba40 .concat [ 1 0 0 0], L_0x144d2c0;
L_0x147bb00 .concat [ 1 0 0 0], L_0x147b8e0;
L_0x147bc60 .concat [ 1 0 0 0], L_0x144d2c0;
L_0x147be40 .cmp/eeq 1, L_0x1477570, L_0x147bd30;
S_0x143bf70 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x143bde0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1426ea0 .functor OR 1, v0x1470a80_0, v0x1470b20_0, C4<0>, C4<0>;
L_0x143c6d0 .functor OR 1, v0x1470bc0_0, v0x1470d00_0, C4<0>, C4<0>;
L_0x144d2c0 .functor AND 1, L_0x1426ea0, L_0x143c6d0, C4<1>, C4<1>;
v0x144d4c0_0 .net *"_ivl_0", 0 0, L_0x1426ea0;  1 drivers
v0x144d560_0 .net *"_ivl_2", 0 0, L_0x143c6d0;  1 drivers
v0x1426ff0_0 .net "a", 0 0, v0x1470a80_0;  alias, 1 drivers
v0x1427090_0 .net "b", 0 0, v0x1470b20_0;  alias, 1 drivers
v0x146ff00_0 .net "c", 0 0, v0x1470bc0_0;  alias, 1 drivers
v0x1470010_0 .net "d", 0 0, v0x1470d00_0;  alias, 1 drivers
v0x14700d0_0 .net "q", 0 0, L_0x144d2c0;  alias, 1 drivers
S_0x1470230 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x143bde0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1470a80_0 .var "a", 0 0;
v0x1470b20_0 .var "b", 0 0;
v0x1470bc0_0 .var "c", 0 0;
v0x1470c60_0 .net "clk", 0 0, v0x1475e00_0;  1 drivers
v0x1470d00_0 .var "d", 0 0;
v0x1470df0_0 .var "wavedrom_enable", 0 0;
v0x1470e90_0 .var "wavedrom_title", 511 0;
E_0x1436bf0/0 .event negedge, v0x1470c60_0;
E_0x1436bf0/1 .event posedge, v0x1470c60_0;
E_0x1436bf0 .event/or E_0x1436bf0/0, E_0x1436bf0/1;
E_0x1436e40 .event posedge, v0x1470c60_0;
E_0x141f9f0 .event negedge, v0x1470c60_0;
S_0x1470580 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1470230;
 .timescale -12 -12;
v0x1470780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1470880 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1470230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1470ff0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x143bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1476710 .functor NOT 1, v0x1470a80_0, C4<0>, C4<0>, C4<0>;
L_0x14767a0 .functor NOT 1, v0x1470b20_0, C4<0>, C4<0>, C4<0>;
L_0x1476830 .functor AND 1, L_0x1476710, L_0x14767a0, C4<1>, C4<1>;
L_0x14768a0 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1476940 .functor AND 1, L_0x1476830, L_0x14768a0, C4<1>, C4<1>;
L_0x1476a50 .functor AND 1, L_0x1476940, v0x1470d00_0, C4<1>, C4<1>;
L_0x1476b50 .functor NOT 1, v0x1470a80_0, C4<0>, C4<0>, C4<0>;
L_0x1476bc0 .functor AND 1, L_0x1476b50, v0x1470b20_0, C4<1>, C4<1>;
L_0x1476cd0 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1476d40 .functor AND 1, L_0x1476bc0, L_0x1476cd0, C4<1>, C4<1>;
L_0x1476eb0 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x1476f20 .functor AND 1, L_0x1476d40, L_0x1476eb0, C4<1>, C4<1>;
L_0x1477050 .functor OR 1, L_0x1476a50, L_0x1476f20, C4<0>, C4<0>;
L_0x1477160 .functor NOT 1, v0x1470a80_0, C4<0>, C4<0>, C4<0>;
L_0x1476fe0 .functor AND 1, L_0x1477160, v0x1470b20_0, C4<1>, C4<1>;
L_0x14772a0 .functor AND 1, L_0x1476fe0, v0x1470bc0_0, C4<1>, C4<1>;
L_0x14773f0 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x1477460 .functor AND 1, L_0x14772a0, L_0x14773f0, C4<1>, C4<1>;
L_0x1477610 .functor OR 1, L_0x1477050, L_0x1477460, C4<0>, C4<0>;
L_0x1477720 .functor NOT 1, v0x1470a80_0, C4<0>, C4<0>, C4<0>;
L_0x1477950 .functor AND 1, L_0x1477720, v0x1470b20_0, C4<1>, C4<1>;
L_0x1477b20 .functor AND 1, L_0x1477950, v0x1470bc0_0, C4<1>, C4<1>;
L_0x1477db0 .functor AND 1, L_0x1477b20, v0x1470d00_0, C4<1>, C4<1>;
L_0x1477f80 .functor OR 1, L_0x1477610, L_0x1477db0, C4<0>, C4<0>;
L_0x1478160 .functor NOT 1, v0x1470b20_0, C4<0>, C4<0>, C4<0>;
L_0x14781d0 .functor AND 1, v0x1470a80_0, L_0x1478160, C4<1>, C4<1>;
L_0x1478370 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x14783e0 .functor AND 1, L_0x14781d0, L_0x1478370, C4<1>, C4<1>;
L_0x14785e0 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x1478650 .functor AND 1, L_0x14783e0, L_0x14785e0, C4<1>, C4<1>;
L_0x1478860 .functor OR 1, L_0x1477f80, L_0x1478650, C4<0>, C4<0>;
L_0x1478970 .functor NOT 1, v0x1470b20_0, C4<0>, C4<0>, C4<0>;
L_0x1478af0 .functor AND 1, v0x1470a80_0, L_0x1478970, C4<1>, C4<1>;
L_0x1478bb0 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1478d40 .functor AND 1, L_0x1478af0, L_0x1478bb0, C4<1>, C4<1>;
L_0x1478e50 .functor AND 1, L_0x1478d40, v0x1470d00_0, C4<1>, C4<1>;
L_0x1479040 .functor OR 1, L_0x1478860, L_0x1478e50, C4<0>, C4<0>;
L_0x1479150 .functor NOT 1, v0x1470b20_0, C4<0>, C4<0>, C4<0>;
L_0x1479300 .functor AND 1, v0x1470a80_0, L_0x1479150, C4<1>, C4<1>;
L_0x14793c0 .functor AND 1, L_0x1479300, v0x1470bc0_0, C4<1>, C4<1>;
L_0x14795d0 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x1479640 .functor AND 1, L_0x14793c0, L_0x14795d0, C4<1>, C4<1>;
L_0x14798b0 .functor OR 1, L_0x1479040, L_0x1479640, C4<0>, C4<0>;
L_0x14799c0 .functor AND 1, v0x1470a80_0, v0x1470b20_0, C4<1>, C4<1>;
L_0x1479ba0 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1479c10 .functor AND 1, L_0x14799c0, L_0x1479ba0, C4<1>, C4<1>;
L_0x1479ea0 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x1479f10 .functor AND 1, L_0x1479c10, L_0x1479ea0, C4<1>, C4<1>;
L_0x147a1b0 .functor OR 1, L_0x14798b0, L_0x1479f10, C4<0>, C4<0>;
L_0x147a2c0 .functor AND 1, v0x1470a80_0, v0x1470b20_0, C4<1>, C4<1>;
L_0x147a4d0 .functor NOT 1, v0x1470bc0_0, C4<0>, C4<0>, C4<0>;
L_0x147a540 .functor AND 1, L_0x147a2c0, L_0x147a4d0, C4<1>, C4<1>;
L_0x147a800 .functor AND 1, L_0x147a540, v0x1470d00_0, C4<1>, C4<1>;
L_0x147a8c0 .functor OR 1, L_0x147a1b0, L_0x147a800, C4<0>, C4<0>;
L_0x147ab90 .functor AND 1, v0x1470a80_0, v0x1470b20_0, C4<1>, C4<1>;
L_0x147ac00 .functor AND 1, L_0x147ab90, v0x1470bc0_0, C4<1>, C4<1>;
L_0x147ae90 .functor NOT 1, v0x1470d00_0, C4<0>, C4<0>, C4<0>;
L_0x147af00 .functor AND 1, L_0x147ac00, L_0x147ae90, C4<1>, C4<1>;
L_0x147b1f0 .functor OR 1, L_0x147a8c0, L_0x147af00, C4<0>, C4<0>;
L_0x147b300 .functor AND 1, v0x1470a80_0, v0x1470b20_0, C4<1>, C4<1>;
L_0x147b560 .functor AND 1, L_0x147b300, v0x1470bc0_0, C4<1>, C4<1>;
L_0x147b620 .functor AND 1, L_0x147b560, v0x1470d00_0, C4<1>, C4<1>;
L_0x147b8e0 .functor OR 1, L_0x147b1f0, L_0x147b620, C4<0>, C4<0>;
v0x14712e0_0 .net *"_ivl_0", 0 0, L_0x1476710;  1 drivers
v0x14713c0_0 .net *"_ivl_10", 0 0, L_0x1476a50;  1 drivers
v0x14714a0_0 .net *"_ivl_100", 0 0, L_0x147a4d0;  1 drivers
v0x1471590_0 .net *"_ivl_102", 0 0, L_0x147a540;  1 drivers
v0x1471670_0 .net *"_ivl_104", 0 0, L_0x147a800;  1 drivers
v0x14717a0_0 .net *"_ivl_106", 0 0, L_0x147a8c0;  1 drivers
v0x1471880_0 .net *"_ivl_108", 0 0, L_0x147ab90;  1 drivers
v0x1471960_0 .net *"_ivl_110", 0 0, L_0x147ac00;  1 drivers
v0x1471a40_0 .net *"_ivl_112", 0 0, L_0x147ae90;  1 drivers
v0x1471b20_0 .net *"_ivl_114", 0 0, L_0x147af00;  1 drivers
v0x1471c00_0 .net *"_ivl_116", 0 0, L_0x147b1f0;  1 drivers
v0x1471ce0_0 .net *"_ivl_118", 0 0, L_0x147b300;  1 drivers
v0x1471dc0_0 .net *"_ivl_12", 0 0, L_0x1476b50;  1 drivers
v0x1471ea0_0 .net *"_ivl_120", 0 0, L_0x147b560;  1 drivers
v0x1471f80_0 .net *"_ivl_122", 0 0, L_0x147b620;  1 drivers
v0x1472060_0 .net *"_ivl_14", 0 0, L_0x1476bc0;  1 drivers
v0x1472140_0 .net *"_ivl_16", 0 0, L_0x1476cd0;  1 drivers
v0x1472220_0 .net *"_ivl_18", 0 0, L_0x1476d40;  1 drivers
v0x1472300_0 .net *"_ivl_2", 0 0, L_0x14767a0;  1 drivers
v0x14723e0_0 .net *"_ivl_20", 0 0, L_0x1476eb0;  1 drivers
v0x14724c0_0 .net *"_ivl_22", 0 0, L_0x1476f20;  1 drivers
v0x14725a0_0 .net *"_ivl_24", 0 0, L_0x1477050;  1 drivers
v0x1472680_0 .net *"_ivl_26", 0 0, L_0x1477160;  1 drivers
v0x1472760_0 .net *"_ivl_28", 0 0, L_0x1476fe0;  1 drivers
v0x1472840_0 .net *"_ivl_30", 0 0, L_0x14772a0;  1 drivers
v0x1472920_0 .net *"_ivl_32", 0 0, L_0x14773f0;  1 drivers
v0x1472a00_0 .net *"_ivl_34", 0 0, L_0x1477460;  1 drivers
v0x1472ae0_0 .net *"_ivl_36", 0 0, L_0x1477610;  1 drivers
v0x1472bc0_0 .net *"_ivl_38", 0 0, L_0x1477720;  1 drivers
v0x1472ca0_0 .net *"_ivl_4", 0 0, L_0x1476830;  1 drivers
v0x1472d80_0 .net *"_ivl_40", 0 0, L_0x1477950;  1 drivers
v0x1472e60_0 .net *"_ivl_42", 0 0, L_0x1477b20;  1 drivers
v0x1472f40_0 .net *"_ivl_44", 0 0, L_0x1477db0;  1 drivers
v0x1473230_0 .net *"_ivl_46", 0 0, L_0x1477f80;  1 drivers
v0x1473310_0 .net *"_ivl_48", 0 0, L_0x1478160;  1 drivers
v0x14733f0_0 .net *"_ivl_50", 0 0, L_0x14781d0;  1 drivers
v0x14734d0_0 .net *"_ivl_52", 0 0, L_0x1478370;  1 drivers
v0x14735b0_0 .net *"_ivl_54", 0 0, L_0x14783e0;  1 drivers
v0x1473690_0 .net *"_ivl_56", 0 0, L_0x14785e0;  1 drivers
v0x1473770_0 .net *"_ivl_58", 0 0, L_0x1478650;  1 drivers
v0x1473850_0 .net *"_ivl_6", 0 0, L_0x14768a0;  1 drivers
v0x1473930_0 .net *"_ivl_60", 0 0, L_0x1478860;  1 drivers
v0x1473a10_0 .net *"_ivl_62", 0 0, L_0x1478970;  1 drivers
v0x1473af0_0 .net *"_ivl_64", 0 0, L_0x1478af0;  1 drivers
v0x1473bd0_0 .net *"_ivl_66", 0 0, L_0x1478bb0;  1 drivers
v0x1473cb0_0 .net *"_ivl_68", 0 0, L_0x1478d40;  1 drivers
v0x1473d90_0 .net *"_ivl_70", 0 0, L_0x1478e50;  1 drivers
v0x1473e70_0 .net *"_ivl_72", 0 0, L_0x1479040;  1 drivers
v0x1473f50_0 .net *"_ivl_74", 0 0, L_0x1479150;  1 drivers
v0x1474030_0 .net *"_ivl_76", 0 0, L_0x1479300;  1 drivers
v0x1474110_0 .net *"_ivl_78", 0 0, L_0x14793c0;  1 drivers
v0x14741f0_0 .net *"_ivl_8", 0 0, L_0x1476940;  1 drivers
v0x14742d0_0 .net *"_ivl_80", 0 0, L_0x14795d0;  1 drivers
v0x14743b0_0 .net *"_ivl_82", 0 0, L_0x1479640;  1 drivers
v0x1474490_0 .net *"_ivl_84", 0 0, L_0x14798b0;  1 drivers
v0x1474570_0 .net *"_ivl_86", 0 0, L_0x14799c0;  1 drivers
v0x1474650_0 .net *"_ivl_88", 0 0, L_0x1479ba0;  1 drivers
v0x1474730_0 .net *"_ivl_90", 0 0, L_0x1479c10;  1 drivers
v0x1474810_0 .net *"_ivl_92", 0 0, L_0x1479ea0;  1 drivers
v0x14748f0_0 .net *"_ivl_94", 0 0, L_0x1479f10;  1 drivers
v0x14749d0_0 .net *"_ivl_96", 0 0, L_0x147a1b0;  1 drivers
v0x1474ab0_0 .net *"_ivl_98", 0 0, L_0x147a2c0;  1 drivers
v0x1474b90_0 .net "a", 0 0, v0x1470a80_0;  alias, 1 drivers
v0x1474c30_0 .net "b", 0 0, v0x1470b20_0;  alias, 1 drivers
v0x1474d20_0 .net "c", 0 0, v0x1470bc0_0;  alias, 1 drivers
v0x1475220_0 .net "d", 0 0, v0x1470d00_0;  alias, 1 drivers
v0x1475310_0 .net "q", 0 0, L_0x147b8e0;  alias, 1 drivers
S_0x1475470 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x143bde0;
 .timescale -12 -12;
E_0x1436990 .event anyedge, v0x1476120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1476120_0;
    %nor/r;
    %assign/vec4 v0x1476120_0, 0;
    %wait E_0x1436990;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1470230;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1470d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470b20_0, 0;
    %assign/vec4 v0x1470a80_0, 0;
    %wait E_0x141f9f0;
    %wait E_0x1436e40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1470d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470b20_0, 0;
    %assign/vec4 v0x1470a80_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1436bf0;
    %load/vec4 v0x1470a80_0;
    %load/vec4 v0x1470b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1470bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1470d00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1470d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470b20_0, 0;
    %assign/vec4 v0x1470a80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1470880;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1436bf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1470d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1470b20_0, 0;
    %assign/vec4 v0x1470a80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x143bde0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1475e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476120_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x143bde0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1475e00_0;
    %inv;
    %store/vec4 v0x1475e00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x143bde0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1470c60_0, v0x1476280_0, v0x1475c20_0, v0x1475cc0_0, v0x1475d60_0, v0x1475ea0_0, v0x1475fe0_0, v0x1475f40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x143bde0;
T_7 ;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1476080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x143bde0;
T_8 ;
    %wait E_0x1436bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1476080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1476080_0, 4, 32;
    %load/vec4 v0x14761c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1476080_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1476080_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1476080_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1475fe0_0;
    %load/vec4 v0x1475fe0_0;
    %load/vec4 v0x1475f40_0;
    %xor;
    %load/vec4 v0x1475fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1476080_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1476080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1476080_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit3/iter4/response0/top_module.sv";
