Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 07:46:18 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   361 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           45 |
| No           | No                    | Yes                    |            2140 |          751 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |             110 |           26 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  ps2_to_ascii/ascii_code_reg[1]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_6 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[0]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_7 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[3]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_4 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[5]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_2 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[6]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_1 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[4]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_3 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[2]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_5 |                1 |              1 |         1.00 |
|  ps2_to_ascii/ascii_code_reg[7]_0                   |                                         | ps2_to_ascii/ascii_code_new_reg_0 |                1 |              1 |         1.00 |
|  sa/genblk1[16].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[15].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[4].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[5].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[3].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[1].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[2].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[17].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[9].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[10].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[0].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[8].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[11].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[6].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[7].fDiv/clkDiv_reg_0                    |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[13].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[12].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sa/genblk1[14].fDiv/clkDiv_reg_0                   |                                         |                                   |                1 |              1 |         1.00 |
|  sp_language/d                                      |                                         |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                      | sp_language/state_i_1__1_n_0            |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                      | sp_uart_transmit_ready/state_i_1__0_n_0 |                                   |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[1]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[0]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[3]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[5]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_0 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_2 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_5 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[6]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[4]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_7 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[2]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_6 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_reg[7]_0  |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_1 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_3 |                1 |              1 |         1.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         | ps2_to_ascii/ascii_code_new_reg_4 |                1 |              1 |         1.00 |
|  sa/fdivTarget/CLK                                  |                                         |                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                      | ur/tick_next                            | reset_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | ut/tick_next                            | reset_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | ut_keyboard_putty/tick_next             | reset_IBUF                        |                2 |              4 |         2.00 |
|  sp_uart_transmit_ready/uart_transmit_ready_bounced |                                         |                                   |                1 |              8 |         8.00 |
|  sp_uart_receive_ready/uart_receive_ready_bounced   |                                         |                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                      | ur/data_next                            | reset_IBUF                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                      | ut/data_next                            | reset_IBUF                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                      | ut_keyboard_putty/data_next             | reset_IBUF                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                      | ps2/E[0]                                | ps2_to_ascii/ascii_ready13_out    |                2 |              8 |         4.00 |
|  v/vc/E[0]                                          |                                         | reset_IBUF                        |                5 |             10 |         2.00 |
|  v/vc/E[0]                                          | v/vc/v_count_next_1                     | reset_IBUF                        |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                      | v/vc/E[0]                               |                                   |                3 |             12 |         4.00 |
| ~PS2Clk_IBUF_BUFG                                   |                                         | reset_IBUF                        |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                                      | ps2_to_ascii/ascii_ready                | reset_IBUF                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                      | v/ai/row                                | reset_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                      |                                         |                                   |               21 |             34 |         1.62 |
|  clk_IBUF_BUFG                                      |                                         | reset_IBUF                        |              726 |           2099 |         2.89 |
+-----------------------------------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+


