
5. Printing statistics.

=== my_fifo_496 ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dffe_8                         3

=== scl_v_fltr ===

   Number of wires:                 43
   Number of wire bits:            408
   Number of public wires:          33
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add_10                         2
     $add_12                         8
     $dff_10                         2
     $dff_12                         8
     $dff_8                          2
     $dffe_8                        10
     my_fifo_496                     7

=== design hierarchy ===

   scl_v_fltr                        1
     my_fifo_496                     7

   Number of wires:                 85
   Number of wire bits:            646
   Number of public wires:          75
   Number of public wire bits:     530
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add_10                         2
     $add_12                         8
     $dff_10                         2
     $dff_12                         8
     $dff_8                          2
     $dffe_8                        31

