{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701204531230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701204531230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 15:48:51 2023 " "Processing started: Tue Nov 28 15:48:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701204531230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204531230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off console_ip -c console_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off console_ip -c console_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204531231 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701204531838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/all_things.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_things/synthesis/all_things.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_things-rtl " "Found design unit 1: all_things-rtl" {  } { { "all_things/synthesis/all_things.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540503 ""} { "Info" "ISGN_ENTITY_NAME" "1 all_things " "Found entity 1: all_things" {  } { { "all_things/synthesis/all_things.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/all_things_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_things/synthesis/all_things_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_things_rst_controller-rtl " "Found design unit 1: all_things_rst_controller-rtl" {  } { { "all_things/synthesis/all_things_rst_controller.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540505 ""} { "Info" "ISGN_ENTITY_NAME" "1 all_things_rst_controller " "Found entity 1: all_things_rst_controller" {  } { { "all_things/synthesis/all_things_rst_controller.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/all_things_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_things/synthesis/all_things_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_things_rst_controller_001-rtl " "Found design unit 1: all_things_rst_controller_001-rtl" {  } { { "all_things/synthesis/all_things_rst_controller_001.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540507 ""} { "Info" "ISGN_ENTITY_NAME" "1 all_things_rst_controller_001 " "Found entity 1: all_things_rst_controller_001" {  } { { "all_things/synthesis/all_things_rst_controller_001.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/all_things_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_things/synthesis/all_things_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_things_rst_controller_002-rtl " "Found design unit 1: all_things_rst_controller_002-rtl" {  } { { "all_things/synthesis/all_things_rst_controller_002.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540508 ""} { "Info" "ISGN_ENTITY_NAME" "1 all_things_rst_controller_002 " "Found entity 1: all_things_rst_controller_002" {  } { { "all_things/synthesis/all_things_rst_controller_002.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "all_things/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "all_things/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_irq_mapper " "Found entity 1: all_things_irq_mapper" {  } { { "all_things/synthesis/submodules/all_things_irq_mapper.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0 " "Found entity 1: all_things_mm_interconnect_0" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_avalon_st_adapter " "Found entity 1: all_things_mm_interconnect_0_avalon_st_adapter" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_rsp_mux_002 " "Found entity 1: all_things_mm_interconnect_0_rsp_mux_002" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_rsp_mux_001 " "Found entity 1: all_things_mm_interconnect_0_rsp_mux_001" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_rsp_mux " "Found entity 1: all_things_mm_interconnect_0_rsp_mux" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_rsp_demux_001 " "Found entity 1: all_things_mm_interconnect_0_rsp_demux_001" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_cmd_mux_001 " "Found entity 1: all_things_mm_interconnect_0_cmd_mux_001" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_cmd_mux " "Found entity 1: all_things_mm_interconnect_0_cmd_mux" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_cmd_demux_002 " "Found entity 1: all_things_mm_interconnect_0_cmd_demux_002" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_cmd_demux_001 " "Found entity 1: all_things_mm_interconnect_0_cmd_demux_001" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_cmd_demux " "Found entity 1: all_things_mm_interconnect_0_cmd_demux" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "all_things/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "all_things/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540544 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "all_things/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "all_things/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "all_things/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_005_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_005_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540550 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router_005 " "Found entity 2: all_things_mm_interconnect_0_router_005" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_004_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_004_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540551 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router_004 " "Found entity 2: all_things_mm_interconnect_0_router_004" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_003_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_003_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540553 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router_003 " "Found entity 2: all_things_mm_interconnect_0_router_003" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_002_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_002_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540555 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router_002 " "Found entity 2: all_things_mm_interconnect_0_router_002" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_001_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_001_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540557 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router_001 " "Found entity 2: all_things_mm_interconnect_0_router_001" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel all_things_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel all_things_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at all_things_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701204540558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_mm_interconnect_0_router_default_decode " "Found entity 1: all_things_mm_interconnect_0_router_default_decode" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540558 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_mm_interconnect_0_router " "Found entity 2: all_things_mm_interconnect_0_router" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "all_things/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "all_things/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "all_things/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "all_things/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "all_things/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_sw " "Found entity 1: all_things_sw" {  } { { "all_things/synthesis/submodules/all_things_sw.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_onchip_memory2_0 " "Found entity 1: all_things_onchip_memory2_0" {  } { { "all_things/synthesis/submodules/all_things_onchip_memory2_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0 " "Found entity 1: all_things_nios2_gen2_0" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: all_things_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_things_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: all_things_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "3 all_things_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: all_things_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "4 all_things_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: all_things_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "5 all_things_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: all_things_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "6 all_things_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: all_things_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "7 all_things_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: all_things_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "8 all_things_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: all_things_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "9 all_things_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: all_things_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "10 all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "11 all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "12 all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "13 all_things_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: all_things_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "14 all_things_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: all_things_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "15 all_things_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: all_things_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "16 all_things_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: all_things_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "17 all_things_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: all_things_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "18 all_things_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: all_things_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "19 all_things_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: all_things_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "20 all_things_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: all_things_nios2_gen2_0_cpu_nios2_oci" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""} { "Info" "ISGN_ENTITY_NAME" "21 all_things_nios2_gen2_0_cpu " "Found entity 21: all_things_nios2_gen2_0_cpu" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: all_things_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: all_things_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: all_things_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_nios2_gen2_0_cpu_test_bench " "Found entity 1: all_things_nios2_gen2_0_cpu_test_bench" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_led.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_led " "Found entity 1: all_things_led" {  } { { "all_things/synthesis/submodules/all_things_led.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_jtag_master " "Found entity 1: all_things_jtag_master" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_jtag_master_p2b_adapter " "Found entity 1: all_things_jtag_master_p2b_adapter" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_p2b_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_jtag_master_b2p_adapter " "Found entity 1: all_things_jtag_master_b2p_adapter" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file all_things/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "all_things/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_things_jtag_master_timing_adt " "Found entity 1: all_things_jtag_master_timing_adt" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file all_things/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540617 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540617 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "all_things/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "all_things/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "all_things/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "all_things/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "all_things/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_things/synthesis/console_ip.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all_things/synthesis/console_ip.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 console_ip " "Found entity 1: console_ip" {  } { { "all_things/synthesis/console_ip.bdf" "" { Schematic "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/console_ip.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204540631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204540631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "console_ip " "Elaborating entity \"console_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701204540737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things all_things:inst " "Elaborating entity \"all_things\" for hierarchy \"all_things:inst\"" {  } { { "all_things/synthesis/console_ip.bdf" "inst" { Schematic "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/console_ip.bdf" { { 344 704 928 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_jtag_master all_things:inst\|all_things_jtag_master:jtag_master " "Elaborating entity \"all_things_jtag_master\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\"" {  } { { "all_things/synthesis/all_things.vhd" "jtag_master" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "all_things/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "all_things/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204540825 ""}  } { { "all_things/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204540825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "all_things/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204540920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541113 ""}  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204541113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541170 ""}  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204541170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "all_things/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "all_things/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_jtag_master_timing_adt all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_timing_adt:timing_adt " "Elaborating entity \"all_things_jtag_master_timing_adt\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_timing_adt:timing_adt\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "timing_adt" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready all_things_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at all_things_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701204541247 "|console_ip|all_things:inst|all_things_jtag_master:jtag_master|all_things_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "b2p" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "p2b" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "transacto" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "all_things/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_jtag_master_b2p_adapter all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"all_things_jtag_master_b2p_adapter\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "b2p_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel all_things_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at all_things_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701204541349 "|console_ip|all_things:inst|all_things_jtag_master:jtag_master|all_things_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 all_things_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at all_things_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701204541349 "|console_ip|all_things:inst|all_things_jtag_master:jtag_master|all_things_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_jtag_master_p2b_adapter all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"all_things_jtag_master_p2b_adapter\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|all_things_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "p2b_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "all_things/synthesis/submodules/all_things_jtag_master.v" "rst_controller" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_jtag_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "all_things/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "all_things/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_led all_things:inst\|all_things_led:led " "Elaborating entity \"all_things_led\" for hierarchy \"all_things:inst\|all_things_led:led\"" {  } { { "all_things/synthesis/all_things.vhd" "led" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0 all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"all_things_nios2_gen2_0\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\"" {  } { { "all_things/synthesis/all_things.vhd" "nios2_gen2_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu " "Elaborating entity \"all_things_nios2_gen2_0_cpu\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0.v" "cpu" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_test_bench all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_test_bench:the_all_things_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"all_things_nios2_gen2_0_cpu_test_bench\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_test_bench:the_all_things_nios2_gen2_0_cpu_test_bench\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_test_bench" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_register_bank_a_module all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"all_things_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "all_things_nios2_gen2_0_cpu_register_bank_a" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541606 ""}  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204541606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204541659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204541659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_a_module:all_things_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_register_bank_b_module all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_b_module:all_things_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"all_things_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_register_bank_b_module:all_things_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "all_things_nios2_gen2_0_cpu_register_bank_b" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_debug all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_debug:the_all_things_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541745 ""}  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204541745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_break all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_break:the_all_things_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_break:the_all_things_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_xbrk all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_xbrk:the_all_things_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_xbrk:the_all_things_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_dbrk all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dbrk:the_all_things_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dbrk:the_all_things_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_itrace all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_itrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_itrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_dtrace all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dtrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dtrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_td_mode all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dtrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_dtrace\|all_things_nios2_gen2_0_cpu_nios2_oci_td_mode:all_things_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_dtrace:the_all_things_nios2_gen2_0_cpu_nios2_oci_dtrace\|all_things_nios2_gen2_0_cpu_nios2_oci_td_mode:all_things_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "all_things_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_fifo all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo\|all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_pib all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_pib:the_all_things_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_pib:the_all_things_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_oci_im all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_im:the_all_things_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_oci_im:the_all_things_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_avalon_reg all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_avalon_reg:the_all_things_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_avalon_reg:the_all_things_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_nios2_ocimem all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"all_things_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_ociram_sp_ram_module all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"all_things_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "all_things_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204541984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204541984 ""}  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204541984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204542028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204542028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_nios2_ocimem:the_all_things_nios2_gen2_0_cpu_nios2_ocimem\|all_things_nios2_gen2_0_cpu_ociram_sp_ram_module:all_things_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_debug_slave_wrapper all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"all_things_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_debug_slave_tck all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|all_things_nios2_gen2_0_cpu_debug_slave_tck:the_all_things_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"all_things_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|all_things_nios2_gen2_0_cpu_debug_slave_tck:the_all_things_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_all_things_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_nios2_gen2_0_cpu_debug_slave_sysclk all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|all_things_nios2_gen2_0_cpu_debug_slave_sysclk:the_all_things_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"all_things_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|all_things_nios2_gen2_0_cpu_debug_slave_sysclk:the_all_things_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_all_things_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "all_things_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542101 ""}  } { { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204542101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"all_things:inst\|all_things_nios2_gen2_0:nios2_gen2_0\|all_things_nios2_gen2_0_cpu:cpu\|all_things_nios2_gen2_0_cpu_nios2_oci:the_all_things_nios2_gen2_0_cpu_nios2_oci\|all_things_nios2_gen2_0_cpu_debug_slave_wrapper:the_all_things_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:all_things_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_onchip_memory2_0 all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"all_things_onchip_memory2_0\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\"" {  } { { "all_things/synthesis/all_things.vhd" "onchip_memory2_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_onchip_memory2_0.v" "the_altsyncram" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "all_things/synthesis/submodules/all_things_onchip_memory2_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file all_things_onchip_memory2_0.hex " "Parameter \"init_file\" = \"all_things_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542156 ""}  } { { "all_things/synthesis/submodules/all_things_onchip_memory2_0.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204542156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21l1 " "Found entity 1: altsyncram_21l1" {  } { { "db/altsyncram_21l1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_21l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204542195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204542195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21l1 all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated " "Elaborating entity \"altsyncram_21l1\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4df2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4df2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4df2 " "Found entity 1: altsyncram_4df2" {  } { { "db/altsyncram_4df2.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_4df2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204542244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204542244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4df2 all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|altsyncram_4df2:altsyncram1 " "Elaborating entity \"altsyncram_4df2\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|altsyncram_4df2:altsyncram1\"" {  } { { "db/altsyncram_21l1.tdf" "altsyncram1" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_21l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_21l1.tdf" "mgl_prim2" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_21l1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_21l1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_21l1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204542493 ""}  } { { "db/altsyncram_21l1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_21l1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204542492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"all_things:inst\|all_things_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_21l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_sw all_things:inst\|all_things_sw:sw " "Elaborating entity \"all_things_sw\" for hierarchy \"all_things:inst\|all_things_sw:sw\"" {  } { { "all_things/synthesis/all_things.vhd" "sw" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"all_things_mm_interconnect_0\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\"" {  } { { "all_things/synthesis/all_things.vhd" "mm_interconnect_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "jtag_master_master_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "led_s1_translator" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "jtag_master_master_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "all_things/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204542990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router:router " "Elaborating entity \"all_things_mm_interconnect_0_router\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router:router\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router:router\|all_things_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router:router\|all_things_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_001 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"all_things_mm_interconnect_0_router_001\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_001:router_001\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_001_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_001:router_001\|all_things_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_001_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_001:router_001\|all_things_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_002 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"all_things_mm_interconnect_0_router_002\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_002:router_002\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_002_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_002:router_002\|all_things_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_002_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_002:router_002\|all_things_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_002.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_003 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"all_things_mm_interconnect_0_router_003\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_003:router_003\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router_003" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_003_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_003:router_003\|all_things_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_003_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_003:router_003\|all_things_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_004 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"all_things_mm_interconnect_0_router_004\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_004:router_004\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router_004" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_004_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_004:router_004\|all_things_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_004_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_004:router_004\|all_things_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_005 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"all_things_mm_interconnect_0_router_005\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_005:router_005\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "router_005" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_router_005_default_decode all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_005:router_005\|all_things_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"all_things_mm_interconnect_0_router_005_default_decode\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_router_005:router_005\|all_things_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "jtag_master_master_limiter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_cmd_demux all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"all_things_mm_interconnect_0_cmd_demux\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_cmd_demux_001 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"all_things_mm_interconnect_0_cmd_demux_001\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_cmd_demux_002 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"all_things_mm_interconnect_0_cmd_demux_002\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_cmd_mux all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"all_things_mm_interconnect_0_cmd_mux\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_cmd_mux_001 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"all_things_mm_interconnect_0_cmd_mux_001\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_rsp_demux_001 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"all_things_mm_interconnect_0_rsp_demux_001\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_rsp_mux all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"all_things_mm_interconnect_0_rsp_mux\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_rsp_mux_001 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"all_things_mm_interconnect_0_rsp_mux_001\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_rsp_mux_002 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"all_things_mm_interconnect_0_rsp_mux_002\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_avalon_st_adapter all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"all_things_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0 all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"all_things:inst\|all_things_mm_interconnect_0:mm_interconnect_0\|all_things_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|all_things_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_irq_mapper all_things:inst\|all_things_irq_mapper:irq_mapper " "Elaborating entity \"all_things_irq_mapper\" for hierarchy \"all_things:inst\|all_things_irq_mapper:irq_mapper\"" {  } { { "all_things/synthesis/all_things.vhd" "irq_mapper" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_rst_controller all_things:inst\|all_things_rst_controller:rst_controller " "Elaborating entity \"all_things_rst_controller\" for hierarchy \"all_things:inst\|all_things_rst_controller:rst_controller\"" {  } { { "all_things/synthesis/all_things.vhd" "rst_controller" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543493 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req all_things_rst_controller.vhd(55) " "VHDL Signal Declaration warning at all_things_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "all_things/synthesis/all_things_rst_controller.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701204543494 "|console_ip|all_things:inst|all_things_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller all_things:inst\|all_things_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"all_things:inst\|all_things_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "all_things/synthesis/all_things_rst_controller.vhd" "rst_controller" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_rst_controller_001 all_things:inst\|all_things_rst_controller_001:rst_controller_001 " "Elaborating entity \"all_things_rst_controller_001\" for hierarchy \"all_things:inst\|all_things_rst_controller_001:rst_controller_001\"" {  } { { "all_things/synthesis/all_things.vhd" "rst_controller_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller all_things:inst\|all_things_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"all_things:inst\|all_things_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "all_things/synthesis/all_things_rst_controller_001.vhd" "rst_controller_001" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_things_rst_controller_002 all_things:inst\|all_things_rst_controller_002:rst_controller_002 " "Elaborating entity \"all_things_rst_controller_002\" for hierarchy \"all_things:inst\|all_things_rst_controller_002:rst_controller_002\"" {  } { { "all_things/synthesis/all_things.vhd" "rst_controller_002" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204543537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req all_things_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at all_things_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "all_things/synthesis/all_things_rst_controller_002.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/all_things_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701204543538 "|console_ip|all_things:inst|all_things_rst_controller_002:rst_controller_002"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701204544492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.28.15:49:08 Progress: Loading sld6af6a5aa/alt_sld_fab_wrapper_hw.tcl " "2023.11.28.15:49:08 Progress: Loading sld6af6a5aa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204548039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204550906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204551053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204555773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204555883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204556007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204556157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204556161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204556162 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701204556873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6af6a5aa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6af6a5aa/alt_sld_fab.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557355 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/ip/sld6af6a5aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204557427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204557427 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701204560448 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701204560448 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701204560448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204560488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"all_things:inst\|all_things_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701204560488 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701204560488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/db/altsyncram_m4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701204560535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204560535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701204560822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "all_things/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "all_things/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "all_things/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "all_things/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/all_things_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "all_things/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701204560946 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701204560946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204562210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701204563845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/output_files/console_ip.map.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/output_files/console_ip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204564364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701204566561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701204566561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2832 " "Implemented 2832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701204566864 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701204566864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2688 " "Implemented 2688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701204566864 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701204566864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701204566864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701204566937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 15:49:26 2023 " "Processing ended: Tue Nov 28 15:49:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701204566937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701204566937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701204566937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701204566937 ""}
