<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>
defines: 
time_elapsed: 0.828s
ram usage: 36564 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpijlu44w1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:1</a>: No timescale set for &#34;itf&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: No timescale set for &#34;dtype&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Compile module &#34;work@dtype&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:1</a>: Compile interface &#34;work@itf&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Top level module &#34;work@dtype&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpijlu44w1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dtype
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpijlu44w1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpijlu44w1/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dtype)
 |vpiName:work@dtype
 |uhdmallPackages:
 \_package: builtin, parent:work@dtype
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@itf, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:1, parent:work@dtype
   |vpiDefName:work@itf
   |vpiFullName:work@itf
   |vpiModport:
   \_modport: (flop)
     |vpiName:flop
     |vpiIODecl:
     \_io_decl: (c)
       |vpiName:c
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (d)
       |vpiName:d
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (q)
       |vpiName:q
       |vpiDirection:2
     |vpiInterface:
     \_interface: work@itf, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:1, parent:work@dtype
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@itf.c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (q), line:2
     |vpiName:q
     |vpiFullName:work@itf.q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (d), line:2
     |vpiName:d
     |vpiFullName:work@itf.d
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@dtype, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6, parent:work@dtype
   |vpiDefName:work@dtype
   |vpiFullName:work@dtype
   |vpiProcess:
   \_always: , line:7
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:7
       |vpiCondition:
       \_operation: , line:7
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (ch.c), line:7
           |vpiName:ch.c
           |vpiFullName:work@dtype.ch.c
       |vpiStmt:
       \_assignment: , line:7
         |vpiLhs:
         \_ref_obj: (ch.q), line:7
           |vpiName:ch.q
           |vpiFullName:work@dtype.ch.q
         |vpiRhs:
         \_ref_obj: (ch.d), line:7
           |vpiName:ch.d
           |vpiFullName:work@dtype.ch.d
   |vpiPort:
   \_port: (ch), line:6
     |vpiName:ch
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (flop)
   |vpiNet:
   \_logic_net: (ch), line:6
     |vpiName:ch
     |vpiFullName:work@dtype.ch
 |uhdmtopModules:
 \_module: work@dtype (work@dtype), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6
   |vpiDefName:work@dtype
   |vpiName:work@dtype
   |vpiPort:
   \_port: (ch), line:6, parent:work@dtype
     |vpiName:ch
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (flop)
         |vpiName:flop
         |vpiIODecl:
         \_io_decl: (c)
           |vpiName:c
           |vpiDirection:1
           |vpiExpr:
           \_logic_net: (c), line:2
             |vpiName:c
             |vpiNetType:36
         |vpiIODecl:
         \_io_decl: (d)
           |vpiName:d
           |vpiDirection:1
           |vpiExpr:
           \_logic_net: (d), line:2
             |vpiName:d
             |vpiNetType:36
         |vpiIODecl:
         \_io_decl: (q)
           |vpiName:q
           |vpiDirection:2
           |vpiExpr:
           \_logic_net: (q), line:2
             |vpiName:q
             |vpiNetType:36
         |vpiInterface:
         \_interface: work@itf (ch), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>, line:6
           |vpiDefName:work@itf
           |vpiName:ch
           |vpiModport:
           \_modport: (flop)
   |vpiNet:
   \_logic_net: (ch), line:6, parent:work@dtype
     |vpiName:ch
     |vpiFullName:work@dtype.ch
Object: \work_dtype of type 3000
Object: \work_itf of type 601
Object: \c of type 36
Object: \q of type 36
Object: \d of type 36
Object: \flop of type 606
Object: \c of type 28
Object: \d of type 28
Object: \q of type 28
Object: \work_dtype of type 32
Object: \ch of type 44
Object: \ch of type 36
Object: \work_dtype of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \ch.c of type 608
Object:  of type 3
Object: \ch.q of type 608
Object: \ch.d of type 608
Object: \ch of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dtype&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e4c0] str=&#39;\work_dtype&#39;
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>.0-6.0&gt; [0x218e5e0] str=&#39;\ch&#39; port=1
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e760] str=&#39;\work_itf.flop&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>.0-6.0&gt; [0x218e930] str=&#39;\ch&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218ebf0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218efa0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f390] str=&#39;\ch.c&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218ede0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f6b0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f820] str=&#39;\ch.q&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218fa20] str=&#39;\ch.d&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\ch.q&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e4c0] str=&#39;\work_dtype&#39; basic_prep
      AST_INTERFACEPORT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>.0-6.0&gt; [0x218e5e0] str=&#39;\ch&#39; basic_prep port=1
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e760] str=&#39;\work_itf.flop&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>.0-6.0&gt; [0x218e930] str=&#39;\ch&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218ebf0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218efa0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f390 -&gt; 0x21a3490] str=&#39;\ch.c&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218ede0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f6b0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218f820 -&gt; 0x21a30d0] str=&#39;\ch.q&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&gt; [0x218fa20 -&gt; 0x21a2f10] str=&#39;\ch.d&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:0</a>.0-0.0&gt; [0x21a3490] str=&#39;\ch.c&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:0</a>.0-0.0&gt; [0x21a30d0] str=&#39;\ch.q&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:0</a>.0-0.0&gt; [0x21a2f10] str=&#39;\ch.d&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>: Warning: Identifier `\ch.q&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>: Warning: Identifier `\ch.c&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>: Warning: Identifier `\ch.d&#39; is implicitly declared.
Generating RTLIL representation for module `\work_itf&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218d3f0] str=&#39;\work_itf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218d660] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218d950] str=&#39;\q&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218db90] str=&#39;\d&#39;
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218dd10] str=&#39;\flop&#39;
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218dee0] str=&#39;\c&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e110] str=&#39;\d&#39; input
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e280] str=&#39;\q&#39; output
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218d3f0] str=&#39;\work_itf&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218d660] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218d950] str=&#39;\q&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&gt; [0x218db90] str=&#39;\d&#39; basic_prep range=[0:0]
      AST_MODPORT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218dd10] str=&#39;\flop&#39; basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218dee0] str=&#39;\c&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e110] str=&#39;\d&#39; input basic_prep
        AST_MODPORTMEMBER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218e280] str=&#39;\q&#39; output basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_dtype
Generating RTLIL representation for module `\work_dtype&#39;.
Warning: wire &#39;\ch.q&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0.

2.2. Analyzing design hierarchy..
Top module:  \work_dtype
Used module:     \work_itf

2.3. Analyzing design hierarchy..
Top module:  \work_dtype
Used module:     \work_itf

2.4. Analyzing design hierarchy..
Top module:  \work_dtype
Used module:     \work_itf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_dtype.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>$2&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_dtype.\ch.q&#39; using process `\work_dtype.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>$2&#39;.
  created $dff cell `$procdff$3&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_dtype.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>$2&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_dtype..
checking module work_itf..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_dtype ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     work_itf                        1

=== work_itf ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   work_dtype                        1
     work_itf                        1

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_dtype..
checking module work_itf..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dtype&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;ch.q&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;ch.c&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;ch.d&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procdff$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 3 ],
            &#34;D&#34;: [ 4 ],
            &#34;Q&#34;: [ 2 ]
          }
        },
        &#34;ch_inst_from_top_dummy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_itf&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\ch.q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;ch.c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;ch.d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;ch.q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        }
      }
    },
    &#34;work_itf&#34;: {
      &#34;attributes&#34;: {
        &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dtype&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dtype(\ch.q , \ch.c , \ch.d );
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:7</a>.0-7.0&#34; *)
  wire _0_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  inout \ch.c ;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  inout \ch.d ;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  inout \ch.q ;
  reg \ch.q ;
  always @(posedge \ch.c )
      \ch.q  &lt;= \ch.d ;
  (* is_interface = 32&#39;d1 *)
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  work_itf ch_inst_from_top_dummy (
  );
  assign _0_ = \ch.d ;
endmodule
Dumping module `\work_itf&#39;.

(* is_interface =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_itf();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34; *)
  wire c;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34; *)
  wire d;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:2</a>.0-2.0&#34; *)
  wire q;
endmodule

Warnings: 4 unique messages, 5 total
End of script. Logfile hash: 0c0033b491, CPU: user 0.01s system 0.00s, MEM: 14.67 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>