Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 19 20:24:21 2021
| Host         : DESKTOP-37ADL3B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dynamic_scan_control_sets_placed.rpt
| Design       : dynamic_scan
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+-----------------------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+-----------------------------------+------------------+----------------+
|  nolabel_line35/out_reg_i_2_n_0 |               |                                   |                1 |              1 |
|  clk_IBUF_BUFG                  |               |                                   |                1 |              1 |
|  nolabel_line36/clk_N_reg_0     |               |                                   |                1 |              3 |
|  clk_IBUF_BUFG                  |               | nolabel_line36/counter[0]_i_1_n_0 |                8 |             32 |
+---------------------------------+---------------+-----------------------------------+------------------+----------------+


