<h1>SDES FPGA</h1>

This is a hardware synthesizable digital design for the Simplified DES algorithm with a simple single-case testbench code written in Verilog. Following are block diagrams for each building block in S-DES Algorithm.
<hr><br><br>
<b>SDES System Block Diagram</b><br>
<img src="https://i.imgur.com/Uxer9Re.png"><br><br>

<b>Sub-keys Generation Block Diagram</b><br>
<img src="https://i.imgur.com/dGQLPtq.png"><br><br>

<b>2-Round Feistel Function Block Diagram</b><br>
<img src="https://i.imgur.com/q25egOP.png"><br><br>

<b>Substitution Boxes</b><br>
<img src="https://i.imgur.com/JeE7nQ9.png"><br><br>
