
line_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e080  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  0800e350  0800e350  0001e350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e4b0  0800e4b0  0001e4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e4b8  0800e4b8  0001e4b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e4bc  0800e4bc  0001e4bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  0800e4c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000028  0800e4e8  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000088  0800e548  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011188  200000e8  0800e5a8  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011270  0800e5a8  00021270  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033be1  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  00053cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  00058cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005a930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000368ba  00000000  00000000  0005c420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021ba3  00000000  00000000  00092cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015fc7d  00000000  00000000  000b487d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002144fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078f8  00000000  00000000  00214550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	200000e8 	.word	0x200000e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800e338 	.word	0x0800e338

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	200000ec 	.word	0x200000ec
 800030c:	0800e338 	.word	0x0800e338

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065c:	f002 f860 	bl	8002720 <HAL_Init>

  /* USER CODE BEGIN Init */

  ShowTextOnLCD("2.5    0");
 8000660:	482e      	ldr	r0, [pc, #184]	; (800071c <main+0xc4>)
 8000662:	f001 faa1 	bl	8001ba8 <ShowTextOnLCD>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000666:	f000 f885 	bl	8000774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066a:	f000 fb0d 	bl	8000c88 <MX_GPIO_Init>
  MX_DMA_Init();
 800066e:	f000 faeb 	bl	8000c48 <MX_DMA_Init>
  MX_ETH_Init();
 8000672:	f000 f953 	bl	800091c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000676:	f000 fa93 	bl	8000ba0 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800067a:	f000 fadd 	bl	8000c38 <MX_USB_OTG_HS_USB_Init>
  MX_TIM3_Init();
 800067e:	f000 f99f 	bl	80009c0 <MX_TIM3_Init>
  MX_COMP1_Init();
 8000682:	f000 f8ef 	bl	8000864 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000686:	f000 f91b 	bl	80008c0 <MX_COMP2_Init>
  MX_TIM17_Init();
 800068a:	f000 fa11 	bl	8000ab0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800068e:	f00a fbd3 	bl	800ae38 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000692:	4a23      	ldr	r2, [pc, #140]	; (8000720 <main+0xc8>)
 8000694:	2100      	movs	r1, #0
 8000696:	4823      	ldr	r0, [pc, #140]	; (8000724 <main+0xcc>)
 8000698:	f00a fc1a 	bl	800aed0 <osThreadNew>
 800069c:	4603      	mov	r3, r0
 800069e:	4a22      	ldr	r2, [pc, #136]	; (8000728 <main+0xd0>)
 80006a0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  lcdTaskHandle = osThreadNew(StartLCDTask, NULL, &lcdTask_attributes);
 80006a2:	4a22      	ldr	r2, [pc, #136]	; (800072c <main+0xd4>)
 80006a4:	2100      	movs	r1, #0
 80006a6:	4822      	ldr	r0, [pc, #136]	; (8000730 <main+0xd8>)
 80006a8:	f00a fc12 	bl	800aed0 <osThreadNew>
 80006ac:	4603      	mov	r3, r0
 80006ae:	4a21      	ldr	r2, [pc, #132]	; (8000734 <main+0xdc>)
 80006b0:	6013      	str	r3, [r2, #0]
  keyboardTaskHandle = osThreadNew(StartKeyboardTask, NULL, &keyboardTask_attributes);
 80006b2:	4a21      	ldr	r2, [pc, #132]	; (8000738 <main+0xe0>)
 80006b4:	2100      	movs	r1, #0
 80006b6:	4821      	ldr	r0, [pc, #132]	; (800073c <main+0xe4>)
 80006b8:	f00a fc0a 	bl	800aed0 <osThreadNew>
 80006bc:	4603      	mov	r3, r0
 80006be:	4a20      	ldr	r2, [pc, #128]	; (8000740 <main+0xe8>)
 80006c0:	6013      	str	r3, [r2, #0]
  container_detectTaskHandle = osThreadNew(StartContainerDetectTask, NULL, &container_detectTask_attributes);
 80006c2:	4a20      	ldr	r2, [pc, #128]	; (8000744 <main+0xec>)
 80006c4:	2100      	movs	r1, #0
 80006c6:	4820      	ldr	r0, [pc, #128]	; (8000748 <main+0xf0>)
 80006c8:	f00a fc02 	bl	800aed0 <osThreadNew>
 80006cc:	4603      	mov	r3, r0
 80006ce:	4a1f      	ldr	r2, [pc, #124]	; (800074c <main+0xf4>)
 80006d0:	6013      	str	r3, [r2, #0]
  scanerTaskHandle = osThreadNew(StartScanerTask, NULL, &scanerTask_attributes);
 80006d2:	4a1f      	ldr	r2, [pc, #124]	; (8000750 <main+0xf8>)
 80006d4:	2100      	movs	r1, #0
 80006d6:	481f      	ldr	r0, [pc, #124]	; (8000754 <main+0xfc>)
 80006d8:	f00a fbfa 	bl	800aed0 <osThreadNew>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a1e      	ldr	r2, [pc, #120]	; (8000758 <main+0x100>)
 80006e0:	6013      	str	r3, [r2, #0]

  event_group_1_id = osEventFlagsNew(NULL);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f00a fca2 	bl	800b02c <osEventFlagsNew>
 80006e8:	4603      	mov	r3, r0
 80006ea:	4a1c      	ldr	r2, [pc, #112]	; (800075c <main+0x104>)
 80006ec:	6013      	str	r3, [r2, #0]

  __HAL_TIM_ENABLE_DMA(&htim17,TIM_DMA_ID_CC1);
 80006ee:	4b1c      	ldr	r3, [pc, #112]	; (8000760 <main+0x108>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	68da      	ldr	r2, [r3, #12]
 80006f4:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <main+0x108>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f042 0201 	orr.w	r2, r2, #1
 80006fc:	60da      	str	r2, [r3, #12]
  HAL_DMA_RegisterCallback(&hdma_tim17_ch1, HAL_DMA_XFER_CPLT_CB_ID, DMA1_Stream0_Complete_Callback);
 80006fe:	4a19      	ldr	r2, [pc, #100]	; (8000764 <main+0x10c>)
 8000700:	2100      	movs	r1, #0
 8000702:	4819      	ldr	r0, [pc, #100]	; (8000768 <main+0x110>)
 8000704:	f003 ffe2 	bl	80046cc <HAL_DMA_RegisterCallback>
  HAL_COMP_Start(&hcomp1);
 8000708:	4818      	ldr	r0, [pc, #96]	; (800076c <main+0x114>)
 800070a:	f002 f9c7 	bl	8002a9c <HAL_COMP_Start>
  HAL_TIM_PWM_Start_IT (&htim3, TIM_CHANNEL_1);
 800070e:	2100      	movs	r1, #0
 8000710:	4817      	ldr	r0, [pc, #92]	; (8000770 <main+0x118>)
 8000712:	f008 f81b 	bl	800874c <HAL_TIM_PWM_Start_IT>


  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000716:	f00a fbb5 	bl	800ae84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800071a:	e7fe      	b.n	800071a <main+0xc2>
 800071c:	0800e398 	.word	0x0800e398
 8000720:	0800e3bc 	.word	0x0800e3bc
 8000724:	08001e99 	.word	0x08001e99
 8000728:	20009a40 	.word	0x20009a40
 800072c:	0800e3e0 	.word	0x0800e3e0
 8000730:	08000f95 	.word	0x08000f95
 8000734:	200108a4 	.word	0x200108a4
 8000738:	0800e404 	.word	0x0800e404
 800073c:	08001035 	.word	0x08001035
 8000740:	200108a8 	.word	0x200108a8
 8000744:	0800e428 	.word	0x0800e428
 8000748:	08001399 	.word	0x08001399
 800074c:	20010a0c 	.word	0x20010a0c
 8000750:	0800e44c 	.word	0x0800e44c
 8000754:	080013f9 	.word	0x080013f9
 8000758:	2000cc48 	.word	0x2000cc48
 800075c:	20000104 	.word	0x20000104
 8000760:	2000b2d4 	.word	0x2000b2d4
 8000764:	08001e3d 	.word	0x08001e3d
 8000768:	200108d8 	.word	0x200108d8
 800076c:	2000cbd0 	.word	0x2000cbd0
 8000770:	2000cbfc 	.word	0x2000cbfc

08000774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b09c      	sub	sp, #112	; 0x70
 8000778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800077e:	224c      	movs	r2, #76	; 0x4c
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f00d fdd0 	bl	800e328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2220      	movs	r2, #32
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f00d fdca 	bl	800e328 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000794:	2002      	movs	r0, #2
 8000796:	f005 f9cb 	bl	8005b30 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800079a:	2300      	movs	r3, #0
 800079c:	603b      	str	r3, [r7, #0]
 800079e:	4b30      	ldr	r3, [pc, #192]	; (8000860 <SystemClock_Config+0xec>)
 80007a0:	699b      	ldr	r3, [r3, #24]
 80007a2:	4a2f      	ldr	r2, [pc, #188]	; (8000860 <SystemClock_Config+0xec>)
 80007a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007a8:	6193      	str	r3, [r2, #24]
 80007aa:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <SystemClock_Config+0xec>)
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007b6:	bf00      	nop
 80007b8:	4b29      	ldr	r3, [pc, #164]	; (8000860 <SystemClock_Config+0xec>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007c4:	d1f8      	bne.n	80007b8 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80007c6:	2322      	movs	r3, #34	; 0x22
 80007c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ce:	2340      	movs	r3, #64	; 0x40
 80007d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007d2:	2301      	movs	r3, #1
 80007d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d6:	2302      	movs	r3, #2
 80007d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007da:	2300      	movs	r3, #0
 80007dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007de:	2304      	movs	r3, #4
 80007e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80007e2:	2322      	movs	r3, #34	; 0x22
 80007e4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007e6:	2301      	movs	r3, #1
 80007e8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80007ea:	2306      	movs	r3, #6
 80007ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007f2:	230c      	movs	r3, #12
 80007f4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007f6:	2300      	movs	r3, #0
 80007f8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007fe:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000804:	4618      	mov	r0, r3
 8000806:	f005 f9cd 	bl	8005ba4 <HAL_RCC_OscConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000810:	f001 fb5c 	bl	8001ecc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	233f      	movs	r3, #63	; 0x3f
 8000816:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000818:	2303      	movs	r3, #3
 800081a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000820:	2308      	movs	r3, #8
 8000822:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000824:	2340      	movs	r3, #64	; 0x40
 8000826:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000828:	2340      	movs	r3, #64	; 0x40
 800082a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800082c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000830:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000832:	2340      	movs	r3, #64	; 0x40
 8000834:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	2103      	movs	r1, #3
 800083a:	4618      	mov	r0, r3
 800083c:	f005 fd40 	bl	80062c0 <HAL_RCC_ClockConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000846:	f001 fb41 	bl	8001ecc <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800084a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800084e:	2100      	movs	r1, #0
 8000850:	2000      	movs	r0, #0
 8000852:	f005 feeb 	bl	800662c <HAL_RCC_MCOConfig>
}
 8000856:	bf00      	nop
 8000858:	3770      	adds	r7, #112	; 0x70
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	58024800 	.word	0x58024800

08000864 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000868:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <MX_COMP1_Init+0x54>)
 800086a:	4a14      	ldr	r2, [pc, #80]	; (80008bc <MX_COMP1_Init+0x58>)
 800086c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <MX_COMP1_Init+0x54>)
 8000870:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000874:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_COMP1_Init+0x54>)
 8000878:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800087c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800087e:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_COMP1_Init+0x54>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_COMP1_Init+0x54>)
 8000886:	f44f 7200 	mov.w	r2, #512	; 0x200
 800088a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800088c:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <MX_COMP1_Init+0x54>)
 800088e:	2200      	movs	r2, #0
 8000890:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_COMP1_Init+0x54>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000898:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <MX_COMP1_Init+0x54>)
 800089a:	2200      	movs	r2, #0
 800089c:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_COMP1_Init+0x54>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_COMP1_Init+0x54>)
 80008a6:	f001 ffcf 	bl	8002848 <HAL_COMP_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 80008b0:	f001 fb0c 	bl	8001ecc <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	2000cbd0 	.word	0x2000cbd0
 80008bc:	5800380c 	.word	0x5800380c

080008c0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80008c4:	4b13      	ldr	r3, [pc, #76]	; (8000914 <MX_COMP2_Init+0x54>)
 80008c6:	4a14      	ldr	r2, [pc, #80]	; (8000918 <MX_COMP2_Init+0x58>)
 80008c8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 80008ca:	4b12      	ldr	r3, [pc, #72]	; (8000914 <MX_COMP2_Init+0x54>)
 80008cc:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80008d0:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80008d2:	4b10      	ldr	r3, [pc, #64]	; (8000914 <MX_COMP2_Init+0x54>)
 80008d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80008d8:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <MX_COMP2_Init+0x54>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <MX_COMP2_Init+0x54>)
 80008e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008e6:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <MX_COMP2_Init+0x54>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008ee:	4b09      	ldr	r3, [pc, #36]	; (8000914 <MX_COMP2_Init+0x54>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008f4:	4b07      	ldr	r3, [pc, #28]	; (8000914 <MX_COMP2_Init+0x54>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008fa:	4b06      	ldr	r3, [pc, #24]	; (8000914 <MX_COMP2_Init+0x54>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000900:	4804      	ldr	r0, [pc, #16]	; (8000914 <MX_COMP2_Init+0x54>)
 8000902:	f001 ffa1 	bl	8002848 <HAL_COMP_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 800090c:	f001 fade 	bl	8001ecc <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	200108ac 	.word	0x200108ac
 8000918:	58003810 	.word	0x58003810

0800091c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000920:	4b22      	ldr	r3, [pc, #136]	; (80009ac <MX_ETH_Init+0x90>)
 8000922:	4a23      	ldr	r2, [pc, #140]	; (80009b0 <MX_ETH_Init+0x94>)
 8000924:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 8000926:	4b21      	ldr	r3, [pc, #132]	; (80009ac <MX_ETH_Init+0x90>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2200      	movs	r2, #0
 800092c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 800092e:	4b1f      	ldr	r3, [pc, #124]	; (80009ac <MX_ETH_Init+0x90>)
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	3301      	adds	r3, #1
 8000934:	2280      	movs	r2, #128	; 0x80
 8000936:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <MX_ETH_Init+0x90>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	3302      	adds	r3, #2
 800093e:	22e1      	movs	r2, #225	; 0xe1
 8000940:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000942:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <MX_ETH_Init+0x90>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	3303      	adds	r3, #3
 8000948:	2200      	movs	r2, #0
 800094a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 800094c:	4b17      	ldr	r3, [pc, #92]	; (80009ac <MX_ETH_Init+0x90>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	3304      	adds	r3, #4
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <MX_ETH_Init+0x90>)
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	3305      	adds	r3, #5
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <MX_ETH_Init+0x90>)
 8000962:	2201      	movs	r2, #1
 8000964:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <MX_ETH_Init+0x90>)
 8000968:	4a12      	ldr	r2, [pc, #72]	; (80009b4 <MX_ETH_Init+0x98>)
 800096a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800096c:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <MX_ETH_Init+0x90>)
 800096e:	4a12      	ldr	r2, [pc, #72]	; (80009b8 <MX_ETH_Init+0x9c>)
 8000970:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <MX_ETH_Init+0x90>)
 8000974:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000978:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800097a:	480c      	ldr	r0, [pc, #48]	; (80009ac <MX_ETH_Init+0x90>)
 800097c:	f004 fae8 	bl	8004f50 <HAL_ETH_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 8000986:	f001 faa1 	bl	8001ecc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800098a:	2234      	movs	r2, #52	; 0x34
 800098c:	2100      	movs	r1, #0
 800098e:	480b      	ldr	r0, [pc, #44]	; (80009bc <MX_ETH_Init+0xa0>)
 8000990:	f00d fcca 	bl	800e328 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000994:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_ETH_Init+0xa0>)
 8000996:	2221      	movs	r2, #33	; 0x21
 8000998:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <MX_ETH_Init+0xa0>)
 800099c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009a0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_ETH_Init+0xa0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20010950 	.word	0x20010950
 80009b0:	40028000 	.word	0x40028000
 80009b4:	20000088 	.word	0x20000088
 80009b8:	20000028 	.word	0x20000028
 80009bc:	200109d8 	.word	0x200109d8

080009c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08e      	sub	sp, #56	; 0x38
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009e0:	463b      	mov	r3, r7
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]
 80009ee:	615a      	str	r2, [r3, #20]
 80009f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009f2:	4b2d      	ldr	r3, [pc, #180]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 80009f4:	4a2d      	ldr	r2, [pc, #180]	; (8000aac <MX_TIM3_Init+0xec>)
 80009f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 275;
 80009f8:	4b2b      	ldr	r3, [pc, #172]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 80009fa:	f240 1213 	movw	r2, #275	; 0x113
 80009fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a00:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8000a06:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a08:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000a0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a0e:	4b26      	ldr	r3, [pc, #152]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a14:	4b24      	ldr	r3, [pc, #144]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a1a:	4823      	ldr	r0, [pc, #140]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a1c:	f007 fba4 	bl	8008168 <HAL_TIM_Base_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000a26:	f001 fa51 	bl	8001ecc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a34:	4619      	mov	r1, r3
 8000a36:	481c      	ldr	r0, [pc, #112]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a38:	f008 fa1a 	bl	8008e70 <HAL_TIM_ConfigClockSource>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000a42:	f001 fa43 	bl	8001ecc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a46:	4818      	ldr	r0, [pc, #96]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a48:	f007 fc6c 	bl	8008324 <HAL_TIM_PWM_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a52:	f001 fa3b 	bl	8001ecc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4619      	mov	r1, r3
 8000a64:	4810      	ldr	r0, [pc, #64]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a66:	f008 ff4d 	bl	8009904 <HAL_TIMEx_MasterConfigSynchronization>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000a70:	f001 fa2c 	bl	8001ecc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a74:	2360      	movs	r3, #96	; 0x60
 8000a76:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8000a78:	2332      	movs	r3, #50	; 0x32
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	2200      	movs	r2, #0
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4807      	ldr	r0, [pc, #28]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a8c:	f008 f8e0 	bl	8008c50 <HAL_TIM_PWM_ConfigChannel>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000a96:	f001 fa19 	bl	8001ecc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a9a:	4803      	ldr	r0, [pc, #12]	; (8000aa8 <MX_TIM3_Init+0xe8>)
 8000a9c:	f001 fc3a 	bl	8002314 <HAL_TIM_MspPostInit>

}
 8000aa0:	bf00      	nop
 8000aa2:	3738      	adds	r7, #56	; 0x38
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	2000cbfc 	.word	0x2000cbfc
 8000aac:	40000400 	.word	0x40000400

08000ab0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b092      	sub	sp, #72	; 0x48
 8000ab4:	af00      	add	r7, sp, #0
    TIM17->DIER |= TIM_DIER_UDE;    // Update DMA request enable
	*/

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ab6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
 8000ac6:	615a      	str	r2, [r3, #20]
 8000ac8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000aca:	463b      	mov	r3, r7
 8000acc:	222c      	movs	r2, #44	; 0x2c
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f00d fc29 	bl	800e328 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000ad6:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000ad8:	4a30      	ldr	r2, [pc, #192]	; (8000b9c <MX_TIM17_Init+0xec>)
 8000ada:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000adc:	4b2e      	ldr	r3, [pc, #184]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae2:	4b2d      	ldr	r3, [pc, #180]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 110;
 8000ae8:	4b2b      	ldr	r3, [pc, #172]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000aea:	226e      	movs	r2, #110	; 0x6e
 8000aec:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aee:	4b2a      	ldr	r3, [pc, #168]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000af4:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afa:	4b27      	ldr	r3, [pc, #156]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b00:	4825      	ldr	r0, [pc, #148]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000b02:	f007 fb31 	bl	8008168 <HAL_TIM_Base_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8000b0c:	f001 f9de 	bl	8001ecc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000b10:	4821      	ldr	r0, [pc, #132]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000b12:	f007 fc07 	bl	8008324 <HAL_TIM_PWM_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8000b1c:	f001 f9d6 	bl	8001ecc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b20:	2360      	movs	r3, #96	; 0x60
 8000b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 55;
 8000b24:	2337      	movs	r3, #55	; 0x37
 8000b26:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b34:	2300      	movs	r3, #0
 8000b36:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b40:	2200      	movs	r2, #0
 8000b42:	4619      	mov	r1, r3
 8000b44:	4814      	ldr	r0, [pc, #80]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000b46:	f008 f883 	bl	8008c50 <HAL_TIM_PWM_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8000b50:	f001 f9bc 	bl	8001ecc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b54:	2300      	movs	r3, #0
 8000b56:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b6c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000b76:	463b      	mov	r3, r7
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4807      	ldr	r0, [pc, #28]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000b7c:	f008 ff5e 	bl	8009a3c <HAL_TIMEx_ConfigBreakDeadTime>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8000b86:	f001 f9a1 	bl	8001ecc <Error_Handler>
//  TIM17->DIER |= TIM_DIER_UDE;    // Update DMA request enable



  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000b8a:	4803      	ldr	r0, [pc, #12]	; (8000b98 <MX_TIM17_Init+0xe8>)
 8000b8c:	f001 fbc2 	bl	8002314 <HAL_TIM_MspPostInit>

}
 8000b90:	bf00      	nop
 8000b92:	3748      	adds	r7, #72	; 0x48
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	2000b2d4 	.word	0x2000b2d4
 8000b9c:	40014800 	.word	0x40014800

08000ba0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000ba6:	4a23      	ldr	r2, [pc, #140]	; (8000c34 <MX_USART3_UART_Init+0x94>)
 8000ba8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000baa:	4b21      	ldr	r3, [pc, #132]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bca:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd0:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bdc:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be2:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000be8:	4811      	ldr	r0, [pc, #68]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bea:	f008 ffc3 	bl	8009b74 <HAL_UART_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000bf4:	f001 f96a 	bl	8001ecc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	480d      	ldr	r0, [pc, #52]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bfc:	f00a f80e 	bl	800ac1c <HAL_UARTEx_SetTxFifoThreshold>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c06:	f001 f961 	bl	8001ecc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4808      	ldr	r0, [pc, #32]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000c0e:	f00a f843 	bl	800ac98 <HAL_UARTEx_SetRxFifoThreshold>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c18:	f001 f958 	bl	8001ecc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000c1e:	f009 ffc4 	bl	800abaa <HAL_UARTEx_DisableFifoMode>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c28:	f001 f950 	bl	8001ecc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	2000a644 	.word	0x2000a644
 8000c34:	40004800 	.word	0x40004800

08000c38 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	; (8000c84 <MX_DMA_Init+0x3c>)
 8000c50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c54:	4a0b      	ldr	r2, [pc, #44]	; (8000c84 <MX_DMA_Init+0x3c>)
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <MX_DMA_Init+0x3c>)
 8000c60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2105      	movs	r1, #5
 8000c70:	200b      	movs	r0, #11
 8000c72:	f002 f815 	bl	8002ca0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c76:	200b      	movs	r0, #11
 8000c78:	f002 f82c 	bl	8002cd4 <HAL_NVIC_EnableIRQ>

}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	58024400 	.word	0x58024400

08000c88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08e      	sub	sp, #56	; 0x38
 8000c8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c9e:	4bb4      	ldr	r3, [pc, #720]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca4:	4ab2      	ldr	r2, [pc, #712]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000ca6:	f043 0310 	orr.w	r3, r3, #16
 8000caa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cae:	4bb0      	ldr	r3, [pc, #704]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb4:	f003 0310 	and.w	r3, r3, #16
 8000cb8:	623b      	str	r3, [r7, #32]
 8000cba:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbc:	4bac      	ldr	r3, [pc, #688]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc2:	4aab      	ldr	r2, [pc, #684]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cc4:	f043 0304 	orr.w	r3, r3, #4
 8000cc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ccc:	4ba8      	ldr	r3, [pc, #672]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd2:	f003 0304 	and.w	r3, r3, #4
 8000cd6:	61fb      	str	r3, [r7, #28]
 8000cd8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cda:	4ba5      	ldr	r3, [pc, #660]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce0:	4aa3      	ldr	r2, [pc, #652]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000ce2:	f043 0320 	orr.w	r3, r3, #32
 8000ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cea:	4ba1      	ldr	r3, [pc, #644]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf0:	f003 0320 	and.w	r3, r3, #32
 8000cf4:	61bb      	str	r3, [r7, #24]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf8:	4b9d      	ldr	r3, [pc, #628]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfe:	4a9c      	ldr	r2, [pc, #624]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d08:	4b99      	ldr	r3, [pc, #612]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	4b96      	ldr	r3, [pc, #600]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d1c:	4a94      	ldr	r2, [pc, #592]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d26:	4b92      	ldr	r3, [pc, #584]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	613b      	str	r3, [r7, #16]
 8000d32:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d34:	4b8e      	ldr	r3, [pc, #568]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d3a:	4a8d      	ldr	r2, [pc, #564]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d44:	4b8a      	ldr	r3, [pc, #552]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d52:	4b87      	ldr	r3, [pc, #540]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d58:	4a85      	ldr	r2, [pc, #532]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d5a:	f043 0308 	orr.w	r3, r3, #8
 8000d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d62:	4b83      	ldr	r3, [pc, #524]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d68:	f003 0308 	and.w	r3, r3, #8
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d70:	4b7f      	ldr	r3, [pc, #508]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d76:	4a7e      	ldr	r2, [pc, #504]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d80:	4b7b      	ldr	r3, [pc, #492]	; (8000f70 <MX_GPIO_Init+0x2e8>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000d8e:	2200      	movs	r2, #0
 8000d90:	21ff      	movs	r1, #255	; 0xff
 8000d92:	4878      	ldr	r0, [pc, #480]	; (8000f74 <MX_GPIO_Init+0x2ec>)
 8000d94:	f004 feb2 	bl	8005afc <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|E_LCD_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000d9e:	4876      	ldr	r0, [pc, #472]	; (8000f78 <MX_GPIO_Init+0x2f0>)
 8000da0:	f004 feac 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f244 4101 	movw	r1, #17409	; 0x4401
 8000daa:	4874      	ldr	r0, [pc, #464]	; (8000f7c <MX_GPIO_Init+0x2f4>)
 8000dac:	f004 fea6 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000db0:	2200      	movs	r2, #0
 8000db2:	f240 410f 	movw	r1, #1039	; 0x40f
 8000db6:	4872      	ldr	r0, [pc, #456]	; (8000f80 <MX_GPIO_Init+0x2f8>)
 8000db8:	f004 fea0 	bl	8005afc <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin E_LCD_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000dbc:	23ff      	movs	r3, #255	; 0xff
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
                          |D3_LCD_Pin|RS_LCD_Pin|E_LCD_Pin|LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4868      	ldr	r0, [pc, #416]	; (8000f74 <MX_GPIO_Init+0x2ec>)
 8000dd4:	f004 fcd2 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000de6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dea:	4619      	mov	r1, r3
 8000dec:	4865      	ldr	r0, [pc, #404]	; (8000f84 <MX_GPIO_Init+0x2fc>)
 8000dee:	f004 fcc5 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin MUX3_Pin MUX4_Pin
                           MUX5_Pin MUX6_Pin MUX7_Pin MUX8_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin|MUX3_Pin|MUX4_Pin
 8000df2:	23ff      	movs	r3, #255	; 0xff
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
                          |MUX5_Pin|MUX6_Pin|MUX7_Pin|MUX8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e02:	4619      	mov	r1, r3
 8000e04:	485c      	ldr	r0, [pc, #368]	; (8000f78 <MX_GPIO_Init+0x2f0>)
 8000e06:	f004 fcb9 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8000e0a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	4855      	ldr	r0, [pc, #340]	; (8000f78 <MX_GPIO_Init+0x2f0>)
 8000e24:	f004 fcaa 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LIGHT_CONTROL_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin;
 8000e28:	f244 4301 	movw	r3, #17409	; 0x4401
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3e:	4619      	mov	r1, r3
 8000e40:	484e      	ldr	r0, [pc, #312]	; (8000f7c <MX_GPIO_Init+0x2f4>)
 8000e42:	f004 fc9b 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000e46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4846      	ldr	r0, [pc, #280]	; (8000f74 <MX_GPIO_Init+0x2ec>)
 8000e5c:	f004 fc8e 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000e60:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e72:	4619      	mov	r1, r3
 8000e74:	483f      	ldr	r0, [pc, #252]	; (8000f74 <MX_GPIO_Init+0x2ec>)
 8000e76:	f004 fc81 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e94:	4619      	mov	r1, r3
 8000e96:	4839      	ldr	r0, [pc, #228]	; (8000f7c <MX_GPIO_Init+0x2f4>)
 8000e98:	f004 fc70 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000e9c:	f240 430f 	movw	r3, #1039	; 0x40f
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4832      	ldr	r0, [pc, #200]	; (8000f80 <MX_GPIO_Init+0x2f8>)
 8000eb6:	f004 fc61 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000eba:	2380      	movs	r3, #128	; 0x80
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ebe:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <MX_GPIO_Init+0x300>)
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eca:	4619      	mov	r1, r3
 8000ecc:	482f      	ldr	r0, [pc, #188]	; (8000f8c <MX_GPIO_Init+0x304>)
 8000ece:	f004 fc55 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ed2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eec:	4619      	mov	r1, r3
 8000eee:	4828      	ldr	r0, [pc, #160]	; (8000f90 <MX_GPIO_Init+0x308>)
 8000ef0:	f004 fc44 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f06:	4619      	mov	r1, r3
 8000f08:	4821      	ldr	r0, [pc, #132]	; (8000f90 <MX_GPIO_Init+0x308>)
 8000f0a:	f004 fc37 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000f20:	230a      	movs	r3, #10
 8000f22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000f24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4819      	ldr	r0, [pc, #100]	; (8000f90 <MX_GPIO_Init+0x308>)
 8000f2c:	f004 fc26 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8000f30:	23f0      	movs	r3, #240	; 0xf0
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	480f      	ldr	r0, [pc, #60]	; (8000f80 <MX_GPIO_Init+0x2f8>)
 8000f44:	f004 fc1a 	bl	800577c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f48:	2340      	movs	r3, #64	; 0x40
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f60:	4619      	mov	r1, r3
 8000f62:	4806      	ldr	r0, [pc, #24]	; (8000f7c <MX_GPIO_Init+0x2f4>)
 8000f64:	f004 fc0a 	bl	800577c <HAL_GPIO_Init>

}
 8000f68:	bf00      	nop
 8000f6a:	3738      	adds	r7, #56	; 0x38
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	58024400 	.word	0x58024400
 8000f74:	58021000 	.word	0x58021000
 8000f78:	58021400 	.word	0x58021400
 8000f7c:	58020400 	.word	0x58020400
 8000f80:	58020c00 	.word	0x58020c00
 8000f84:	58020800 	.word	0x58020800
 8000f88:	11110000 	.word	0x11110000
 8000f8c:	58021800 	.word	0x58021800
 8000f90:	58020000 	.word	0x58020000

08000f94 <StartLCDTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartLCDTask(void *argument)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	TuningLCD();
 8000f9c:	f000 fce0 	bl	8001960 <TuningLCD>

	for(;;)
	{
	//	osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);

		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fd31 	bl	8001a08 <CommandLCD>
		osDelay(2);
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	f00a f825 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[0]);
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <StartLCDTask+0x9c>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 fd6f 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f00a f81d 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[1]);
 8000fbc:	4b1c      	ldr	r3, [pc, #112]	; (8001030 <StartLCDTask+0x9c>)
 8000fbe:	785b      	ldrb	r3, [r3, #1]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fd67 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f00a f815 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[2]);
 8000fcc:	4b18      	ldr	r3, [pc, #96]	; (8001030 <StartLCDTask+0x9c>)
 8000fce:	789b      	ldrb	r3, [r3, #2]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fd5f 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f00a f80d 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[3]);
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <StartLCDTask+0x9c>)
 8000fde:	78db      	ldrb	r3, [r3, #3]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 fd57 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f00a f805 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[4]);
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <StartLCDTask+0x9c>)
 8000fee:	791b      	ldrb	r3, [r3, #4]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fd4f 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f009 fffd 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[5]);
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <StartLCDTask+0x9c>)
 8000ffe:	795b      	ldrb	r3, [r3, #5]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 fd47 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001006:	2001      	movs	r0, #1
 8001008:	f009 fff5 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[6]);
 800100c:	4b08      	ldr	r3, [pc, #32]	; (8001030 <StartLCDTask+0x9c>)
 800100e:	799b      	ldrb	r3, [r3, #6]
 8001010:	4618      	mov	r0, r3
 8001012:	f000 fd3f 	bl	8001a94 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001016:	2001      	movs	r0, #1
 8001018:	f009 ffed 	bl	800aff6 <osDelay>
		WriteLCD(PositionLCD[7]);
 800101c:	4b04      	ldr	r3, [pc, #16]	; (8001030 <StartLCDTask+0x9c>)
 800101e:	79db      	ldrb	r3, [r3, #7]
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fd37 	bl	8001a94 <WriteLCD>
		osDelay(250);
 8001026:	20fa      	movs	r0, #250	; 0xfa
 8001028:	f009 ffe5 	bl	800aff6 <osDelay>
		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 800102c:	e7b8      	b.n	8000fa0 <StartLCDTask+0xc>
 800102e:	bf00      	nop
 8001030:	2001089c 	.word	0x2001089c

08001034 <StartKeyboardTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartKeyboardTask(void *argument)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	77fb      	strb	r3, [r7, #31]
	uint32_t key_current_state = 0, key_previous_state = 0, key_current_status = 0, key_previous_status = 0, key_event_status = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	61bb      	str	r3, [r7, #24]
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	2300      	movs	r3, #0
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	2300      	movs	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
	   *	in memory:
	   *
	   *				D#0*C987B654A321
	   */

	  key_current_state = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]

	  for(i=0; i<4; i++)
 8001058:	2300      	movs	r3, #0
 800105a:	77fb      	strb	r3, [r7, #31]
 800105c:	e029      	b.n	80010b2 <StartKeyboardTask+0x7e>
	  {
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << i); // set row
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <StartKeyboardTask+0xc0>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	7ffa      	ldrb	r2, [r7, #31]
 8001064:	2101      	movs	r1, #1
 8001066:	fa01 f202 	lsl.w	r2, r1, r2
 800106a:	4611      	mov	r1, r2
 800106c:	4a21      	ldr	r2, [pc, #132]	; (80010f4 <StartKeyboardTask+0xc0>)
 800106e:	430b      	orrs	r3, r1
 8001070:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 8001072:	2001      	movs	r0, #1
 8001074:	f001 fbb0 	bl	80027d8 <HAL_Delay>
		  key_current_state |= ( ((KEY_GPIO_Port->IDR & 0x000000f0) >> 4) << (i * 4) );
 8001078:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <StartKeyboardTask+0xc0>)
 800107a:	691b      	ldr	r3, [r3, #16]
 800107c:	091b      	lsrs	r3, r3, #4
 800107e:	f003 020f 	and.w	r2, r3, #15
 8001082:	7ffb      	ldrb	r3, [r7, #31]
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4313      	orrs	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << (i + 16)); // clear row
 8001090:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <StartKeyboardTask+0xc0>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	7ffa      	ldrb	r2, [r7, #31]
 8001096:	3210      	adds	r2, #16
 8001098:	2101      	movs	r1, #1
 800109a:	fa01 f202 	lsl.w	r2, r1, r2
 800109e:	4611      	mov	r1, r2
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <StartKeyboardTask+0xc0>)
 80010a2:	430b      	orrs	r3, r1
 80010a4:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 80010a6:	2001      	movs	r0, #1
 80010a8:	f001 fb96 	bl	80027d8 <HAL_Delay>
	  for(i=0; i<4; i++)
 80010ac:	7ffb      	ldrb	r3, [r7, #31]
 80010ae:	3301      	adds	r3, #1
 80010b0:	77fb      	strb	r3, [r7, #31]
 80010b2:	7ffb      	ldrb	r3, [r7, #31]
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d9d2      	bls.n	800105e <StartKeyboardTask+0x2a>
	  }

	  for (i=0; i<16; i++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	77fb      	strb	r3, [r7, #31]
 80010bc:	e04b      	b.n	8001156 <StartKeyboardTask+0x122>
	  {
		  if (key_current_state & (1 << i))
 80010be:	7ffb      	ldrb	r3, [r7, #31]
 80010c0:	2201      	movs	r2, #1
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d013      	beq.n	80010f8 <StartKeyboardTask+0xc4>
		  {
			  if (key_previous_state & (1 << i))
 80010d0:	7ffb      	ldrb	r3, [r7, #31]
 80010d2:	2201      	movs	r2, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	461a      	mov	r2, r3
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	4013      	ands	r3, r2
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d01c      	beq.n	800111c <StartKeyboardTask+0xe8>
			  {
				  key_current_status |= (1 << i);
 80010e2:	7ffb      	ldrb	r3, [r7, #31]
 80010e4:	2201      	movs	r2, #1
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	461a      	mov	r2, r3
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	e013      	b.n	800111c <StartKeyboardTask+0xe8>
 80010f4:	58020c00 	.word	0x58020c00
			  }
		  }
		  else
		  {
			  if (!(key_previous_state & (1 << i)))
 80010f8:	7ffb      	ldrb	r3, [r7, #31]
 80010fa:	2201      	movs	r2, #1
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	461a      	mov	r2, r3
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	4013      	ands	r3, r2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d108      	bne.n	800111c <StartKeyboardTask+0xe8>
			  {
				  key_current_status &= ~(1 << i);
 800110a:	7ffb      	ldrb	r3, [r7, #31]
 800110c:	2201      	movs	r2, #1
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
			  }
		  }

		  if ( (key_current_status & (1 << i)) && (!(key_previous_status & (1 << i))) )
 800111c:	7ffb      	ldrb	r3, [r7, #31]
 800111e:	2201      	movs	r2, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	461a      	mov	r2, r3
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	4013      	ands	r3, r2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d010      	beq.n	8001150 <StartKeyboardTask+0x11c>
 800112e:	7ffb      	ldrb	r3, [r7, #31]
 8001130:	2201      	movs	r2, #1
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4013      	ands	r3, r2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d107      	bne.n	8001150 <StartKeyboardTask+0x11c>
		  {
			  key_event_status |= (1 << i);
 8001140:	7ffb      	ldrb	r3, [r7, #31]
 8001142:	2201      	movs	r2, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	461a      	mov	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	4313      	orrs	r3, r2
 800114e:	60bb      	str	r3, [r7, #8]
	  for (i=0; i<16; i++)
 8001150:	7ffb      	ldrb	r3, [r7, #31]
 8001152:	3301      	adds	r3, #1
 8001154:	77fb      	strb	r3, [r7, #31]
 8001156:	7ffb      	ldrb	r3, [r7, #31]
 8001158:	2b0f      	cmp	r3, #15
 800115a:	d9b0      	bls.n	80010be <StartKeyboardTask+0x8a>
		  }
	  }


	  key_previous_state = key_current_state;
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	617b      	str	r3, [r7, #20]

	  key_previous_status = key_current_status;
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	60fb      	str	r3, [r7, #12]

	  // defining button events

	  if (key_event_status & KEY_1)
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00c      	beq.n	8001188 <StartKeyboardTask+0x154>
	  {
		  key_event_status &= ~KEY_1;
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	f023 0301 	bic.w	r3, r3, #1
 8001174:	60bb      	str	r3, [r7, #8]

		  numObjects = 1;
 8001176:	4b86      	ldr	r3, [pc, #536]	; (8001390 <StartKeyboardTask+0x35c>)
 8001178:	2201      	movs	r2, #1
 800117a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800117c:	4b84      	ldr	r3, [pc, #528]	; (8001390 <StartKeyboardTask+0x35c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f000 fd4a 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_2)
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d00c      	beq.n	80011ac <StartKeyboardTask+0x178>
	  {
		  key_event_status &= ~KEY_2;
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	f023 0302 	bic.w	r3, r3, #2
 8001198:	60bb      	str	r3, [r7, #8]

		  numObjects = 2;
 800119a:	4b7d      	ldr	r3, [pc, #500]	; (8001390 <StartKeyboardTask+0x35c>)
 800119c:	2202      	movs	r2, #2
 800119e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011a0:	4b7b      	ldr	r3, [pc, #492]	; (8001390 <StartKeyboardTask+0x35c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fd38 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_3)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00c      	beq.n	80011d0 <StartKeyboardTask+0x19c>
	  {
		  key_event_status &= ~KEY_3;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	f023 0304 	bic.w	r3, r3, #4
 80011bc:	60bb      	str	r3, [r7, #8]

		  numObjects = 3;
 80011be:	4b74      	ldr	r3, [pc, #464]	; (8001390 <StartKeyboardTask+0x35c>)
 80011c0:	2203      	movs	r2, #3
 80011c2:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011c4:	4b72      	ldr	r3, [pc, #456]	; (8001390 <StartKeyboardTask+0x35c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fd26 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_4)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	f003 0310 	and.w	r3, r3, #16
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00c      	beq.n	80011f4 <StartKeyboardTask+0x1c0>
	  {
		  key_event_status &= ~KEY_4;
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	f023 0310 	bic.w	r3, r3, #16
 80011e0:	60bb      	str	r3, [r7, #8]

		  numObjects = 4;
 80011e2:	4b6b      	ldr	r3, [pc, #428]	; (8001390 <StartKeyboardTask+0x35c>)
 80011e4:	2204      	movs	r2, #4
 80011e6:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80011e8:	4b69      	ldr	r3, [pc, #420]	; (8001390 <StartKeyboardTask+0x35c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f000 fd14 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_5)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	f003 0320 	and.w	r3, r3, #32
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d00c      	beq.n	8001218 <StartKeyboardTask+0x1e4>
	  {
		  key_event_status &= ~KEY_5;
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	f023 0320 	bic.w	r3, r3, #32
 8001204:	60bb      	str	r3, [r7, #8]

		  numObjects = 5;
 8001206:	4b62      	ldr	r3, [pc, #392]	; (8001390 <StartKeyboardTask+0x35c>)
 8001208:	2205      	movs	r2, #5
 800120a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800120c:	4b60      	ldr	r3, [pc, #384]	; (8001390 <StartKeyboardTask+0x35c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fd02 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_6)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00c      	beq.n	800123c <StartKeyboardTask+0x208>
	  {
		  key_event_status &= ~KEY_6;
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001228:	60bb      	str	r3, [r7, #8]

		  numObjects = 6;
 800122a:	4b59      	ldr	r3, [pc, #356]	; (8001390 <StartKeyboardTask+0x35c>)
 800122c:	2206      	movs	r2, #6
 800122e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001230:	4b57      	ldr	r3, [pc, #348]	; (8001390 <StartKeyboardTask+0x35c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f000 fcf0 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_7)
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00c      	beq.n	8001260 <StartKeyboardTask+0x22c>
	  {
		  key_event_status &= ~KEY_7;
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800124c:	60bb      	str	r3, [r7, #8]

		  numObjects = 7;
 800124e:	4b50      	ldr	r3, [pc, #320]	; (8001390 <StartKeyboardTask+0x35c>)
 8001250:	2207      	movs	r2, #7
 8001252:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001254:	4b4e      	ldr	r3, [pc, #312]	; (8001390 <StartKeyboardTask+0x35c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fcde 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_8)
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001266:	2b00      	cmp	r3, #0
 8001268:	d00c      	beq.n	8001284 <StartKeyboardTask+0x250>
	  {
		  key_event_status &= ~KEY_8;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001270:	60bb      	str	r3, [r7, #8]

		  numObjects = 8;
 8001272:	4b47      	ldr	r3, [pc, #284]	; (8001390 <StartKeyboardTask+0x35c>)
 8001274:	2208      	movs	r2, #8
 8001276:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001278:	4b45      	ldr	r3, [pc, #276]	; (8001390 <StartKeyboardTask+0x35c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fccc 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_9)
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00c      	beq.n	80012a8 <StartKeyboardTask+0x274>
	  {
		  key_event_status &= ~KEY_9;
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001294:	60bb      	str	r3, [r7, #8]

		  numObjects = 9;
 8001296:	4b3e      	ldr	r3, [pc, #248]	; (8001390 <StartKeyboardTask+0x35c>)
 8001298:	2209      	movs	r2, #9
 800129a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800129c:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <StartKeyboardTask+0x35c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 fcba 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_0)
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d00c      	beq.n	80012cc <StartKeyboardTask+0x298>
	  {
		  key_event_status &= ~KEY_0;
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80012b8:	60bb      	str	r3, [r7, #8]

		  numObjects = 10;
 80012ba:	4b35      	ldr	r3, [pc, #212]	; (8001390 <StartKeyboardTask+0x35c>)
 80012bc:	220a      	movs	r2, #10
 80012be:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80012c0:	4b33      	ldr	r3, [pc, #204]	; (8001390 <StartKeyboardTask+0x35c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 fca8 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_A)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d00c      	beq.n	80012f0 <StartKeyboardTask+0x2bc>
	  {
		  key_event_status &= ~KEY_A;
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	f023 0308 	bic.w	r3, r3, #8
 80012dc:	60bb      	str	r3, [r7, #8]

		  numObjects = 11;
 80012de:	4b2c      	ldr	r3, [pc, #176]	; (8001390 <StartKeyboardTask+0x35c>)
 80012e0:	220b      	movs	r2, #11
 80012e2:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80012e4:	4b2a      	ldr	r3, [pc, #168]	; (8001390 <StartKeyboardTask+0x35c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fc96 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_B)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d00c      	beq.n	8001314 <StartKeyboardTask+0x2e0>
	  {
		  key_event_status &= ~KEY_B;
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001300:	60bb      	str	r3, [r7, #8]

		  numObjects = 12;
 8001302:	4b23      	ldr	r3, [pc, #140]	; (8001390 <StartKeyboardTask+0x35c>)
 8001304:	220c      	movs	r2, #12
 8001306:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001308:	4b21      	ldr	r3, [pc, #132]	; (8001390 <StartKeyboardTask+0x35c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f000 fc84 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  // C key

	  if (key_event_status & KEY_C)
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800131a:	2b00      	cmp	r3, #0
 800131c:	d00b      	beq.n	8001336 <StartKeyboardTask+0x302>
	  {
		  key_event_status &= ~KEY_C;
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001324:	60bb      	str	r3, [r7, #8]

		  Clear_Counter();
 8001326:	f000 fae7 	bl	80018f8 <Clear_Counter>
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800132a:	4b19      	ldr	r3, [pc, #100]	; (8001390 <StartKeyboardTask+0x35c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fc73 	bl	8001c1c <ShowNumberOnLCD>
	  }

	  // SRAT key

	  if (key_event_status & KEY_STAR)
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d016      	beq.n	800136e <StartKeyboardTask+0x33a>
	  {
		  key_event_status &= ~KEY_STAR;
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001346:	60bb      	str	r3, [r7, #8]

		  if (numObjects)
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <StartKeyboardTask+0x35c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d00e      	beq.n	800136e <StartKeyboardTask+0x33a>
		  {
				if(num_show_object_area < numObjects)
 8001350:	4b10      	ldr	r3, [pc, #64]	; (8001394 <StartKeyboardTask+0x360>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <StartKeyboardTask+0x35c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	d205      	bcs.n	8001368 <StartKeyboardTask+0x334>
				{
					num_show_object_area++;
 800135c:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <StartKeyboardTask+0x360>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3301      	adds	r3, #1
 8001362:	4a0c      	ldr	r2, [pc, #48]	; (8001394 <StartKeyboardTask+0x360>)
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	e002      	b.n	800136e <StartKeyboardTask+0x33a>
				}
				else
				{
					num_show_object_area = 1;
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <StartKeyboardTask+0x360>)
 800136a:	2201      	movs	r2, #1
 800136c:	601a      	str	r2, [r3, #0]
		  }
	  }

	  // GIRD key

	  if (key_event_status & KEY_GRID)
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d006      	beq.n	8001386 <StartKeyboardTask+0x352>
	  {
		  key_event_status &= ~KEY_GRID;
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800137e:	60bb      	str	r3, [r7, #8]

		  num_show_object_area = 0;
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <StartKeyboardTask+0x360>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
	  }

	  osDelay(100);
 8001386:	2064      	movs	r0, #100	; 0x64
 8001388:	f009 fe35 	bl	800aff6 <osDelay>
	  key_current_state = 0;
 800138c:	e662      	b.n	8001054 <StartKeyboardTask+0x20>
 800138e:	bf00      	nop
 8001390:	20000110 	.word	0x20000110
 8001394:	20000118 	.word	0x20000118

08001398 <StartContainerDetectTask>:
  * @brief  Function implementing the LCD Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartContainerDetectTask(void *argument)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	static uint8_t previous_state = 1, event_state = 0;

	/* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 80013a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013a4:	4810      	ldr	r0, [pc, #64]	; (80013e8 <StartContainerDetectTask+0x50>)
 80013a6:	f004 fb91 	bl	8005acc <HAL_GPIO_ReadPin>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d006      	beq.n	80013be <StartContainerDetectTask+0x26>
	  {
		  previous_state = 1;
 80013b0:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <StartContainerDetectTask+0x54>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	701a      	strb	r2, [r3, #0]
		  event_state = 0;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <StartContainerDetectTask+0x58>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e00f      	b.n	80013de <StartContainerDetectTask+0x46>
	  }
	  else
	  {
			if (!previous_state)
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <StartContainerDetectTask+0x54>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d108      	bne.n	80013d8 <StartContainerDetectTask+0x40>
			{
				if(!event_state)
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <StartContainerDetectTask+0x58>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d104      	bne.n	80013d8 <StartContainerDetectTask+0x40>
				{
					event_state = 1;
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <StartContainerDetectTask+0x58>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	701a      	strb	r2, [r3, #0]

					Clear_Counter();
 80013d4:	f000 fa90 	bl	80018f8 <Clear_Counter>
				}
			}

			previous_state = 0;
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <StartContainerDetectTask+0x54>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(100);
 80013de:	2064      	movs	r0, #100	; 0x64
 80013e0:	f009 fe09 	bl	800aff6 <osDelay>
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 80013e4:	e7dc      	b.n	80013a0 <StartContainerDetectTask+0x8>
 80013e6:	bf00      	nop
 80013e8:	58021000 	.word	0x58021000
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000128 	.word	0x20000128
 80013f4:	00000000 	.word	0x00000000

080013f8 <StartScanerTask>:
  * @brief  Function implementing the Scaner Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartScanerTask(void *argument)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	uint32_t j, p, i;

	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny | osFlagsNoClear, osWaitForever);
 8001400:	4ba5      	ldr	r3, [pc, #660]	; (8001698 <StartScanerTask+0x2a0>)
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
 8001408:	2202      	movs	r2, #2
 800140a:	2102      	movs	r1, #2
 800140c:	f009 fee5 	bl	800b1da <osEventFlagsWait>

	  	NumObjectsInCurrentLine = 0;
 8001410:	4ba2      	ldr	r3, [pc, #648]	; (800169c <StartScanerTask+0x2a4>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
	  	lastbit = 0;
 8001416:	4ba2      	ldr	r3, [pc, #648]	; (80016a0 <StartScanerTask+0x2a8>)
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]

	  	for (j = 0; j < LINE_SIZE; j++)
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	e0e9      	b.n	80015f6 <StartScanerTask+0x1fe>
	  	{
	  		if(BufferCOMP2[j + LINE_DUMMY] & COMP_SR_C1VAL)
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3314      	adds	r3, #20
 8001426:	4a9f      	ldr	r2, [pc, #636]	; (80016a4 <StartScanerTask+0x2ac>)
 8001428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d008      	beq.n	8001446 <StartScanerTask+0x4e>
	  		{
	  			current_line[j] = 0;
 8001434:	4a9c      	ldr	r2, [pc, #624]	; (80016a8 <StartScanerTask+0x2b0>)
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	4413      	add	r3, r2
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
	  			lastbit = 0;
 800143e:	4b98      	ldr	r3, [pc, #608]	; (80016a0 <StartScanerTask+0x2a8>)
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	e0cb      	b.n	80015de <StartScanerTask+0x1e6>
	  		}
	  		else
	  		{
	  			if(!lastbit)
 8001446:	4b96      	ldr	r3, [pc, #600]	; (80016a0 <StartScanerTask+0x2a8>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d119      	bne.n	8001482 <StartScanerTask+0x8a>
	  			{
	  				NumObjectsInCurrentLine++;
 800144e:	4b93      	ldr	r3, [pc, #588]	; (800169c <StartScanerTask+0x2a4>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b91      	ldr	r3, [pc, #580]	; (800169c <StartScanerTask+0x2a4>)
 8001458:	701a      	strb	r2, [r3, #0]

	  				p_objects_current_line[NumObjectsInCurrentLine-1] = &objects_current_line[NumObjectsInCurrentLine-1];
 800145a:	4b90      	ldr	r3, [pc, #576]	; (800169c <StartScanerTask+0x2a4>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	1e5a      	subs	r2, r3, #1
 8001460:	4b8e      	ldr	r3, [pc, #568]	; (800169c <StartScanerTask+0x2a4>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	3b01      	subs	r3, #1
 8001466:	0092      	lsls	r2, r2, #2
 8001468:	4990      	ldr	r1, [pc, #576]	; (80016ac <StartScanerTask+0x2b4>)
 800146a:	440a      	add	r2, r1
 800146c:	4990      	ldr	r1, [pc, #576]	; (80016b0 <StartScanerTask+0x2b8>)
 800146e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  				p_objects_current_line[NumObjectsInCurrentLine-1]->area = 0;
 8001472:	4b8a      	ldr	r3, [pc, #552]	; (800169c <StartScanerTask+0x2a4>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	3b01      	subs	r3, #1
 8001478:	4a8d      	ldr	r2, [pc, #564]	; (80016b0 <StartScanerTask+0x2b8>)
 800147a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800147e:	2200      	movs	r2, #0
 8001480:	801a      	strh	r2, [r3, #0]
	  			}

	  			current_line[j] = NumObjectsInCurrentLine;
 8001482:	4b86      	ldr	r3, [pc, #536]	; (800169c <StartScanerTask+0x2a4>)
 8001484:	7819      	ldrb	r1, [r3, #0]
 8001486:	4a88      	ldr	r2, [pc, #544]	; (80016a8 <StartScanerTask+0x2b0>)
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	4413      	add	r3, r2
 800148c:	460a      	mov	r2, r1
 800148e:	701a      	strb	r2, [r3, #0]
	  			p_objects_current_line[NumObjectsInCurrentLine-1]->area++;
 8001490:	4b82      	ldr	r3, [pc, #520]	; (800169c <StartScanerTask+0x2a4>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	3b01      	subs	r3, #1
 8001496:	4a86      	ldr	r2, [pc, #536]	; (80016b0 <StartScanerTask+0x2b8>)
 8001498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149c:	881a      	ldrh	r2, [r3, #0]
 800149e:	3201      	adds	r2, #1
 80014a0:	b292      	uxth	r2, r2
 80014a2:	801a      	strh	r2, [r3, #0]
	  			lastbit = 1;
 80014a4:	4b7e      	ldr	r3, [pc, #504]	; (80016a0 <StartScanerTask+0x2a8>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]

	  			if(last_line[j])
 80014aa:	4a82      	ldr	r2, [pc, #520]	; (80016b4 <StartScanerTask+0x2bc>)
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	4413      	add	r3, r2
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f000 8093 	beq.w	80015de <StartScanerTask+0x1e6>
	  			{
	  				p_objects_last_line[last_line[j]-1]->cont = 1;
 80014b8:	4a7e      	ldr	r2, [pc, #504]	; (80016b4 <StartScanerTask+0x2bc>)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	4413      	add	r3, r2
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	3b01      	subs	r3, #1
 80014c2:	4a7d      	ldr	r2, [pc, #500]	; (80016b8 <StartScanerTask+0x2c0>)
 80014c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c8:	2201      	movs	r2, #1
 80014ca:	709a      	strb	r2, [r3, #2]

	  				if (!p_objects_last_line[last_line[j]-1]->sl)
 80014cc:	4a79      	ldr	r2, [pc, #484]	; (80016b4 <StartScanerTask+0x2bc>)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	4a78      	ldr	r2, [pc, #480]	; (80016b8 <StartScanerTask+0x2c0>)
 80014d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014dc:	78db      	ldrb	r3, [r3, #3]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d12a      	bne.n	8001538 <StartScanerTask+0x140>
	  				{
	  					p_objects_last_line[last_line[j]-1]->sl = current_line[j];
 80014e2:	4a74      	ldr	r2, [pc, #464]	; (80016b4 <StartScanerTask+0x2bc>)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	4413      	add	r3, r2
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	4a72      	ldr	r2, [pc, #456]	; (80016b8 <StartScanerTask+0x2c0>)
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	496d      	ldr	r1, [pc, #436]	; (80016a8 <StartScanerTask+0x2b0>)
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	440a      	add	r2, r1
 80014f8:	7812      	ldrb	r2, [r2, #0]
 80014fa:	70da      	strb	r2, [r3, #3]
	  					p_objects_current_line[current_line[j]-1]->area += p_objects_last_line[last_line[j]-1]->area;
 80014fc:	4a6a      	ldr	r2, [pc, #424]	; (80016a8 <StartScanerTask+0x2b0>)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	4413      	add	r3, r2
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	3b01      	subs	r3, #1
 8001506:	4a6a      	ldr	r2, [pc, #424]	; (80016b0 <StartScanerTask+0x2b8>)
 8001508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150c:	8819      	ldrh	r1, [r3, #0]
 800150e:	4a69      	ldr	r2, [pc, #420]	; (80016b4 <StartScanerTask+0x2bc>)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	4413      	add	r3, r2
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	3b01      	subs	r3, #1
 8001518:	4a67      	ldr	r2, [pc, #412]	; (80016b8 <StartScanerTask+0x2c0>)
 800151a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151e:	881a      	ldrh	r2, [r3, #0]
 8001520:	4861      	ldr	r0, [pc, #388]	; (80016a8 <StartScanerTask+0x2b0>)
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	4403      	add	r3, r0
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3b01      	subs	r3, #1
 800152a:	4861      	ldr	r0, [pc, #388]	; (80016b0 <StartScanerTask+0x2b8>)
 800152c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001530:	440a      	add	r2, r1
 8001532:	b292      	uxth	r2, r2
 8001534:	801a      	strh	r2, [r3, #0]
 8001536:	e052      	b.n	80015de <StartScanerTask+0x1e6>
	  				}
	  				else
	  				{
	  					if (p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1] != p_objects_current_line[current_line[j]-1])
 8001538:	4a5e      	ldr	r2, [pc, #376]	; (80016b4 <StartScanerTask+0x2bc>)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	4413      	add	r3, r2
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	3b01      	subs	r3, #1
 8001542:	4a5d      	ldr	r2, [pc, #372]	; (80016b8 <StartScanerTask+0x2c0>)
 8001544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001548:	78db      	ldrb	r3, [r3, #3]
 800154a:	3b01      	subs	r3, #1
 800154c:	4a58      	ldr	r2, [pc, #352]	; (80016b0 <StartScanerTask+0x2b8>)
 800154e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001552:	4955      	ldr	r1, [pc, #340]	; (80016a8 <StartScanerTask+0x2b0>)
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	440b      	add	r3, r1
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	3b01      	subs	r3, #1
 800155c:	4954      	ldr	r1, [pc, #336]	; (80016b0 <StartScanerTask+0x2b8>)
 800155e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001562:	429a      	cmp	r2, r3
 8001564:	d03b      	beq.n	80015de <StartScanerTask+0x1e6>
	  					{
	  						p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl-1]->area += p_objects_current_line[current_line[j]-1]->area;
 8001566:	4a53      	ldr	r2, [pc, #332]	; (80016b4 <StartScanerTask+0x2bc>)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	4413      	add	r3, r2
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	3b01      	subs	r3, #1
 8001570:	4a51      	ldr	r2, [pc, #324]	; (80016b8 <StartScanerTask+0x2c0>)
 8001572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001576:	78db      	ldrb	r3, [r3, #3]
 8001578:	3b01      	subs	r3, #1
 800157a:	4a4d      	ldr	r2, [pc, #308]	; (80016b0 <StartScanerTask+0x2b8>)
 800157c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001580:	8819      	ldrh	r1, [r3, #0]
 8001582:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <StartScanerTask+0x2b0>)
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	4413      	add	r3, r2
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	3b01      	subs	r3, #1
 800158c:	4a48      	ldr	r2, [pc, #288]	; (80016b0 <StartScanerTask+0x2b8>)
 800158e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001592:	881a      	ldrh	r2, [r3, #0]
 8001594:	4847      	ldr	r0, [pc, #284]	; (80016b4 <StartScanerTask+0x2bc>)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	4403      	add	r3, r0
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	3b01      	subs	r3, #1
 800159e:	4846      	ldr	r0, [pc, #280]	; (80016b8 <StartScanerTask+0x2c0>)
 80015a0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015a4:	78db      	ldrb	r3, [r3, #3]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	4841      	ldr	r0, [pc, #260]	; (80016b0 <StartScanerTask+0x2b8>)
 80015aa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015ae:	440a      	add	r2, r1
 80015b0:	b292      	uxth	r2, r2
 80015b2:	801a      	strh	r2, [r3, #0]

	  						p_objects_current_line[current_line[j]-1] = p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1];
 80015b4:	4a3f      	ldr	r2, [pc, #252]	; (80016b4 <StartScanerTask+0x2bc>)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	4413      	add	r3, r2
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	3b01      	subs	r3, #1
 80015be:	4a3e      	ldr	r2, [pc, #248]	; (80016b8 <StartScanerTask+0x2c0>)
 80015c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c4:	78db      	ldrb	r3, [r3, #3]
 80015c6:	1e5a      	subs	r2, r3, #1
 80015c8:	4937      	ldr	r1, [pc, #220]	; (80016a8 <StartScanerTask+0x2b0>)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	440b      	add	r3, r1
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	4937      	ldr	r1, [pc, #220]	; (80016b0 <StartScanerTask+0x2b8>)
 80015d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80015d8:	4935      	ldr	r1, [pc, #212]	; (80016b0 <StartScanerTask+0x2b8>)
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  			}
	  		}

	  		//  ???    ? ?   ?  ??? ?? 

	  		last_line[j] = current_line[j];
 80015de:	4a32      	ldr	r2, [pc, #200]	; (80016a8 <StartScanerTask+0x2b0>)
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	4413      	add	r3, r2
 80015e4:	7819      	ldrb	r1, [r3, #0]
 80015e6:	4a33      	ldr	r2, [pc, #204]	; (80016b4 <StartScanerTask+0x2bc>)
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	4413      	add	r3, r2
 80015ec:	460a      	mov	r2, r1
 80015ee:	701a      	strb	r2, [r3, #0]
	  	for (j = 0; j < LINE_SIZE; j++)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	3301      	adds	r3, #1
 80015f4:	617b      	str	r3, [r7, #20]
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80015fc:	f4ff af11 	bcc.w	8001422 <StartScanerTask+0x2a>
	  	}

	  	// ? ?  ??    

	  	for (j=0; j < NumObjectsInLastLine; j++)
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e115      	b.n	8001832 <StartScanerTask+0x43a>
	  	{
	  		if (!p_objects_last_line[j]->cont)
 8001606:	4a2c      	ldr	r2, [pc, #176]	; (80016b8 <StartScanerTask+0x2c0>)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160e:	789b      	ldrb	r3, [r3, #2]
 8001610:	2b00      	cmp	r3, #0
 8001612:	f040 810b 	bne.w	800182c <StartScanerTask+0x434>
	  		{
	  			if(numObjects == 1000)
 8001616:	4b29      	ldr	r3, [pc, #164]	; (80016bc <StartScanerTask+0x2c4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800161e:	d102      	bne.n	8001626 <StartScanerTask+0x22e>
	  			{
	  				numObjects = 0;
 8001620:	4b26      	ldr	r3, [pc, #152]	; (80016bc <StartScanerTask+0x2c4>)
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
	  			}

	  			if (numObjects == 10)
 8001626:	4b25      	ldr	r3, [pc, #148]	; (80016bc <StartScanerTask+0x2c4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b0a      	cmp	r3, #10
 800162c:	d15e      	bne.n	80016ec <StartScanerTask+0x2f4>
	  			{
	  				for (i=0;i<10;i++)
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	e00c      	b.n	800164e <StartScanerTask+0x256>
	  				{
	  					max_area += Objects_area[i];
 8001634:	4a22      	ldr	r2, [pc, #136]	; (80016c0 <StartScanerTask+0x2c8>)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800163c:	461a      	mov	r2, r3
 800163e:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <StartScanerTask+0x2cc>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4413      	add	r3, r2
 8001644:	4a1f      	ldr	r2, [pc, #124]	; (80016c4 <StartScanerTask+0x2cc>)
 8001646:	6013      	str	r3, [r2, #0]
	  				for (i=0;i<10;i++)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3301      	adds	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2b09      	cmp	r3, #9
 8001652:	d9ef      	bls.n	8001634 <StartScanerTask+0x23c>
	  				}
	  				max_area /=10;
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <StartScanerTask+0x2cc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a1b      	ldr	r2, [pc, #108]	; (80016c8 <StartScanerTask+0x2d0>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	08db      	lsrs	r3, r3, #3
 8001660:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <StartScanerTask+0x2cc>)
 8001662:	6013      	str	r3, [r2, #0]

	  				if(max_area < 70)
 8001664:	4b17      	ldr	r3, [pc, #92]	; (80016c4 <StartScanerTask+0x2cc>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b45      	cmp	r3, #69	; 0x45
 800166a:	d82f      	bhi.n	80016cc <StartScanerTask+0x2d4>
	  				{
	  					max_area *=2.4;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <StartScanerTask+0x2cc>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	ee07 3a90 	vmov	s15, r3
 8001674:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001678:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8001690 <StartScanerTask+0x298>
 800167c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001680:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001684:	ee17 2a90 	vmov	r2, s15
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <StartScanerTask+0x2cc>)
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	e02e      	b.n	80016ec <StartScanerTask+0x2f4>
 800168e:	bf00      	nop
 8001690:	33333333 	.word	0x33333333
 8001694:	40033333 	.word	0x40033333
 8001698:	20000104 	.word	0x20000104
 800169c:	20000114 	.word	0x20000114
 80016a0:	20000115 	.word	0x20000115
 80016a4:	2000d24c 	.word	0x2000d24c
 80016a8:	2001029c 	.word	0x2001029c
 80016ac:	2000ea9c 	.word	0x2000ea9c
 80016b0:	2000a6d4 	.word	0x2000a6d4
 80016b4:	20009440 	.word	0x20009440
 80016b8:	20009a44 	.word	0x20009a44
 80016bc:	20000110 	.word	0x20000110
 80016c0:	20010a10 	.word	0x20010a10
 80016c4:	2000011c 	.word	0x2000011c
 80016c8:	cccccccd 	.word	0xcccccccd
	  				}
	  				else
	  				{
	  					max_area *=1.95;
 80016cc:	4b7c      	ldr	r3, [pc, #496]	; (80018c0 <StartScanerTask+0x4c8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	ee07 3a90 	vmov	s15, r3
 80016d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80016d8:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80018b8 <StartScanerTask+0x4c0>
 80016dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016e0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80016e4:	ee17 2a90 	vmov	r2, s15
 80016e8:	4b75      	ldr	r3, [pc, #468]	; (80018c0 <StartScanerTask+0x4c8>)
 80016ea:	601a      	str	r2, [r3, #0]
	  				}
	  			}

	  			if(p_objects_last_line[j]->area < 2000)
 80016ec:	4a75      	ldr	r2, [pc, #468]	; (80018c4 <StartScanerTask+0x4cc>)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f4:	881b      	ldrh	r3, [r3, #0]
 80016f6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016fa:	f080 8091 	bcs.w	8001820 <StartScanerTask+0x428>
	  			{
	  				if (max_area)
 80016fe:	4b70      	ldr	r3, [pc, #448]	; (80018c0 <StartScanerTask+0x4c8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d03f      	beq.n	8001786 <StartScanerTask+0x38e>
	  				{
	  					while (p_objects_last_line[j]->area)
 8001706:	e036      	b.n	8001776 <StartScanerTask+0x37e>
	  					{
	  						if (p_objects_last_line[j]->area > max_area)
 8001708:	4a6e      	ldr	r2, [pc, #440]	; (80018c4 <StartScanerTask+0x4cc>)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	4b6a      	ldr	r3, [pc, #424]	; (80018c0 <StartScanerTask+0x4c8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	429a      	cmp	r2, r3
 800171a:	d917      	bls.n	800174c <StartScanerTask+0x354>
	  						{
	  							Objects_area[numObjects] = max_area;
 800171c:	4b68      	ldr	r3, [pc, #416]	; (80018c0 <StartScanerTask+0x4c8>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b69      	ldr	r3, [pc, #420]	; (80018c8 <StartScanerTask+0x4d0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	b291      	uxth	r1, r2
 8001726:	4a69      	ldr	r2, [pc, #420]	; (80018cc <StartScanerTask+0x4d4>)
 8001728:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area -= max_area;
 800172c:	4a65      	ldr	r2, [pc, #404]	; (80018c4 <StartScanerTask+0x4cc>)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001734:	8819      	ldrh	r1, [r3, #0]
 8001736:	4b62      	ldr	r3, [pc, #392]	; (80018c0 <StartScanerTask+0x4c8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	b29a      	uxth	r2, r3
 800173c:	4861      	ldr	r0, [pc, #388]	; (80018c4 <StartScanerTask+0x4cc>)
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001744:	1a8a      	subs	r2, r1, r2
 8001746:	b292      	uxth	r2, r2
 8001748:	801a      	strh	r2, [r3, #0]
 800174a:	e00f      	b.n	800176c <StartScanerTask+0x374>
	  						}
	  						else
	  						{
	  							Objects_area[numObjects] = p_objects_last_line[j]->area;
 800174c:	4a5d      	ldr	r2, [pc, #372]	; (80018c4 <StartScanerTask+0x4cc>)
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001754:	4b5c      	ldr	r3, [pc, #368]	; (80018c8 <StartScanerTask+0x4d0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	8811      	ldrh	r1, [r2, #0]
 800175a:	4a5c      	ldr	r2, [pc, #368]	; (80018cc <StartScanerTask+0x4d4>)
 800175c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area = 0;
 8001760:	4a58      	ldr	r2, [pc, #352]	; (80018c4 <StartScanerTask+0x4cc>)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001768:	2200      	movs	r2, #0
 800176a:	801a      	strh	r2, [r3, #0]
	  						}
	  						numObjects++;
 800176c:	4b56      	ldr	r3, [pc, #344]	; (80018c8 <StartScanerTask+0x4d0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	4a55      	ldr	r2, [pc, #340]	; (80018c8 <StartScanerTask+0x4d0>)
 8001774:	6013      	str	r3, [r2, #0]
	  					while (p_objects_last_line[j]->area)
 8001776:	4a53      	ldr	r2, [pc, #332]	; (80018c4 <StartScanerTask+0x4cc>)
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1c1      	bne.n	8001708 <StartScanerTask+0x310>
 8001784:	e00e      	b.n	80017a4 <StartScanerTask+0x3ac>
	  					}
	  				}
	  				else
	  				{
	  					Objects_area[numObjects] = p_objects_last_line[j]->area;
 8001786:	4a4f      	ldr	r2, [pc, #316]	; (80018c4 <StartScanerTask+0x4cc>)
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800178e:	4b4e      	ldr	r3, [pc, #312]	; (80018c8 <StartScanerTask+0x4d0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	8811      	ldrh	r1, [r2, #0]
 8001794:	4a4d      	ldr	r2, [pc, #308]	; (80018cc <StartScanerTask+0x4d4>)
 8001796:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  					numObjects++;
 800179a:	4b4b      	ldr	r3, [pc, #300]	; (80018c8 <StartScanerTask+0x4d0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	4a49      	ldr	r2, [pc, #292]	; (80018c8 <StartScanerTask+0x4d0>)
 80017a2:	6013      	str	r3, [r2, #0]
	  				}

	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 80017a4:	2301      	movs	r3, #1
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	e00b      	b.n	80017c2 <StartScanerTask+0x3ca>
	  				{
	  					pices_time[p-1] = pices_time[p];
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	4948      	ldr	r1, [pc, #288]	; (80018d0 <StartScanerTask+0x4d8>)
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80017b6:	4946      	ldr	r1, [pc, #280]	; (80018d0 <StartScanerTask+0x4d8>)
 80017b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	3301      	adds	r3, #1
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b07      	cmp	r3, #7
 80017c6:	d9f0      	bls.n	80017aa <StartScanerTask+0x3b2>
	  				}

	  				pices_time[NUM_PICES_PERIOD - 1]  = system_time;
 80017c8:	4b42      	ldr	r3, [pc, #264]	; (80018d4 <StartScanerTask+0x4dc>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a40      	ldr	r2, [pc, #256]	; (80018d0 <StartScanerTask+0x4d8>)
 80017ce:	61d3      	str	r3, [r2, #28]

	  				if (numObjects > (NUM_PICES_PERIOD - 1))
 80017d0:	4b3d      	ldr	r3, [pc, #244]	; (80018c8 <StartScanerTask+0x4d0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b07      	cmp	r3, #7
 80017d6:	d929      	bls.n	800182c <StartScanerTask+0x434>
	  				{
	  					pice_period = (pices_time[NUM_PICES_PERIOD - 1] - pices_time[0]) / NUM_PICES_PERIOD;
 80017d8:	4b3d      	ldr	r3, [pc, #244]	; (80018d0 <StartScanerTask+0x4d8>)
 80017da:	69da      	ldr	r2, [r3, #28]
 80017dc:	4b3c      	ldr	r3, [pc, #240]	; (80018d0 <StartScanerTask+0x4d8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	08db      	lsrs	r3, r3, #3
 80017e4:	4a3c      	ldr	r2, [pc, #240]	; (80018d8 <StartScanerTask+0x4e0>)
 80017e6:	6013      	str	r3, [r2, #0]
	  					if (pice_period < MIN_PICE_PERIOD)
 80017e8:	4b3b      	ldr	r3, [pc, #236]	; (80018d8 <StartScanerTask+0x4e0>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b1d      	cmp	r3, #29
 80017ee:	d81d      	bhi.n	800182c <StartScanerTask+0x434>
	  					{
	  						if (counter_num_extra_count < 5)
 80017f0:	4b3a      	ldr	r3, [pc, #232]	; (80018dc <StartScanerTask+0x4e4>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d819      	bhi.n	800182c <StartScanerTask+0x434>
	  						{
	  							counter_num_extra_count++;
 80017f8:	4b38      	ldr	r3, [pc, #224]	; (80018dc <StartScanerTask+0x4e4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	4a37      	ldr	r2, [pc, #220]	; (80018dc <StartScanerTask+0x4e4>)
 8001800:	6013      	str	r3, [r2, #0]
	  							//ShowNumExtraCountOnLeds(counter_num_extra_count);

	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	e007      	b.n	8001818 <StartScanerTask+0x420>
	  							{
	  								pices_time[p] = 0;
 8001808:	4a31      	ldr	r2, [pc, #196]	; (80018d0 <StartScanerTask+0x4d8>)
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	2100      	movs	r1, #0
 800180e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	3301      	adds	r3, #1
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	2b07      	cmp	r3, #7
 800181c:	d9f4      	bls.n	8001808 <StartScanerTask+0x410>
 800181e:	e005      	b.n	800182c <StartScanerTask+0x434>
	  				}

	  			}
	  			else
	  			{
	  				osEventFlagsSet(event_group_1_id, ERROR_COUNT_OBJECTS);
 8001820:	4b2f      	ldr	r3, [pc, #188]	; (80018e0 <StartScanerTask+0x4e8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2108      	movs	r1, #8
 8001826:	4618      	mov	r0, r3
 8001828:	f009 fc40 	bl	800b0ac <osEventFlagsSet>
	  	for (j=0; j < NumObjectsInLastLine; j++)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3301      	adds	r3, #1
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	4b2c      	ldr	r3, [pc, #176]	; (80018e4 <StartScanerTask+0x4ec>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	461a      	mov	r2, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	4293      	cmp	r3, r2
 800183c:	f4ff aee3 	bcc.w	8001606 <StartScanerTask+0x20e>
	  		}
	  	}

	  	// ?     

	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	e025      	b.n	8001892 <StartScanerTask+0x49a>
	  	{
	  		p_objects_last_line[j] = &objects_last_line[0] + (p_objects_current_line[j] - &objects_current_line[0]);
 8001846:	4a28      	ldr	r2, [pc, #160]	; (80018e8 <StartScanerTask+0x4f0>)
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184e:	4a27      	ldr	r2, [pc, #156]	; (80018ec <StartScanerTask+0x4f4>)
 8001850:	1a9b      	subs	r3, r3, r2
 8001852:	461a      	mov	r2, r3
 8001854:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <StartScanerTask+0x4f8>)
 8001856:	441a      	add	r2, r3
 8001858:	491a      	ldr	r1, [pc, #104]	; (80018c4 <StartScanerTask+0x4cc>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  		p_objects_last_line[j]->area = p_objects_current_line[j]->area;
 8001860:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <StartScanerTask+0x4f0>)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001868:	4916      	ldr	r1, [pc, #88]	; (80018c4 <StartScanerTask+0x4cc>)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001870:	8812      	ldrh	r2, [r2, #0]
 8001872:	801a      	strh	r2, [r3, #0]
	  		p_objects_last_line[j]->cont = 0;
 8001874:	4a13      	ldr	r2, [pc, #76]	; (80018c4 <StartScanerTask+0x4cc>)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187c:	2200      	movs	r2, #0
 800187e:	709a      	strb	r2, [r3, #2]
	  		p_objects_last_line[j]->sl = 0;
 8001880:	4a10      	ldr	r2, [pc, #64]	; (80018c4 <StartScanerTask+0x4cc>)
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001888:	2200      	movs	r2, #0
 800188a:	70da      	strb	r2, [r3, #3]
	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	3301      	adds	r3, #1
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <StartScanerTask+0x4fc>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	4293      	cmp	r3, r2
 800189c:	d3d3      	bcc.n	8001846 <StartScanerTask+0x44e>
	  	}

	  	NumObjectsInLastLine = NumObjectsInCurrentLine;
 800189e:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <StartScanerTask+0x4fc>)
 80018a0:	781a      	ldrb	r2, [r3, #0]
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <StartScanerTask+0x4ec>)
 80018a4:	701a      	strb	r2, [r3, #0]

	  	// ?    ?

	  	osEventFlagsClear(event_group_1_id, FLAG_REQUEST_SCANER);
 80018a6:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <StartScanerTask+0x4e8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2102      	movs	r1, #2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f009 fc41 	bl	800b134 <osEventFlagsClear>
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny | osFlagsNoClear, osWaitForever);
 80018b2:	e5a5      	b.n	8001400 <StartScanerTask+0x8>
 80018b4:	f3af 8000 	nop.w
 80018b8:	33333333 	.word	0x33333333
 80018bc:	3fff3333 	.word	0x3fff3333
 80018c0:	2000011c 	.word	0x2000011c
 80018c4:	20009a44 	.word	0x20009a44
 80018c8:	20000110 	.word	0x20000110
 80018cc:	20010a10 	.word	0x20010a10
 80018d0:	2000cb70 	.word	0x2000cb70
 80018d4:	20000120 	.word	0x20000120
 80018d8:	20000124 	.word	0x20000124
 80018dc:	2000010c 	.word	0x2000010c
 80018e0:	20000104 	.word	0x20000104
 80018e4:	20000108 	.word	0x20000108
 80018e8:	2000a6d4 	.word	0x2000a6d4
 80018ec:	2000ea9c 	.word	0x2000ea9c
 80018f0:	2000f69c 	.word	0x2000f69c
 80018f4:	20000114 	.word	0x20000114

080018f8 <Clear_Counter>:
/*
 * *************** General Purpose Functions ***************
 */

void Clear_Counter (void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
	uint8_t p;

	counter_num_extra_count = 0;
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <Clear_Counter+0x50>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
	numObjects = 0;
 8001904:	4b11      	ldr	r3, [pc, #68]	; (800194c <Clear_Counter+0x54>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
	num_show_object_area = 0;
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <Clear_Counter+0x58>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
	max_area = 0;
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <Clear_Counter+0x5c>)
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]

	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001916:	2300      	movs	r3, #0
 8001918:	71fb      	strb	r3, [r7, #7]
 800191a:	e007      	b.n	800192c <Clear_Counter+0x34>
	{
		pices_time[p] = 0;
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <Clear_Counter+0x60>)
 8001920:	2100      	movs	r1, #0
 8001922:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	3301      	adds	r3, #1
 800192a:	71fb      	strb	r3, [r7, #7]
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	2b07      	cmp	r3, #7
 8001930:	d9f4      	bls.n	800191c <Clear_Counter+0x24>
	}

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <Clear_Counter+0x64>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2101      	movs	r1, #1
 8001938:	4618      	mov	r0, r3
 800193a:	f009 fbb7 	bl	800b0ac <osEventFlagsSet>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	2000010c 	.word	0x2000010c
 800194c:	20000110 	.word	0x20000110
 8001950:	20000118 	.word	0x20000118
 8001954:	2000011c 	.word	0x2000011c
 8001958:	2000cb70 	.word	0x2000cb70
 800195c:	20000104 	.word	0x20000104

08001960 <TuningLCD>:
/*
 * Tuning LCD
 */

void TuningLCD (void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	//4-bit Initialization:

	HAL_Delay(40);
 8001964:	2028      	movs	r0, #40	; 0x28
 8001966:	f000 ff37 	bl	80027d8 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 800196a:	4b26      	ldr	r3, [pc, #152]	; (8001a04 <TuningLCD+0xa4>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	4a25      	ldr	r2, [pc, #148]	; (8001a04 <TuningLCD+0xa4>)
 8001970:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001974:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x03 << 3); // write 0x03
 8001976:	4b23      	ldr	r3, [pc, #140]	; (8001a04 <TuningLCD+0xa4>)
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	4a22      	ldr	r2, [pc, #136]	; (8001a04 <TuningLCD+0xa4>)
 800197c:	f043 0318 	orr.w	r3, r3, #24
 8001980:	6153      	str	r3, [r2, #20]
	HAL_Delay(5);
 8001982:	2005      	movs	r0, #5
 8001984:	f000 ff28 	bl	80027d8 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up
 8001988:	f000 f8ca 	bl	8001b20 <Nybble>
	HAL_Delay(1);
 800198c:	2001      	movs	r0, #1
 800198e:	f000 ff23 	bl	80027d8 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #2
 8001992:	f000 f8c5 	bl	8001b20 <Nybble>
	HAL_Delay(1);
 8001996:	2001      	movs	r0, #1
 8001998:	f000 ff1e 	bl	80027d8 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #3
 800199c:	f000 f8c0 	bl	8001b20 <Nybble>
	HAL_Delay(10); 		//can check busy flag now instead of delay
 80019a0:	200a      	movs	r0, #10
 80019a2:	f000 ff19 	bl	80027d8 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <TuningLCD+0xa4>)
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	4a16      	ldr	r2, [pc, #88]	; (8001a04 <TuningLCD+0xa4>)
 80019ac:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80019b0:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x02 << 3); // write 0x02
 80019b2:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <TuningLCD+0xa4>)
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	4a13      	ldr	r2, [pc, #76]	; (8001a04 <TuningLCD+0xa4>)
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 ff0a 	bl	80027d8 <HAL_Delay>
	Nybble(); 			//Function set: 4-bit interface
 80019c4:	f000 f8ac 	bl	8001b20 <Nybble>
	HAL_Delay(1); 		//can check busy flag now instead of delay
 80019c8:	2001      	movs	r0, #1
 80019ca:	f000 ff05 	bl	80027d8 <HAL_Delay>
	CommandLCD(0x28); 	//Function set: 4-bit/2-line
 80019ce:	2028      	movs	r0, #40	; 0x28
 80019d0:	f000 f81a 	bl	8001a08 <CommandLCD>
	HAL_Delay(1);
 80019d4:	2001      	movs	r0, #1
 80019d6:	f000 feff 	bl	80027d8 <HAL_Delay>
	CommandLCD(0x10); 	//Set cursor
 80019da:	2010      	movs	r0, #16
 80019dc:	f000 f814 	bl	8001a08 <CommandLCD>
	HAL_Delay(1);
 80019e0:	2001      	movs	r0, #1
 80019e2:	f000 fef9 	bl	80027d8 <HAL_Delay>
	CommandLCD(0x0F); 	//Display ON
 80019e6:	200f      	movs	r0, #15
 80019e8:	f000 f80e 	bl	8001a08 <CommandLCD>
	HAL_Delay(1);
 80019ec:	2001      	movs	r0, #1
 80019ee:	f000 fef3 	bl	80027d8 <HAL_Delay>
	CommandLCD(0x06); 	//Entry Mode set
 80019f2:	2006      	movs	r0, #6
 80019f4:	f000 f808 	bl	8001a08 <CommandLCD>
	HAL_Delay(1);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f000 feed 	bl	80027d8 <HAL_Delay>
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	58021000 	.word	0x58021000

08001a08 <CommandLCD>:
/*
 *
 */

void CommandLCD(uint8_t i)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]

	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <CommandLCD+0x88>)
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	4a1e      	ldr	r2, [pc, #120]	; (8001a90 <CommandLCD+0x88>)
 8001a18:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001a1c:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |=  ( (i>>4) << 3) ;	// set lower bits
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <CommandLCD+0x88>)
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	79fa      	ldrb	r2, [r7, #7]
 8001a24:	0912      	lsrs	r2, r2, #4
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	00d2      	lsls	r2, r2, #3
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	4a18      	ldr	r2, [pc, #96]	; (8001a90 <CommandLCD+0x88>)
 8001a2e:	430b      	orrs	r3, r1
 8001a30:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= (RS_LCD_Pin << 16); // RS low - command
 8001a32:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <CommandLCD+0x88>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	4a16      	ldr	r2, [pc, #88]	; (8001a90 <CommandLCD+0x88>)
 8001a38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a3c:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); //R/W low
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <CommandLCD+0x88>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	4a13      	ldr	r2, [pc, #76]	; (8001a90 <CommandLCD+0x88>)
 8001a44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a48:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001a4a:	2001      	movs	r0, #1
 8001a4c:	f000 f88a 	bl	8001b64 <Delay_us>
	Nybble(); //Send lower 4 bits
 8001a50:	f000 f866 	bl	8001b20 <Nybble>
	Delay_us(1);
 8001a54:	2001      	movs	r0, #1
 8001a56:	f000 f885 	bl	8001b64 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001a5a:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <CommandLCD+0x88>)
 8001a5c:	695b      	ldr	r3, [r3, #20]
 8001a5e:	4a0c      	ldr	r2, [pc, #48]	; (8001a90 <CommandLCD+0x88>)
 8001a60:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001a64:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001a66:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <CommandLCD+0x88>)
 8001a68:	695a      	ldr	r2, [r3, #20]
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001a72:	4907      	ldr	r1, [pc, #28]	; (8001a90 <CommandLCD+0x88>)
 8001a74:	4313      	orrs	r3, r2
 8001a76:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001a78:	2001      	movs	r0, #1
 8001a7a:	f000 f873 	bl	8001b64 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001a7e:	f000 f84f 	bl	8001b20 <Nybble>
	Delay_us(1);
 8001a82:	2001      	movs	r0, #1
 8001a84:	f000 f86e 	bl	8001b64 <Delay_us>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	58021000 	.word	0x58021000

08001a94 <WriteLCD>:
/*
 *
 */

void WriteLCD(char i)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001a9e:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <WriteLCD+0x88>)
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	4a1e      	ldr	r2, [pc, #120]	; (8001b1c <WriteLCD+0x88>)
 8001aa4:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001aa8:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i>>4) << 3);	// set lower bits
 8001aaa:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <WriteLCD+0x88>)
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	79fa      	ldrb	r2, [r7, #7]
 8001ab0:	0912      	lsrs	r2, r2, #4
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	00d2      	lsls	r2, r2, #3
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4a18      	ldr	r2, [pc, #96]	; (8001b1c <WriteLCD+0x88>)
 8001aba:	430b      	orrs	r3, r1
 8001abc:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= RS_LCD_Pin; // RS high - data
 8001abe:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <WriteLCD+0x88>)
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	4a16      	ldr	r2, [pc, #88]	; (8001b1c <WriteLCD+0x88>)
 8001ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac8:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); // R/W low
 8001aca:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <WriteLCD+0x88>)
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	4a13      	ldr	r2, [pc, #76]	; (8001b1c <WriteLCD+0x88>)
 8001ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad4:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f000 f844 	bl	8001b64 <Delay_us>
	Nybble(); //Clock lower 4 bits
 8001adc:	f000 f820 	bl	8001b20 <Nybble>
	Delay_us(1);
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f000 f83f 	bl	8001b64 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	; (8001b1c <WriteLCD+0x88>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <WriteLCD+0x88>)
 8001aec:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001af0:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001af2:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <WriteLCD+0x88>)
 8001af4:	695a      	ldr	r2, [r3, #20]
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001afe:	4907      	ldr	r1, [pc, #28]	; (8001b1c <WriteLCD+0x88>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f000 f82d 	bl	8001b64 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001b0a:	f000 f809 	bl	8001b20 <Nybble>
	Delay_us(1);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 f828 	bl	8001b64 <Delay_us>
}
 8001b14:	bf00      	nop
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	58021000 	.word	0x58021000

08001b20 <Nybble>:
/*
 *
 */

void Nybble(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
	E_LCD_GPIO_Port->BSRR |= E_LCD_Pin;						// E = high
 8001b26:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <Nybble+0x40>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	4a0d      	ldr	r2, [pc, #52]	; (8001b60 <Nybble+0x40>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6193      	str	r3, [r2, #24]

	for (uint8_t i=0; i== 55; i++) //140
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
 8001b36:	e003      	b.n	8001b40 <Nybble+0x20>
	{
		asm ("nop");
 8001b38:	bf00      	nop
	for (uint8_t i=0; i== 55; i++) //140
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	2b37      	cmp	r3, #55	; 0x37
 8001b44:	d0f8      	beq.n	8001b38 <Nybble+0x18>
	}

	E_LCD_GPIO_Port->BSRR |= (E_LCD_Pin << 16);				// E = low
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <Nybble+0x40>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	4a05      	ldr	r2, [pc, #20]	; (8001b60 <Nybble+0x40>)
 8001b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b50:	6193      	str	r3, [r2, #24]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	58021000 	.word	0x58021000

08001b64 <Delay_us>:
/*
 *
 */

void Delay_us(uint32_t us)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	uint32_t delay_time = (550*us)/3;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f240 2226 	movw	r2, #550	; 0x226
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	4a0b      	ldr	r2, [pc, #44]	; (8001ba4 <Delay_us+0x40>)
 8001b78:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7c:	085b      	lsrs	r3, r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]

	for (uint32_t i=0; i== delay_time; i++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	e003      	b.n	8001b8e <Delay_us+0x2a>
	{
		asm ("nop");
 8001b86:	bf00      	nop
	for (uint32_t i=0; i== delay_time; i++)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d0f7      	beq.n	8001b86 <Delay_us+0x22>
	}
}
 8001b96:	bf00      	nop
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	aaaaaaab 	.word	0xaaaaaaab

08001ba8 <ShowTextOnLCD>:
/*
 *
 */

void ShowTextOnLCD (const char *text)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	PositionLCD[0] = (uint8_t)text[0];
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bb6:	701a      	strb	r2, [r3, #0]
	PositionLCD[1] = (uint8_t)text[1];
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	781a      	ldrb	r2, [r3, #0]
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bc0:	705a      	strb	r2, [r3, #1]
	PositionLCD[2] = (uint8_t)text[2];
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3302      	adds	r3, #2
 8001bc6:	781a      	ldrb	r2, [r3, #0]
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bca:	709a      	strb	r2, [r3, #2]
	PositionLCD[3] = (uint8_t)text[3];
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3303      	adds	r3, #3
 8001bd0:	781a      	ldrb	r2, [r3, #0]
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bd4:	70da      	strb	r2, [r3, #3]
	PositionLCD[4] = (uint8_t)text[4];
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	781a      	ldrb	r2, [r3, #0]
 8001bdc:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bde:	711a      	strb	r2, [r3, #4]
	PositionLCD[5] = (uint8_t)text[5];
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3305      	adds	r3, #5
 8001be4:	781a      	ldrb	r2, [r3, #0]
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001be8:	715a      	strb	r2, [r3, #5]
	PositionLCD[6] = (uint8_t)text[6];
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3306      	adds	r3, #6
 8001bee:	781a      	ldrb	r2, [r3, #0]
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bf2:	719a      	strb	r2, [r3, #6]
	PositionLCD[7] = (uint8_t)text[7];
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3307      	adds	r3, #7
 8001bf8:	781a      	ldrb	r2, [r3, #0]
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <ShowTextOnLCD+0x6c>)
 8001bfc:	71da      	strb	r2, [r3, #7]

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <ShowTextOnLCD+0x70>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2101      	movs	r1, #1
 8001c04:	4618      	mov	r0, r3
 8001c06:	f009 fa51 	bl	800b0ac <osEventFlagsSet>
}
 8001c0a:	bf00      	nop
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	2001089c 	.word	0x2001089c
 8001c18:	20000104 	.word	0x20000104

08001c1c <ShowNumberOnLCD>:

void ShowNumberOnLCD (uint32_t number, uint16_t num_areas)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
	uint8_t i;

	memset(PositionLCD, 0x30, sizeof(PositionLCD));
 8001c28:	2208      	movs	r2, #8
 8001c2a:	2130      	movs	r1, #48	; 0x30
 8001c2c:	4869      	ldr	r0, [pc, #420]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c2e:	f00c fb7b 	bl	800e328 <memset>

	while (number > 9999999) { number -=10000000, PositionLCD[0]++;}
 8001c32:	e009      	b.n	8001c48 <ShowNumberOnLCD+0x2c>
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	4b68      	ldr	r3, [pc, #416]	; (8001dd8 <ShowNumberOnLCD+0x1bc>)
 8001c38:	4413      	add	r3, r2
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	4b65      	ldr	r3, [pc, #404]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	4b63      	ldr	r3, [pc, #396]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c46:	701a      	strb	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a64      	ldr	r2, [pc, #400]	; (8001ddc <ShowNumberOnLCD+0x1c0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d2f1      	bcs.n	8001c34 <ShowNumberOnLCD+0x18>
	while (number > 999999) { number -=1000000, PositionLCD[1]++;}
 8001c50:	e009      	b.n	8001c66 <ShowNumberOnLCD+0x4a>
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	4b62      	ldr	r3, [pc, #392]	; (8001de0 <ShowNumberOnLCD+0x1c4>)
 8001c56:	4413      	add	r3, r2
 8001c58:	607b      	str	r3, [r7, #4]
 8001c5a:	4b5e      	ldr	r3, [pc, #376]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b5c      	ldr	r3, [pc, #368]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c64:	705a      	strb	r2, [r3, #1]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a5e      	ldr	r2, [pc, #376]	; (8001de4 <ShowNumberOnLCD+0x1c8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d8f1      	bhi.n	8001c52 <ShowNumberOnLCD+0x36>
	while (number > 99999) { number -=100000, PositionLCD[2]++;}
 8001c6e:	e009      	b.n	8001c84 <ShowNumberOnLCD+0x68>
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	4b5d      	ldr	r3, [pc, #372]	; (8001de8 <ShowNumberOnLCD+0x1cc>)
 8001c74:	4413      	add	r3, r2
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	4b56      	ldr	r3, [pc, #344]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c7a:	789b      	ldrb	r3, [r3, #2]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	4b54      	ldr	r3, [pc, #336]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c82:	709a      	strb	r2, [r3, #2]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a59      	ldr	r2, [pc, #356]	; (8001dec <ShowNumberOnLCD+0x1d0>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d8f1      	bhi.n	8001c70 <ShowNumberOnLCD+0x54>
	while (number > 9999) { number -=10000, PositionLCD[3]++;}
 8001c8c:	e009      	b.n	8001ca2 <ShowNumberOnLCD+0x86>
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	4b57      	ldr	r3, [pc, #348]	; (8001df0 <ShowNumberOnLCD+0x1d4>)
 8001c92:	4413      	add	r3, r2
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001c98:	78db      	ldrb	r3, [r3, #3]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4b4d      	ldr	r3, [pc, #308]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001ca0:	70da      	strb	r2, [r3, #3]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d8f0      	bhi.n	8001c8e <ShowNumberOnLCD+0x72>
	while (number > 999) { number -=1000, PositionLCD[4]++;}
 8001cac:	e009      	b.n	8001cc2 <ShowNumberOnLCD+0xa6>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	4b47      	ldr	r3, [pc, #284]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cb8:	791b      	ldrb	r3, [r3, #4]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b45      	ldr	r3, [pc, #276]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cc0:	711a      	strb	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cc8:	d2f1      	bcs.n	8001cae <ShowNumberOnLCD+0x92>
	while (number > 99) { number -=100, PositionLCD[5]++;}
 8001cca:	e008      	b.n	8001cde <ShowNumberOnLCD+0xc2>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3b64      	subs	r3, #100	; 0x64
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	4b40      	ldr	r3, [pc, #256]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cd4:	795b      	ldrb	r3, [r3, #5]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	4b3e      	ldr	r3, [pc, #248]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cdc:	715a      	strb	r2, [r3, #5]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b63      	cmp	r3, #99	; 0x63
 8001ce2:	d8f3      	bhi.n	8001ccc <ShowNumberOnLCD+0xb0>
	while (number > 9) { number -=10, PositionLCD[6]++;}
 8001ce4:	e008      	b.n	8001cf8 <ShowNumberOnLCD+0xdc>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3b0a      	subs	r3, #10
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	4b39      	ldr	r3, [pc, #228]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cee:	799b      	ldrb	r3, [r3, #6]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	4b37      	ldr	r3, [pc, #220]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001cf6:	719a      	strb	r2, [r3, #6]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b09      	cmp	r3, #9
 8001cfc:	d8f3      	bhi.n	8001ce6 <ShowNumberOnLCD+0xca>
	PositionLCD[7] += (uint8_t)number;
 8001cfe:	4b35      	ldr	r3, [pc, #212]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d00:	79da      	ldrb	r2, [r3, #7]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	4413      	add	r3, r2
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4b32      	ldr	r3, [pc, #200]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d0c:	71da      	strb	r2, [r3, #7]

	for(i=0; i < 7; i++)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	73fb      	strb	r3, [r7, #15]
 8001d12:	e00b      	b.n	8001d2c <ShowNumberOnLCD+0x110>
	{
		if (PositionLCD[i] == 0x30)
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	4a2f      	ldr	r2, [pc, #188]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d18:	5cd3      	ldrb	r3, [r2, r3]
 8001d1a:	2b30      	cmp	r3, #48	; 0x30
 8001d1c:	d10a      	bne.n	8001d34 <ShowNumberOnLCD+0x118>
		{
			PositionLCD[i] = 0x20;
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	4a2c      	ldr	r2, [pc, #176]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d22:	2120      	movs	r1, #32
 8001d24:	54d1      	strb	r1, [r2, r3]
	for(i=0; i < 7; i++)
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	2b06      	cmp	r3, #6
 8001d30:	d9f0      	bls.n	8001d14 <ShowNumberOnLCD+0xf8>
 8001d32:	e000      	b.n	8001d36 <ShowNumberOnLCD+0x11a>
		}
		else
		{
			break;
 8001d34:	bf00      	nop
		}
	}

	if (num_areas)
 8001d36:	887b      	ldrh	r3, [r7, #2]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d041      	beq.n	8001dc0 <ShowNumberOnLCD+0x1a4>
	{
		PositionLCD[0] = 0x30;
 8001d3c:	4b25      	ldr	r3, [pc, #148]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d3e:	2230      	movs	r2, #48	; 0x30
 8001d40:	701a      	strb	r2, [r3, #0]
		PositionLCD[1] = 0x30;
 8001d42:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d44:	2230      	movs	r2, #48	; 0x30
 8001d46:	705a      	strb	r2, [r3, #1]
		PositionLCD[2] = 0x30;
 8001d48:	4b22      	ldr	r3, [pc, #136]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d4a:	2230      	movs	r2, #48	; 0x30
 8001d4c:	709a      	strb	r2, [r3, #2]
		PositionLCD[3] = 0x20;
 8001d4e:	4b21      	ldr	r3, [pc, #132]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d50:	2220      	movs	r2, #32
 8001d52:	70da      	strb	r2, [r3, #3]

		while (num_areas > 99) { num_areas -=100, PositionLCD[0]++;}
 8001d54:	e008      	b.n	8001d68 <ShowNumberOnLCD+0x14c>
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	3b64      	subs	r3, #100	; 0x64
 8001d5a:	807b      	strh	r3, [r7, #2]
 8001d5c:	4b1d      	ldr	r3, [pc, #116]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	3301      	adds	r3, #1
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d66:	701a      	strb	r2, [r3, #0]
 8001d68:	887b      	ldrh	r3, [r7, #2]
 8001d6a:	2b63      	cmp	r3, #99	; 0x63
 8001d6c:	d8f3      	bhi.n	8001d56 <ShowNumberOnLCD+0x13a>
		while (num_areas > 9) { num_areas -=10, PositionLCD[1]++;}
 8001d6e:	e008      	b.n	8001d82 <ShowNumberOnLCD+0x166>
 8001d70:	887b      	ldrh	r3, [r7, #2]
 8001d72:	3b0a      	subs	r3, #10
 8001d74:	807b      	strh	r3, [r7, #2]
 8001d76:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d78:	785b      	ldrb	r3, [r3, #1]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d80:	705a      	strb	r2, [r3, #1]
 8001d82:	887b      	ldrh	r3, [r7, #2]
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	d8f3      	bhi.n	8001d70 <ShowNumberOnLCD+0x154>
		PositionLCD[2] += num_areas;
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d8a:	789a      	ldrb	r2, [r3, #2]
 8001d8c:	887b      	ldrh	r3, [r7, #2]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	4413      	add	r3, r2
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001d96:	709a      	strb	r2, [r3, #2]

		for(i=0; i < 2; i++)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	e00b      	b.n	8001db6 <ShowNumberOnLCD+0x19a>
		{
			if (PositionLCD[i] == 0x30)
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	4a0c      	ldr	r2, [pc, #48]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	2b30      	cmp	r3, #48	; 0x30
 8001da6:	d10a      	bne.n	8001dbe <ShowNumberOnLCD+0x1a2>
			{
				PositionLCD[i] = 0x20;
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <ShowNumberOnLCD+0x1b8>)
 8001dac:	2120      	movs	r1, #32
 8001dae:	54d1      	strb	r1, [r2, r3]
		for(i=0; i < 2; i++)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	3301      	adds	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d9f0      	bls.n	8001d9e <ShowNumberOnLCD+0x182>
 8001dbc:	e000      	b.n	8001dc0 <ShowNumberOnLCD+0x1a4>
			}
			else
			{
				break;
 8001dbe:	bf00      	nop
			}
		}
	}

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001dc0:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <ShowNumberOnLCD+0x1d8>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f009 f970 	bl	800b0ac <osEventFlagsSet>
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	2001089c 	.word	0x2001089c
 8001dd8:	ff676980 	.word	0xff676980
 8001ddc:	00989680 	.word	0x00989680
 8001de0:	fff0bdc0 	.word	0xfff0bdc0
 8001de4:	000f423f 	.word	0x000f423f
 8001de8:	fffe7960 	.word	0xfffe7960
 8001dec:	0001869f 	.word	0x0001869f
 8001df0:	ffffd8f0 	.word	0xffffd8f0
 8001df4:	20000104 	.word	0x20000104

08001df8 <HAL_TIM_PWM_PulseFinishedCallback>:
/*
 *
 */

void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef * htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a08      	ldr	r2, [pc, #32]	; (8001e28 <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d109      	bne.n	8001e1e <HAL_TIM_PWM_PulseFinishedCallback+0x26>
	{
		//DMA_REQUEST_TIM17_CH1
		//HAL_DMA_Abort_IT (htim17.hdma[TIM_DMA_ID_CC1]);
		//__HAL_TIM_ENABLE_DMA(&htim17,TIM_DMA_ID_CC1);
		HAL_DMA_Start_IT (&hdma_tim17_ch1/*htim17.hdma[TIM_DMA_ID_CC1]*/, (uint32_t)&COMP12->SR, (uint32_t)BufferCOMP1, /*LINE_SIZE + LINE_DUMMY*/10);
 8001e0a:	4a08      	ldr	r2, [pc, #32]	; (8001e2c <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	4908      	ldr	r1, [pc, #32]	; (8001e30 <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 8001e10:	4808      	ldr	r0, [pc, #32]	; (8001e34 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>)
 8001e12:	f001 fac7 	bl	80033a4 <HAL_DMA_Start_IT>
		HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8001e16:	2100      	movs	r1, #0
 8001e18:	4807      	ldr	r0, [pc, #28]	; (8001e38 <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8001e1a:	f006 fae5 	bl	80083e8 <HAL_TIM_PWM_Start>
	}
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40000400 	.word	0x40000400
 8001e2c:	2000b320 	.word	0x2000b320
 8001e30:	58003800 	.word	0x58003800
 8001e34:	200108d8 	.word	0x200108d8
 8001e38:	2000b2d4 	.word	0x2000b2d4

08001e3c <DMA1_Stream0_Complete_Callback>:
/*
 *
 */

void DMA1_Stream0_Complete_Callback(DMA_HandleTypeDef *hdma)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8001e44:	2100      	movs	r1, #0
 8001e46:	4810      	ldr	r0, [pc, #64]	; (8001e88 <DMA1_Stream0_Complete_Callback+0x4c>)
 8001e48:	f006 fbea 	bl	8008620 <HAL_TIM_PWM_Stop>

	if (!(osEventFlagsGet(event_group_1_id) & FLAG_REQUEST_SCANER))
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <DMA1_Stream0_Complete_Callback+0x50>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f009 f9a1 	bl	800b198 <osEventFlagsGet>
 8001e56:	4603      	mov	r3, r0
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10e      	bne.n	8001e7e <DMA1_Stream0_Complete_Callback+0x42>
	{
		memcpy(BufferCOMP2, BufferCOMP1, sizeof(BufferCOMP2));
 8001e60:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <DMA1_Stream0_Complete_Callback+0x54>)
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <DMA1_Stream0_Complete_Callback+0x58>)
 8001e64:	4610      	mov	r0, r2
 8001e66:	4619      	mov	r1, r3
 8001e68:	f641 0350 	movw	r3, #6224	; 0x1850
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	f00c fa4d 	bl	800e30c <memcpy>
		osEventFlagsSet(event_group_1_id, FLAG_REQUEST_SCANER);
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <DMA1_Stream0_Complete_Callback+0x50>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2102      	movs	r1, #2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f009 f917 	bl	800b0ac <osEventFlagsSet>
	}
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	2000b2d4 	.word	0x2000b2d4
 8001e8c:	20000104 	.word	0x20000104
 8001e90:	2000d24c 	.word	0x2000d24c
 8001e94:	2000b320 	.word	0x2000b320

08001e98 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	f009 f8a8 	bl	800aff6 <osDelay>
 8001ea6:	e7fb      	b.n	8001ea0 <StartDefaultTask+0x8>

08001ea8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a04      	ldr	r2, [pc, #16]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d101      	bne.n	8001ebe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001eba:	f000 fc6d 	bl	8002798 <HAL_IncTick>
  if (htim->Instance == TIM2) {

  	  }

  /* USER CODE END Callback 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40010000 	.word	0x40010000

08001ecc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed0:	b672      	cpsid	i
}
 8001ed2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <Error_Handler+0x8>
	...

08001ed8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ede:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <HAL_MspInit+0x38>)
 8001ee0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_MspInit+0x38>)
 8001ee6:	f043 0302 	orr.w	r3, r3, #2
 8001eea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001eee:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <HAL_MspInit+0x38>)
 8001ef0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001efc:	2200      	movs	r2, #0
 8001efe:	210f      	movs	r1, #15
 8001f00:	f06f 0001 	mvn.w	r0, #1
 8001f04:	f000 fecc 	bl	8002ca0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	58024400 	.word	0x58024400

08001f14 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08c      	sub	sp, #48	; 0x30
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a52      	ldr	r2, [pc, #328]	; (800207c <HAL_COMP_MspInit+0x168>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d153      	bne.n	8001fde <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001f36:	4b52      	ldr	r3, [pc, #328]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	4a50      	ldr	r2, [pc, #320]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001f3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001f40:	4b4f      	ldr	r3, [pc, #316]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d10e      	bne.n	8001f66 <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001f48:	4b4e      	ldr	r3, [pc, #312]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f4e:	4a4d      	ldr	r2, [pc, #308]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f54:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f58:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f62:	61bb      	str	r3, [r7, #24]
 8001f64:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f66:	4b47      	ldr	r3, [pc, #284]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f6c:	4a45      	ldr	r2, [pc, #276]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f6e:	f043 0302 	orr.w	r3, r3, #2
 8001f72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f76:	4b43      	ldr	r3, [pc, #268]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f84:	4b3f      	ldr	r3, [pc, #252]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f8a:	4a3e      	ldr	r2, [pc, #248]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f8c:	f043 0310 	orr.w	r3, r3, #16
 8001f90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f94:	4b3b      	ldr	r3, [pc, #236]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	613b      	str	r3, [r7, #16]
 8001fa0:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 8001fa2:	2306      	movs	r3, #6
 8001fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fae:	f107 031c 	add.w	r3, r7, #28
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4834      	ldr	r0, [pc, #208]	; (8002088 <HAL_COMP_MspInit+0x174>)
 8001fb6:	f003 fbe1 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8001fcc:	230d      	movs	r3, #13
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fd0:	f107 031c 	add.w	r3, r7, #28
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	482d      	ldr	r0, [pc, #180]	; (800208c <HAL_COMP_MspInit+0x178>)
 8001fd8:	f003 fbd0 	bl	800577c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8001fdc:	e049      	b.n	8002072 <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a2b      	ldr	r2, [pc, #172]	; (8002090 <HAL_COMP_MspInit+0x17c>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d144      	bne.n	8002072 <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001fe8:	4b25      	ldr	r3, [pc, #148]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	3301      	adds	r3, #1
 8001fee:	4a24      	ldr	r2, [pc, #144]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001ff0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001ff2:	4b23      	ldr	r3, [pc, #140]	; (8002080 <HAL_COMP_MspInit+0x16c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d10e      	bne.n	8002018 <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001ffa:	4b22      	ldr	r3, [pc, #136]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8001ffc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002000:	4a20      	ldr	r2, [pc, #128]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8002002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002006:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800200a:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <HAL_COMP_MspInit+0x170>)
 800200c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002018:	4b1a      	ldr	r3, [pc, #104]	; (8002084 <HAL_COMP_MspInit+0x170>)
 800201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201e:	4a19      	ldr	r2, [pc, #100]	; (8002084 <HAL_COMP_MspInit+0x170>)
 8002020:	f043 0310 	orr.w	r3, r3, #16
 8002024:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002028:	4b16      	ldr	r3, [pc, #88]	; (8002084 <HAL_COMP_MspInit+0x170>)
 800202a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202e:	f003 0310 	and.w	r3, r3, #16
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 8002036:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800203c:	2303      	movs	r3, #3
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	4619      	mov	r1, r3
 800204a:	4810      	ldr	r0, [pc, #64]	; (800208c <HAL_COMP_MspInit+0x178>)
 800204c:	f003 fb96 	bl	800577c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002050:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 8002062:	230d      	movs	r3, #13
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	4619      	mov	r1, r3
 800206c:	4807      	ldr	r0, [pc, #28]	; (800208c <HAL_COMP_MspInit+0x178>)
 800206e:	f003 fb85 	bl	800577c <HAL_GPIO_Init>
}
 8002072:	bf00      	nop
 8002074:	3730      	adds	r7, #48	; 0x30
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	5800380c 	.word	0x5800380c
 8002080:	2000012c 	.word	0x2000012c
 8002084:	58024400 	.word	0x58024400
 8002088:	58020400 	.word	0x58020400
 800208c:	58021000 	.word	0x58021000
 8002090:	58003810 	.word	0x58003810

08002094 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08e      	sub	sp, #56	; 0x38
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a59      	ldr	r2, [pc, #356]	; (8002218 <HAL_ETH_MspInit+0x184>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	f040 80ab 	bne.w	800220e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80020b8:	4b58      	ldr	r3, [pc, #352]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80020be:	4a57      	ldr	r2, [pc, #348]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020c4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80020c8:	4b54      	ldr	r3, [pc, #336]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80020ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020d2:	623b      	str	r3, [r7, #32]
 80020d4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80020d6:	4b51      	ldr	r3, [pc, #324]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80020dc:	4a4f      	ldr	r2, [pc, #316]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80020e6:	4b4d      	ldr	r3, [pc, #308]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80020ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f0:	61fb      	str	r3, [r7, #28]
 80020f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80020f4:	4b49      	ldr	r3, [pc, #292]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80020fa:	4a48      	ldr	r2, [pc, #288]	; (800221c <HAL_ETH_MspInit+0x188>)
 80020fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002100:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002104:	4b45      	ldr	r3, [pc, #276]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002106:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	61bb      	str	r3, [r7, #24]
 8002110:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002112:	4b42      	ldr	r3, [pc, #264]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002118:	4a40      	ldr	r2, [pc, #256]	; (800221c <HAL_ETH_MspInit+0x188>)
 800211a:	f043 0304 	orr.w	r3, r3, #4
 800211e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002122:	4b3e      	ldr	r3, [pc, #248]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	4b3a      	ldr	r3, [pc, #232]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002136:	4a39      	ldr	r2, [pc, #228]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002140:	4b36      	ldr	r3, [pc, #216]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214e:	4b33      	ldr	r3, [pc, #204]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002154:	4a31      	ldr	r2, [pc, #196]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002156:	f043 0302 	orr.w	r3, r3, #2
 800215a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800215e:	4b2f      	ldr	r3, [pc, #188]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800216c:	4b2b      	ldr	r3, [pc, #172]	; (800221c <HAL_ETH_MspInit+0x188>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002172:	4a2a      	ldr	r2, [pc, #168]	; (800221c <HAL_ETH_MspInit+0x188>)
 8002174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <HAL_ETH_MspInit+0x188>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800218a:	2332      	movs	r3, #50	; 0x32
 800218c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002196:	2300      	movs	r3, #0
 8002198:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800219a:	230b      	movs	r3, #11
 800219c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a2:	4619      	mov	r1, r3
 80021a4:	481e      	ldr	r0, [pc, #120]	; (8002220 <HAL_ETH_MspInit+0x18c>)
 80021a6:	f003 fae9 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80021aa:	2386      	movs	r3, #134	; 0x86
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ae:	2302      	movs	r3, #2
 80021b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2300      	movs	r3, #0
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021ba:	230b      	movs	r3, #11
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c2:	4619      	mov	r1, r3
 80021c4:	4817      	ldr	r0, [pc, #92]	; (8002224 <HAL_ETH_MspInit+0x190>)
 80021c6:	f003 fad9 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80021ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021dc:	230b      	movs	r3, #11
 80021de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80021e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e4:	4619      	mov	r1, r3
 80021e6:	4810      	ldr	r0, [pc, #64]	; (8002228 <HAL_ETH_MspInit+0x194>)
 80021e8:	f003 fac8 	bl	800577c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80021ec:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f2:	2302      	movs	r3, #2
 80021f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fa:	2300      	movs	r3, #0
 80021fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021fe:	230b      	movs	r3, #11
 8002200:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002202:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002206:	4619      	mov	r1, r3
 8002208:	4808      	ldr	r0, [pc, #32]	; (800222c <HAL_ETH_MspInit+0x198>)
 800220a:	f003 fab7 	bl	800577c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800220e:	bf00      	nop
 8002210:	3738      	adds	r7, #56	; 0x38
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40028000 	.word	0x40028000
 800221c:	58024400 	.word	0x58024400
 8002220:	58020800 	.word	0x58020800
 8002224:	58020000 	.word	0x58020000
 8002228:	58020400 	.word	0x58020400
 800222c:	58021800 	.word	0x58021800

08002230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a30      	ldr	r2, [pc, #192]	; (8002300 <HAL_TIM_Base_MspInit+0xd0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d117      	bne.n	8002272 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002242:	4b30      	ldr	r3, [pc, #192]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 8002244:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002248:	4a2e      	ldr	r2, [pc, #184]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 800224a:	f043 0302 	orr.w	r3, r3, #2
 800224e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002252:	4b2c      	ldr	r3, [pc, #176]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 8002254:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 8002260:	2200      	movs	r2, #0
 8002262:	210a      	movs	r1, #10
 8002264:	201d      	movs	r0, #29
 8002266:	f000 fd1b 	bl	8002ca0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800226a:	201d      	movs	r0, #29
 800226c:	f000 fd32 	bl	8002cd4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002270:	e042      	b.n	80022f8 <HAL_TIM_Base_MspInit+0xc8>
  else if(htim_base->Instance==TIM17)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a24      	ldr	r2, [pc, #144]	; (8002308 <HAL_TIM_Base_MspInit+0xd8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d13d      	bne.n	80022f8 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800227c:	4b21      	ldr	r3, [pc, #132]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 800227e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002282:	4a20      	ldr	r2, [pc, #128]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 8002284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002288:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800228c:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_TIM_Base_MspInit+0xd4>)
 800228e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
    hdma_tim17_ch1.Instance = DMA1_Stream0;
 800229a:	4b1c      	ldr	r3, [pc, #112]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 800229c:	4a1c      	ldr	r2, [pc, #112]	; (8002310 <HAL_TIM_Base_MspInit+0xe0>)
 800229e:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 80022a0:	4b1a      	ldr	r3, [pc, #104]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022a2:	226f      	movs	r2, #111	; 0x6f
 80022a4:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022b8:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022ba:	4b14      	ldr	r3, [pc, #80]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022c0:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022c2:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022c8:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 80022ca:	4b10      	ldr	r3, [pc, #64]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	621a      	str	r2, [r3, #32]
    hdma_tim17_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022d6:	4b0d      	ldr	r3, [pc, #52]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022d8:	2200      	movs	r2, #0
 80022da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 80022dc:	480b      	ldr	r0, [pc, #44]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022de:	f000 fd07 	bl	8002cf0 <HAL_DMA_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_TIM_Base_MspInit+0xbc>
      Error_Handler();
 80022e8:	f7ff fdf0 	bl	8001ecc <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a07      	ldr	r2, [pc, #28]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022f0:	625a      	str	r2, [r3, #36]	; 0x24
 80022f2:	4a06      	ldr	r2, [pc, #24]	; (800230c <HAL_TIM_Base_MspInit+0xdc>)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40000400 	.word	0x40000400
 8002304:	58024400 	.word	0x58024400
 8002308:	40014800 	.word	0x40014800
 800230c:	200108d8 	.word	0x200108d8
 8002310:	40020010 	.word	0x40020010

08002314 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	; 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a25      	ldr	r2, [pc, #148]	; (80023c8 <HAL_TIM_MspPostInit+0xb4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d11f      	bne.n	8002376 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002336:	4b25      	ldr	r3, [pc, #148]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 8002338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800233c:	4a23      	ldr	r2, [pc, #140]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002346:	4b21      	ldr	r3, [pc, #132]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 8002348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = TIM3_CH1_LINE_ST_Pin;
 8002354:	2340      	movs	r3, #64	; 0x40
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235c:	2300      	movs	r3, #0
 800235e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002360:	2300      	movs	r3, #0
 8002362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002364:	2302      	movs	r3, #2
 8002366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM3_CH1_LINE_ST_GPIO_Port, &GPIO_InitStruct);
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	4619      	mov	r1, r3
 800236e:	4818      	ldr	r0, [pc, #96]	; (80023d0 <HAL_TIM_MspPostInit+0xbc>)
 8002370:	f003 fa04 	bl	800577c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002374:	e024      	b.n	80023c0 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM17)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a16      	ldr	r2, [pc, #88]	; (80023d4 <HAL_TIM_MspPostInit+0xc0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d11f      	bne.n	80023c0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 8002382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002386:	4a11      	ldr	r2, [pc, #68]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002390:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <HAL_TIM_MspPostInit+0xb8>)
 8002392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 800239e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ac:	2300      	movs	r3, #0
 80023ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80023b0:	2301      	movs	r3, #1
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4619      	mov	r1, r3
 80023ba:	4807      	ldr	r0, [pc, #28]	; (80023d8 <HAL_TIM_MspPostInit+0xc4>)
 80023bc:	f003 f9de 	bl	800577c <HAL_GPIO_Init>
}
 80023c0:	bf00      	nop
 80023c2:	3728      	adds	r7, #40	; 0x28
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40000400 	.word	0x40000400
 80023cc:	58024400 	.word	0x58024400
 80023d0:	58020000 	.word	0x58020000
 80023d4:	40014800 	.word	0x40014800
 80023d8:	58020400 	.word	0x58020400

080023dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b0b6      	sub	sp, #216	; 0xd8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	22b4      	movs	r2, #180	; 0xb4
 80023fa:	2100      	movs	r1, #0
 80023fc:	4618      	mov	r0, r3
 80023fe:	f00b ff93 	bl	800e328 <memset>
  if(huart->Instance==USART3)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a25      	ldr	r2, [pc, #148]	; (800249c <HAL_UART_MspInit+0xc0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d142      	bne.n	8002492 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800240c:	2302      	movs	r3, #2
 800240e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002410:	2300      	movs	r3, #0
 8002412:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002416:	f107 0310 	add.w	r3, r7, #16
 800241a:	4618      	mov	r0, r3
 800241c:	f004 fb88 	bl	8006b30 <HAL_RCCEx_PeriphCLKConfig>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002426:	f7ff fd51 	bl	8001ecc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 800242c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002430:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 8002432:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002436:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800243a:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 800243c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002440:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002448:	4b15      	ldr	r3, [pc, #84]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 800244a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800244e:	4a14      	ldr	r2, [pc, #80]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 8002450:	f043 0308 	orr.w	r3, r3, #8
 8002454:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <HAL_UART_MspInit+0xc4>)
 800245a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800245e:	f003 0308 	and.w	r3, r3, #8
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8002466:	f44f 7340 	mov.w	r3, #768	; 0x300
 800246a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2300      	movs	r3, #0
 800247c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002480:	2307      	movs	r3, #7
 8002482:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002486:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800248a:	4619      	mov	r1, r3
 800248c:	4805      	ldr	r0, [pc, #20]	; (80024a4 <HAL_UART_MspInit+0xc8>)
 800248e:	f003 f975 	bl	800577c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002492:	bf00      	nop
 8002494:	37d8      	adds	r7, #216	; 0xd8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40004800 	.word	0x40004800
 80024a0:	58024400 	.word	0x58024400
 80024a4:	58020c00 	.word	0x58020c00

080024a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08e      	sub	sp, #56	; 0x38
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b0f      	cmp	r3, #15
 80024b4:	d844      	bhi.n	8002540 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80024b6:	2200      	movs	r2, #0
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	2019      	movs	r0, #25
 80024bc:	f000 fbf0 	bl	8002ca0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80024c0:	2019      	movs	r0, #25
 80024c2:	f000 fc07 	bl	8002cd4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80024c6:	4a24      	ldr	r2, [pc, #144]	; (8002558 <HAL_InitTick+0xb0>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80024cc:	4b23      	ldr	r3, [pc, #140]	; (800255c <HAL_InitTick+0xb4>)
 80024ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80024d2:	4a22      	ldr	r2, [pc, #136]	; (800255c <HAL_InitTick+0xb4>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80024dc:	4b1f      	ldr	r3, [pc, #124]	; (800255c <HAL_InitTick+0xb4>)
 80024de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024ea:	f107 020c 	add.w	r2, r7, #12
 80024ee:	f107 0310 	add.w	r3, r7, #16
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f004 fad9 	bl	8006aac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80024fa:	f004 fac1 	bl	8006a80 <HAL_RCC_GetPCLK2Freq>
 80024fe:	4603      	mov	r3, r0
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002506:	4a16      	ldr	r2, [pc, #88]	; (8002560 <HAL_InitTick+0xb8>)
 8002508:	fba2 2303 	umull	r2, r3, r2, r3
 800250c:	0c9b      	lsrs	r3, r3, #18
 800250e:	3b01      	subs	r3, #1
 8002510:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002512:	4b14      	ldr	r3, [pc, #80]	; (8002564 <HAL_InitTick+0xbc>)
 8002514:	4a14      	ldr	r2, [pc, #80]	; (8002568 <HAL_InitTick+0xc0>)
 8002516:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <HAL_InitTick+0xbc>)
 800251a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800251e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002520:	4a10      	ldr	r2, [pc, #64]	; (8002564 <HAL_InitTick+0xbc>)
 8002522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002524:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002526:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <HAL_InitTick+0xbc>)
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252c:	4b0d      	ldr	r3, [pc, #52]	; (8002564 <HAL_InitTick+0xbc>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002532:	480c      	ldr	r0, [pc, #48]	; (8002564 <HAL_InitTick+0xbc>)
 8002534:	f005 fe18 	bl	8008168 <HAL_TIM_Base_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d107      	bne.n	800254e <HAL_InitTick+0xa6>
 800253e:	e001      	b.n	8002544 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e005      	b.n	8002550 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002544:	4807      	ldr	r0, [pc, #28]	; (8002564 <HAL_InitTick+0xbc>)
 8002546:	f005 fe67 	bl	8008218 <HAL_TIM_Base_Start_IT>
 800254a:	4603      	mov	r3, r0
 800254c:	e000      	b.n	8002550 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
}
 8002550:	4618      	mov	r0, r3
 8002552:	3738      	adds	r7, #56	; 0x38
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	2000000c 	.word	0x2000000c
 800255c:	58024400 	.word	0x58024400
 8002560:	431bde83 	.word	0x431bde83
 8002564:	200111e0 	.word	0x200111e0
 8002568:	40010000 	.word	0x40010000

0800256c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002570:	e7fe      	b.n	8002570 <NMI_Handler+0x4>

08002572 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002576:	e7fe      	b.n	8002576 <HardFault_Handler+0x4>

08002578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800257c:	e7fe      	b.n	800257c <MemManage_Handler+0x4>

0800257e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800257e:	b480      	push	{r7}
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002582:	e7fe      	b.n	8002582 <BusFault_Handler+0x4>

08002584 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <UsageFault_Handler+0x4>

0800258a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 800259c:	4802      	ldr	r0, [pc, #8]	; (80025a8 <DMA1_Stream0_IRQHandler+0x10>)
 800259e:	f001 f96b 	bl	8003878 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200108d8 	.word	0x200108d8

080025ac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <TIM1_UP_IRQHandler+0x10>)
 80025b2:	f006 fa2d 	bl	8008a10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200111e0 	.word	0x200111e0

080025c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <TIM3_IRQHandler+0x10>)
 80025c6:	f006 fa23 	bl	8008a10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	2000cbfc 	.word	0x2000cbfc

080025d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025d8:	4b34      	ldr	r3, [pc, #208]	; (80026ac <SystemInit+0xd8>)
 80025da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025de:	4a33      	ldr	r2, [pc, #204]	; (80026ac <SystemInit+0xd8>)
 80025e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025e8:	4b31      	ldr	r3, [pc, #196]	; (80026b0 <SystemInit+0xdc>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 030f 	and.w	r3, r3, #15
 80025f0:	2b06      	cmp	r3, #6
 80025f2:	d807      	bhi.n	8002604 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025f4:	4b2e      	ldr	r3, [pc, #184]	; (80026b0 <SystemInit+0xdc>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f023 030f 	bic.w	r3, r3, #15
 80025fc:	4a2c      	ldr	r2, [pc, #176]	; (80026b0 <SystemInit+0xdc>)
 80025fe:	f043 0307 	orr.w	r3, r3, #7
 8002602:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002604:	4b2b      	ldr	r3, [pc, #172]	; (80026b4 <SystemInit+0xe0>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a2a      	ldr	r2, [pc, #168]	; (80026b4 <SystemInit+0xe0>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002610:	4b28      	ldr	r3, [pc, #160]	; (80026b4 <SystemInit+0xe0>)
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002616:	4b27      	ldr	r3, [pc, #156]	; (80026b4 <SystemInit+0xe0>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4926      	ldr	r1, [pc, #152]	; (80026b4 <SystemInit+0xe0>)
 800261c:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <SystemInit+0xe4>)
 800261e:	4013      	ands	r3, r2
 8002620:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002622:	4b23      	ldr	r3, [pc, #140]	; (80026b0 <SystemInit+0xdc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b00      	cmp	r3, #0
 800262c:	d007      	beq.n	800263e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800262e:	4b20      	ldr	r3, [pc, #128]	; (80026b0 <SystemInit+0xdc>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 030f 	bic.w	r3, r3, #15
 8002636:	4a1e      	ldr	r2, [pc, #120]	; (80026b0 <SystemInit+0xdc>)
 8002638:	f043 0307 	orr.w	r3, r3, #7
 800263c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800263e:	4b1d      	ldr	r3, [pc, #116]	; (80026b4 <SystemInit+0xe0>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002644:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <SystemInit+0xe0>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800264a:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <SystemInit+0xe0>)
 800264c:	2200      	movs	r2, #0
 800264e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002650:	4b18      	ldr	r3, [pc, #96]	; (80026b4 <SystemInit+0xe0>)
 8002652:	4a1a      	ldr	r2, [pc, #104]	; (80026bc <SystemInit+0xe8>)
 8002654:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002656:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <SystemInit+0xe0>)
 8002658:	4a19      	ldr	r2, [pc, #100]	; (80026c0 <SystemInit+0xec>)
 800265a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800265c:	4b15      	ldr	r3, [pc, #84]	; (80026b4 <SystemInit+0xe0>)
 800265e:	4a19      	ldr	r2, [pc, #100]	; (80026c4 <SystemInit+0xf0>)
 8002660:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002662:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <SystemInit+0xe0>)
 8002664:	2200      	movs	r2, #0
 8002666:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002668:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <SystemInit+0xe0>)
 800266a:	4a16      	ldr	r2, [pc, #88]	; (80026c4 <SystemInit+0xf0>)
 800266c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800266e:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <SystemInit+0xe0>)
 8002670:	2200      	movs	r2, #0
 8002672:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002674:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <SystemInit+0xe0>)
 8002676:	4a13      	ldr	r2, [pc, #76]	; (80026c4 <SystemInit+0xf0>)
 8002678:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <SystemInit+0xe0>)
 800267c:	2200      	movs	r2, #0
 800267e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002680:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <SystemInit+0xe0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <SystemInit+0xe0>)
 8002686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800268c:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <SystemInit+0xe0>)
 800268e:	2200      	movs	r2, #0
 8002690:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002692:	4b0d      	ldr	r3, [pc, #52]	; (80026c8 <SystemInit+0xf4>)
 8002694:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002698:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800269a:	4b04      	ldr	r3, [pc, #16]	; (80026ac <SystemInit+0xd8>)
 800269c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026a0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80026a2:	bf00      	nop
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00
 80026b0:	52002000 	.word	0x52002000
 80026b4:	58024400 	.word	0x58024400
 80026b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80026bc:	02020200 	.word	0x02020200
 80026c0:	01ff0000 	.word	0x01ff0000
 80026c4:	01010280 	.word	0x01010280
 80026c8:	52004000 	.word	0x52004000

080026cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80026cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002704 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80026d0:	f7ff ff80 	bl	80025d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026d4:	480c      	ldr	r0, [pc, #48]	; (8002708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026d6:	490d      	ldr	r1, [pc, #52]	; (800270c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026d8:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026dc:	e002      	b.n	80026e4 <LoopCopyDataInit>

080026de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026e2:	3304      	adds	r3, #4

080026e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e8:	d3f9      	bcc.n	80026de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ea:	4a0a      	ldr	r2, [pc, #40]	; (8002714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026ec:	4c0a      	ldr	r4, [pc, #40]	; (8002718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026f0:	e001      	b.n	80026f6 <LoopFillZerobss>

080026f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026f4:	3204      	adds	r2, #4

080026f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f8:	d3fb      	bcc.n	80026f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026fa:	f00b fde3 	bl	800e2c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026fe:	f7fd ffab 	bl	8000658 <main>
  bx  lr
 8002702:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002704:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800270c:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8002710:	0800e4c0 	.word	0x0800e4c0
  ldr r2, =_sbss
 8002714:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8002718:	20011270 	.word	0x20011270

0800271c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800271c:	e7fe      	b.n	800271c <ADC3_IRQHandler>
	...

08002720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002726:	2003      	movs	r0, #3
 8002728:	f000 faaf 	bl	8002c8a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800272c:	f003 ffe8 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 8002730:	4602      	mov	r2, r0
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <HAL_Init+0x68>)
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	0a1b      	lsrs	r3, r3, #8
 8002738:	f003 030f 	and.w	r3, r3, #15
 800273c:	4913      	ldr	r1, [pc, #76]	; (800278c <HAL_Init+0x6c>)
 800273e:	5ccb      	ldrb	r3, [r1, r3]
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800274a:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <HAL_Init+0x68>)
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	4a0e      	ldr	r2, [pc, #56]	; (800278c <HAL_Init+0x6c>)
 8002754:	5cd3      	ldrb	r3, [r2, r3]
 8002756:	f003 031f 	and.w	r3, r3, #31
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	fa22 f303 	lsr.w	r3, r2, r3
 8002760:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <HAL_Init+0x70>)
 8002762:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002764:	4a0b      	ldr	r2, [pc, #44]	; (8002794 <HAL_Init+0x74>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800276a:	2000      	movs	r0, #0
 800276c:	f7ff fe9c 	bl	80024a8 <HAL_InitTick>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e002      	b.n	8002780 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800277a:	f7ff fbad 	bl	8001ed8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	58024400 	.word	0x58024400
 800278c:	0800e470 	.word	0x0800e470
 8002790:	20000008 	.word	0x20000008
 8002794:	20000004 	.word	0x20000004

08002798 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_IncTick+0x20>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	461a      	mov	r2, r3
 80027a2:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_IncTick+0x24>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4413      	add	r3, r2
 80027a8:	4a04      	ldr	r2, [pc, #16]	; (80027bc <HAL_IncTick+0x24>)
 80027aa:	6013      	str	r3, [r2, #0]
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000010 	.word	0x20000010
 80027bc:	2001122c 	.word	0x2001122c

080027c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return uwTick;
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <HAL_GetTick+0x14>)
 80027c6:	681b      	ldr	r3, [r3, #0]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	2001122c 	.word	0x2001122c

080027d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e0:	f7ff ffee 	bl	80027c0 <HAL_GetTick>
 80027e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f0:	d005      	beq.n	80027fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027f2:	4b0a      	ldr	r3, [pc, #40]	; (800281c <HAL_Delay+0x44>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	461a      	mov	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4413      	add	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027fe:	bf00      	nop
 8002800:	f7ff ffde 	bl	80027c0 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	429a      	cmp	r2, r3
 800280e:	d8f7      	bhi.n	8002800 <HAL_Delay+0x28>
  {
  }
}
 8002810:	bf00      	nop
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20000010 	.word	0x20000010

08002820 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002830:	4904      	ldr	r1, [pc, #16]	; (8002844 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	58000400 	.word	0x58000400

08002848 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d102      	bne.n	8002864 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	77fb      	strb	r3, [r7, #31]
 8002862:	e10e      	b.n	8002a82 <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800286e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002872:	d102      	bne.n	800287a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	77fb      	strb	r3, [r7, #31]
 8002878:	e103      	b.n	8002a82 <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7ff fb3d 	bl	8001f14 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028ae:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 80028b4:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 80028ba:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 80028c0:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80028c6:	4313      	orrs	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b6e      	ldr	r3, [pc, #440]	; (8002a8c <HAL_COMP_Init+0x244>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6812      	ldr	r2, [r2, #0]
 80028d8:	6979      	ldr	r1, [r7, #20]
 80028da:	430b      	orrs	r3, r1
 80028dc:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b10      	cmp	r3, #16
 80028e4:	d108      	bne.n	80028f8 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f042 0210 	orr.w	r2, r2, #16
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	e007      	b.n	8002908 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0210 	bic.w	r2, r2, #16
 8002906:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b00      	cmp	r3, #0
 8002914:	d016      	beq.n	8002944 <HAL_COMP_Init+0xfc>
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800291c:	4b5c      	ldr	r3, [pc, #368]	; (8002a90 <HAL_COMP_Init+0x248>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	099b      	lsrs	r3, r3, #6
 8002922:	4a5c      	ldr	r2, [pc, #368]	; (8002a94 <HAL_COMP_Init+0x24c>)
 8002924:	fba2 2303 	umull	r2, r3, r2, r3
 8002928:	099b      	lsrs	r3, r3, #6
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 8002936:	e002      	b.n	800293e <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	3b01      	subs	r3, #1
 800293c:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1f9      	bne.n	8002938 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a53      	ldr	r2, [pc, #332]	; (8002a98 <HAL_COMP_Init+0x250>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d102      	bne.n	8002954 <HAL_COMP_Init+0x10c>
 800294e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002952:	e001      	b.n	8002958 <HAL_COMP_Init+0x110>
 8002954:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002958:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d06d      	beq.n	8002a42 <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b00      	cmp	r3, #0
 8002970:	d008      	beq.n	8002984 <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8002972:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	600b      	str	r3, [r1, #0]
 8002982:	e008      	b.n	8002996 <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8002984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	43db      	mvns	r3, r3
 800298e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002992:	4013      	ands	r3, r2
 8002994:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	f003 0320 	and.w	r3, r3, #32
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d008      	beq.n	80029b4 <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80029a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	604b      	str	r3, [r1, #4]
 80029b2:	e008      	b.n	80029c6 <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80029b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	43db      	mvns	r3, r3
 80029be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029c2:	4013      	ands	r3, r2
 80029c4:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 80029c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a1b      	ldr	r3, [r3, #32]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00a      	beq.n	80029f2 <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 80029dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e0:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80029e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 80029f0:	e00a      	b.n	8002a08 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 80029f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029f6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	43db      	mvns	r3, r3
 80029fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a02:	4013      	ands	r3, r2
 8002a04:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00a      	beq.n	8002a2a <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8002a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a18:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a1c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002a28:	e021      	b.n	8002a6e <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8002a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a2e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	43db      	mvns	r3, r3
 8002a36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002a40:	e015      	b.n	8002a6e <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8002a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a46:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a52:	4013      	ands	r3, r2
 8002a54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8002a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a5c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a68:	4013      	ands	r3, r2
 8002a6a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d103      	bne.n	8002a82 <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 8002a82:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3720      	adds	r7, #32
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	f0e8cce1 	.word	0xf0e8cce1
 8002a90:	20000004 	.word	0x20000004
 8002a94:	053e2d63 	.word	0x053e2d63
 8002a98:	5800380c 	.word	0x5800380c

08002a9c <HAL_COMP_Start>:
  * @brief  Start the comparator. 
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{ 
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60bb      	str	r3, [r7, #8]

  HAL_StatusTypeDef status = HAL_OK;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d102      	bne.n	8002ab8 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
 8002ab6:	e030      	b.n	8002b1a <HAL_COMP_Start+0x7e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002ac2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ac6:	d102      	bne.n	8002ace <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
 8002acc:	e025      	b.n	8002b1a <HAL_COMP_Start+0x7e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d11d      	bne.n	8002b16 <HAL_COMP_Start+0x7a>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0201 	orr.w	r2, r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2202      	movs	r2, #2
 8002aee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
     /* Delay for COMP startup time */
     /* Wait loop initialization and execution */
     /* Note: Variable divided by 2 to compensate partially    */
     /*       CPU processing cycles.                           */
    
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <HAL_COMP_Start+0x8c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	099b      	lsrs	r3, r3, #6
 8002af8:	4a0c      	ldr	r2, [pc, #48]	; (8002b2c <HAL_COMP_Start+0x90>)
 8002afa:	fba2 2303 	umull	r2, r3, r2, r3
 8002afe:	099b      	lsrs	r3, r3, #6
 8002b00:	3301      	adds	r3, #1
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	60bb      	str	r3, [r7, #8]
     while(wait_loop_index != 0UL)
 8002b06:	e002      	b.n	8002b0e <HAL_COMP_Start+0x72>
     {
       wait_loop_index--;
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	60bb      	str	r3, [r7, #8]
     while(wait_loop_index != 0UL)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f9      	bne.n	8002b08 <HAL_COMP_Start+0x6c>
 8002b14:	e001      	b.n	8002b1a <HAL_COMP_Start+0x7e>
     }      
    }
    else
    {
      status = HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	20000004 	.word	0x20000004
 8002b2c:	053e2d63 	.word	0x053e2d63

08002b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b40:	4b0b      	ldr	r3, [pc, #44]	; (8002b70 <__NVIC_SetPriorityGrouping+0x40>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b58:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b5e:	4a04      	ldr	r2, [pc, #16]	; (8002b70 <__NVIC_SetPriorityGrouping+0x40>)
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	60d3      	str	r3, [r2, #12]
}
 8002b64:	bf00      	nop
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	e000ed00 	.word	0xe000ed00
 8002b74:	05fa0000 	.word	0x05fa0000

08002b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b7c:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <__NVIC_GetPriorityGrouping+0x18>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	f003 0307 	and.w	r3, r3, #7
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	db0b      	blt.n	8002bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	f003 021f 	and.w	r2, r3, #31
 8002bac:	4907      	ldr	r1, [pc, #28]	; (8002bcc <__NVIC_EnableIRQ+0x38>)
 8002bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000e100 	.word	0xe000e100

08002bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	6039      	str	r1, [r7, #0]
 8002bda:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002bdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	db0a      	blt.n	8002bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	490c      	ldr	r1, [pc, #48]	; (8002c1c <__NVIC_SetPriority+0x4c>)
 8002bea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bee:	0112      	lsls	r2, r2, #4
 8002bf0:	b2d2      	uxtb	r2, r2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf8:	e00a      	b.n	8002c10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	4908      	ldr	r1, [pc, #32]	; (8002c20 <__NVIC_SetPriority+0x50>)
 8002c00:	88fb      	ldrh	r3, [r7, #6]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	3b04      	subs	r3, #4
 8002c08:	0112      	lsls	r2, r2, #4
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	761a      	strb	r2, [r3, #24]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	; 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f1c3 0307 	rsb	r3, r3, #7
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	bf28      	it	cs
 8002c42:	2304      	movcs	r3, #4
 8002c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2b06      	cmp	r3, #6
 8002c4c:	d902      	bls.n	8002c54 <NVIC_EncodePriority+0x30>
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3b03      	subs	r3, #3
 8002c52:	e000      	b.n	8002c56 <NVIC_EncodePriority+0x32>
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c58:	f04f 32ff 	mov.w	r2, #4294967295
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	401a      	ands	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	fa01 f303 	lsl.w	r3, r1, r3
 8002c76:	43d9      	mvns	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	4313      	orrs	r3, r2
         );
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3724      	adds	r7, #36	; 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff4c 	bl	8002b30 <__NVIC_SetPriorityGrouping>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cae:	f7ff ff63 	bl	8002b78 <__NVIC_GetPriorityGrouping>
 8002cb2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	68b9      	ldr	r1, [r7, #8]
 8002cb8:	6978      	ldr	r0, [r7, #20]
 8002cba:	f7ff ffb3 	bl	8002c24 <NVIC_EncodePriority>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff ff82 	bl	8002bd0 <__NVIC_SetPriority>
}
 8002ccc:	bf00      	nop
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	4603      	mov	r3, r0
 8002cdc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff56 	bl	8002b94 <__NVIC_EnableIRQ>
}
 8002ce8:	bf00      	nop
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002cf8:	f7ff fd62 	bl	80027c0 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e314      	b.n	8003332 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a66      	ldr	r2, [pc, #408]	; (8002ea8 <HAL_DMA_Init+0x1b8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d04a      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a65      	ldr	r2, [pc, #404]	; (8002eac <HAL_DMA_Init+0x1bc>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d045      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a63      	ldr	r2, [pc, #396]	; (8002eb0 <HAL_DMA_Init+0x1c0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d040      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a62      	ldr	r2, [pc, #392]	; (8002eb4 <HAL_DMA_Init+0x1c4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d03b      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a60      	ldr	r2, [pc, #384]	; (8002eb8 <HAL_DMA_Init+0x1c8>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d036      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a5f      	ldr	r2, [pc, #380]	; (8002ebc <HAL_DMA_Init+0x1cc>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d031      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a5d      	ldr	r2, [pc, #372]	; (8002ec0 <HAL_DMA_Init+0x1d0>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d02c      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a5c      	ldr	r2, [pc, #368]	; (8002ec4 <HAL_DMA_Init+0x1d4>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d027      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a5a      	ldr	r2, [pc, #360]	; (8002ec8 <HAL_DMA_Init+0x1d8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d022      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a59      	ldr	r2, [pc, #356]	; (8002ecc <HAL_DMA_Init+0x1dc>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d01d      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a57      	ldr	r2, [pc, #348]	; (8002ed0 <HAL_DMA_Init+0x1e0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d018      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a56      	ldr	r2, [pc, #344]	; (8002ed4 <HAL_DMA_Init+0x1e4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d013      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a54      	ldr	r2, [pc, #336]	; (8002ed8 <HAL_DMA_Init+0x1e8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d00e      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a53      	ldr	r2, [pc, #332]	; (8002edc <HAL_DMA_Init+0x1ec>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d009      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a51      	ldr	r2, [pc, #324]	; (8002ee0 <HAL_DMA_Init+0x1f0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d004      	beq.n	8002da8 <HAL_DMA_Init+0xb8>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a50      	ldr	r2, [pc, #320]	; (8002ee4 <HAL_DMA_Init+0x1f4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d101      	bne.n	8002dac <HAL_DMA_Init+0xbc>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_DMA_Init+0xbe>
 8002dac:	2300      	movs	r3, #0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 813c 	beq.w	800302c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a37      	ldr	r2, [pc, #220]	; (8002ea8 <HAL_DMA_Init+0x1b8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d04a      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a36      	ldr	r2, [pc, #216]	; (8002eac <HAL_DMA_Init+0x1bc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d045      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a34      	ldr	r2, [pc, #208]	; (8002eb0 <HAL_DMA_Init+0x1c0>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d040      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a33      	ldr	r2, [pc, #204]	; (8002eb4 <HAL_DMA_Init+0x1c4>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d03b      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a31      	ldr	r2, [pc, #196]	; (8002eb8 <HAL_DMA_Init+0x1c8>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d036      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a30      	ldr	r2, [pc, #192]	; (8002ebc <HAL_DMA_Init+0x1cc>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d031      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a2e      	ldr	r2, [pc, #184]	; (8002ec0 <HAL_DMA_Init+0x1d0>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d02c      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a2d      	ldr	r2, [pc, #180]	; (8002ec4 <HAL_DMA_Init+0x1d4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d027      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a2b      	ldr	r2, [pc, #172]	; (8002ec8 <HAL_DMA_Init+0x1d8>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d022      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a2a      	ldr	r2, [pc, #168]	; (8002ecc <HAL_DMA_Init+0x1dc>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d01d      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a28      	ldr	r2, [pc, #160]	; (8002ed0 <HAL_DMA_Init+0x1e0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d018      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a27      	ldr	r2, [pc, #156]	; (8002ed4 <HAL_DMA_Init+0x1e4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d013      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <HAL_DMA_Init+0x1e8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00e      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a24      	ldr	r2, [pc, #144]	; (8002edc <HAL_DMA_Init+0x1ec>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d009      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a22      	ldr	r2, [pc, #136]	; (8002ee0 <HAL_DMA_Init+0x1f0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d004      	beq.n	8002e64 <HAL_DMA_Init+0x174>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a21      	ldr	r2, [pc, #132]	; (8002ee4 <HAL_DMA_Init+0x1f4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d108      	bne.n	8002e76 <HAL_DMA_Init+0x186>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	e007      	b.n	8002e86 <HAL_DMA_Init+0x196>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0201 	bic.w	r2, r2, #1
 8002e84:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e86:	e02f      	b.n	8002ee8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e88:	f7ff fc9a 	bl	80027c0 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d928      	bls.n	8002ee8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2203      	movs	r2, #3
 8002ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e244      	b.n	8003332 <HAL_DMA_Init+0x642>
 8002ea8:	40020010 	.word	0x40020010
 8002eac:	40020028 	.word	0x40020028
 8002eb0:	40020040 	.word	0x40020040
 8002eb4:	40020058 	.word	0x40020058
 8002eb8:	40020070 	.word	0x40020070
 8002ebc:	40020088 	.word	0x40020088
 8002ec0:	400200a0 	.word	0x400200a0
 8002ec4:	400200b8 	.word	0x400200b8
 8002ec8:	40020410 	.word	0x40020410
 8002ecc:	40020428 	.word	0x40020428
 8002ed0:	40020440 	.word	0x40020440
 8002ed4:	40020458 	.word	0x40020458
 8002ed8:	40020470 	.word	0x40020470
 8002edc:	40020488 	.word	0x40020488
 8002ee0:	400204a0 	.word	0x400204a0
 8002ee4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1c8      	bne.n	8002e88 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	4b84      	ldr	r3, [pc, #528]	; (8003114 <HAL_DMA_Init+0x424>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002f0e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f1a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f26:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d107      	bne.n	8002f4c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f44:	4313      	orrs	r3, r2
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b28      	cmp	r3, #40	; 0x28
 8002f52:	d903      	bls.n	8002f5c <HAL_DMA_Init+0x26c>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b2e      	cmp	r3, #46	; 0x2e
 8002f5a:	d91f      	bls.n	8002f9c <HAL_DMA_Init+0x2ac>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	2b3e      	cmp	r3, #62	; 0x3e
 8002f62:	d903      	bls.n	8002f6c <HAL_DMA_Init+0x27c>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b42      	cmp	r3, #66	; 0x42
 8002f6a:	d917      	bls.n	8002f9c <HAL_DMA_Init+0x2ac>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b46      	cmp	r3, #70	; 0x46
 8002f72:	d903      	bls.n	8002f7c <HAL_DMA_Init+0x28c>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b48      	cmp	r3, #72	; 0x48
 8002f7a:	d90f      	bls.n	8002f9c <HAL_DMA_Init+0x2ac>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b4e      	cmp	r3, #78	; 0x4e
 8002f82:	d903      	bls.n	8002f8c <HAL_DMA_Init+0x29c>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b52      	cmp	r3, #82	; 0x52
 8002f8a:	d907      	bls.n	8002f9c <HAL_DMA_Init+0x2ac>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b73      	cmp	r3, #115	; 0x73
 8002f92:	d905      	bls.n	8002fa0 <HAL_DMA_Init+0x2b0>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b77      	cmp	r3, #119	; 0x77
 8002f9a:	d801      	bhi.n	8002fa0 <HAL_DMA_Init+0x2b0>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e000      	b.n	8002fa2 <HAL_DMA_Init+0x2b2>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fac:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f023 0307 	bic.w	r3, r3, #7
 8002fc4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd4:	2b04      	cmp	r3, #4
 8002fd6:	d117      	bne.n	8003008 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00e      	beq.n	8003008 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f001 fe26 	bl	8004c3c <DMA_CheckFifoParam>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d008      	beq.n	8003008 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2240      	movs	r2, #64	; 0x40
 8002ffa:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e194      	b.n	8003332 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f001 fd61 	bl	8004ad8 <DMA_CalcBaseAndBitshift>
 8003016:	4603      	mov	r3, r0
 8003018:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	223f      	movs	r2, #63	; 0x3f
 8003024:	409a      	lsls	r2, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	609a      	str	r2, [r3, #8]
 800302a:	e0ca      	b.n	80031c2 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a39      	ldr	r2, [pc, #228]	; (8003118 <HAL_DMA_Init+0x428>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d022      	beq.n	800307c <HAL_DMA_Init+0x38c>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a38      	ldr	r2, [pc, #224]	; (800311c <HAL_DMA_Init+0x42c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d01d      	beq.n	800307c <HAL_DMA_Init+0x38c>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a36      	ldr	r2, [pc, #216]	; (8003120 <HAL_DMA_Init+0x430>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d018      	beq.n	800307c <HAL_DMA_Init+0x38c>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a35      	ldr	r2, [pc, #212]	; (8003124 <HAL_DMA_Init+0x434>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d013      	beq.n	800307c <HAL_DMA_Init+0x38c>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a33      	ldr	r2, [pc, #204]	; (8003128 <HAL_DMA_Init+0x438>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00e      	beq.n	800307c <HAL_DMA_Init+0x38c>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a32      	ldr	r2, [pc, #200]	; (800312c <HAL_DMA_Init+0x43c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d009      	beq.n	800307c <HAL_DMA_Init+0x38c>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a30      	ldr	r2, [pc, #192]	; (8003130 <HAL_DMA_Init+0x440>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d004      	beq.n	800307c <HAL_DMA_Init+0x38c>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a2f      	ldr	r2, [pc, #188]	; (8003134 <HAL_DMA_Init+0x444>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d101      	bne.n	8003080 <HAL_DMA_Init+0x390>
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <HAL_DMA_Init+0x392>
 8003080:	2300      	movs	r3, #0
 8003082:	2b00      	cmp	r3, #0
 8003084:	f000 8094 	beq.w	80031b0 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a22      	ldr	r2, [pc, #136]	; (8003118 <HAL_DMA_Init+0x428>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d021      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a21      	ldr	r2, [pc, #132]	; (800311c <HAL_DMA_Init+0x42c>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d01c      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a1f      	ldr	r2, [pc, #124]	; (8003120 <HAL_DMA_Init+0x430>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d017      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1e      	ldr	r2, [pc, #120]	; (8003124 <HAL_DMA_Init+0x434>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d012      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1c      	ldr	r2, [pc, #112]	; (8003128 <HAL_DMA_Init+0x438>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d00d      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1b      	ldr	r2, [pc, #108]	; (800312c <HAL_DMA_Init+0x43c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d008      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a19      	ldr	r2, [pc, #100]	; (8003130 <HAL_DMA_Init+0x440>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d003      	beq.n	80030d6 <HAL_DMA_Init+0x3e6>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a18      	ldr	r2, [pc, #96]	; (8003134 <HAL_DMA_Init+0x444>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <HAL_DMA_Init+0x448>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	2b40      	cmp	r3, #64	; 0x40
 80030fe:	d01d      	beq.n	800313c <HAL_DMA_Init+0x44c>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	2b80      	cmp	r3, #128	; 0x80
 8003106:	d102      	bne.n	800310e <HAL_DMA_Init+0x41e>
 8003108:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800310c:	e017      	b.n	800313e <HAL_DMA_Init+0x44e>
 800310e:	2300      	movs	r3, #0
 8003110:	e015      	b.n	800313e <HAL_DMA_Init+0x44e>
 8003112:	bf00      	nop
 8003114:	fe10803f 	.word	0xfe10803f
 8003118:	58025408 	.word	0x58025408
 800311c:	5802541c 	.word	0x5802541c
 8003120:	58025430 	.word	0x58025430
 8003124:	58025444 	.word	0x58025444
 8003128:	58025458 	.word	0x58025458
 800312c:	5802546c 	.word	0x5802546c
 8003130:	58025480 	.word	0x58025480
 8003134:	58025494 	.word	0x58025494
 8003138:	fffe000f 	.word	0xfffe000f
 800313c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	68d2      	ldr	r2, [r2, #12]
 8003142:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003144:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800314c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003154:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800315c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003164:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800316c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	4313      	orrs	r3, r2
 8003172:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	4b6e      	ldr	r3, [pc, #440]	; (800333c <HAL_DMA_Init+0x64c>)
 8003184:	4413      	add	r3, r2
 8003186:	4a6e      	ldr	r2, [pc, #440]	; (8003340 <HAL_DMA_Init+0x650>)
 8003188:	fba2 2303 	umull	r2, r3, r2, r3
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	009a      	lsls	r2, r3, #2
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f001 fc9f 	bl	8004ad8 <DMA_CalcBaseAndBitshift>
 800319a:	4603      	mov	r3, r0
 800319c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	2201      	movs	r2, #1
 80031a8:	409a      	lsls	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	e008      	b.n	80031c2 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2240      	movs	r2, #64	; 0x40
 80031b4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2203      	movs	r2, #3
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0b7      	b.n	8003332 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a5f      	ldr	r2, [pc, #380]	; (8003344 <HAL_DMA_Init+0x654>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d072      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a5d      	ldr	r2, [pc, #372]	; (8003348 <HAL_DMA_Init+0x658>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d06d      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a5c      	ldr	r2, [pc, #368]	; (800334c <HAL_DMA_Init+0x65c>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d068      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a5a      	ldr	r2, [pc, #360]	; (8003350 <HAL_DMA_Init+0x660>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d063      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a59      	ldr	r2, [pc, #356]	; (8003354 <HAL_DMA_Init+0x664>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d05e      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a57      	ldr	r2, [pc, #348]	; (8003358 <HAL_DMA_Init+0x668>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d059      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a56      	ldr	r2, [pc, #344]	; (800335c <HAL_DMA_Init+0x66c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d054      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a54      	ldr	r2, [pc, #336]	; (8003360 <HAL_DMA_Init+0x670>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d04f      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a53      	ldr	r2, [pc, #332]	; (8003364 <HAL_DMA_Init+0x674>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d04a      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a51      	ldr	r2, [pc, #324]	; (8003368 <HAL_DMA_Init+0x678>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d045      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a50      	ldr	r2, [pc, #320]	; (800336c <HAL_DMA_Init+0x67c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d040      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a4e      	ldr	r2, [pc, #312]	; (8003370 <HAL_DMA_Init+0x680>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d03b      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a4d      	ldr	r2, [pc, #308]	; (8003374 <HAL_DMA_Init+0x684>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d036      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a4b      	ldr	r2, [pc, #300]	; (8003378 <HAL_DMA_Init+0x688>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d031      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a4a      	ldr	r2, [pc, #296]	; (800337c <HAL_DMA_Init+0x68c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d02c      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a48      	ldr	r2, [pc, #288]	; (8003380 <HAL_DMA_Init+0x690>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d027      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a47      	ldr	r2, [pc, #284]	; (8003384 <HAL_DMA_Init+0x694>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d022      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a45      	ldr	r2, [pc, #276]	; (8003388 <HAL_DMA_Init+0x698>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d01d      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a44      	ldr	r2, [pc, #272]	; (800338c <HAL_DMA_Init+0x69c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d018      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	; (8003390 <HAL_DMA_Init+0x6a0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	; (8003394 <HAL_DMA_Init+0x6a4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d00e      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	; (8003398 <HAL_DMA_Init+0x6a8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d009      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	; (800339c <HAL_DMA_Init+0x6ac>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d004      	beq.n	80032b2 <HAL_DMA_Init+0x5c2>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	; (80033a0 <HAL_DMA_Init+0x6b0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d101      	bne.n	80032b6 <HAL_DMA_Init+0x5c6>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_DMA_Init+0x5c8>
 80032b6:	2300      	movs	r3, #0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d032      	beq.n	8003322 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f001 fd39 	bl	8004d34 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b80      	cmp	r3, #128	; 0x80
 80032c8:	d102      	bne.n	80032d0 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80032e4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d010      	beq.n	8003310 <HAL_DMA_Init+0x620>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d80c      	bhi.n	8003310 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f001 fdb6 	bl	8004e68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800330c:	605a      	str	r2, [r3, #4]
 800330e:	e008      	b.n	8003322 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3718      	adds	r7, #24
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	a7fdabf8 	.word	0xa7fdabf8
 8003340:	cccccccd 	.word	0xcccccccd
 8003344:	40020010 	.word	0x40020010
 8003348:	40020028 	.word	0x40020028
 800334c:	40020040 	.word	0x40020040
 8003350:	40020058 	.word	0x40020058
 8003354:	40020070 	.word	0x40020070
 8003358:	40020088 	.word	0x40020088
 800335c:	400200a0 	.word	0x400200a0
 8003360:	400200b8 	.word	0x400200b8
 8003364:	40020410 	.word	0x40020410
 8003368:	40020428 	.word	0x40020428
 800336c:	40020440 	.word	0x40020440
 8003370:	40020458 	.word	0x40020458
 8003374:	40020470 	.word	0x40020470
 8003378:	40020488 	.word	0x40020488
 800337c:	400204a0 	.word	0x400204a0
 8003380:	400204b8 	.word	0x400204b8
 8003384:	58025408 	.word	0x58025408
 8003388:	5802541c 	.word	0x5802541c
 800338c:	58025430 	.word	0x58025430
 8003390:	58025444 	.word	0x58025444
 8003394:	58025458 	.word	0x58025458
 8003398:	5802546c 	.word	0x5802546c
 800339c:	58025480 	.word	0x58025480
 80033a0:	58025494 	.word	0x58025494

080033a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
 80033b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033b2:	2300      	movs	r3, #0
 80033b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e226      	b.n	800380e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_DMA_Start_IT+0x2a>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e21f      	b.n	800380e <HAL_DMA_Start_IT+0x46a>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b01      	cmp	r3, #1
 80033e0:	f040 820a 	bne.w	80037f8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a68      	ldr	r2, [pc, #416]	; (8003598 <HAL_DMA_Start_IT+0x1f4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d04a      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a66      	ldr	r2, [pc, #408]	; (800359c <HAL_DMA_Start_IT+0x1f8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d045      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a65      	ldr	r2, [pc, #404]	; (80035a0 <HAL_DMA_Start_IT+0x1fc>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d040      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a63      	ldr	r2, [pc, #396]	; (80035a4 <HAL_DMA_Start_IT+0x200>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d03b      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a62      	ldr	r2, [pc, #392]	; (80035a8 <HAL_DMA_Start_IT+0x204>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d036      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a60      	ldr	r2, [pc, #384]	; (80035ac <HAL_DMA_Start_IT+0x208>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d031      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a5f      	ldr	r2, [pc, #380]	; (80035b0 <HAL_DMA_Start_IT+0x20c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d02c      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a5d      	ldr	r2, [pc, #372]	; (80035b4 <HAL_DMA_Start_IT+0x210>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d027      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a5c      	ldr	r2, [pc, #368]	; (80035b8 <HAL_DMA_Start_IT+0x214>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d022      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a5a      	ldr	r2, [pc, #360]	; (80035bc <HAL_DMA_Start_IT+0x218>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d01d      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a59      	ldr	r2, [pc, #356]	; (80035c0 <HAL_DMA_Start_IT+0x21c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d018      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a57      	ldr	r2, [pc, #348]	; (80035c4 <HAL_DMA_Start_IT+0x220>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d013      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a56      	ldr	r2, [pc, #344]	; (80035c8 <HAL_DMA_Start_IT+0x224>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d00e      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a54      	ldr	r2, [pc, #336]	; (80035cc <HAL_DMA_Start_IT+0x228>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d009      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a53      	ldr	r2, [pc, #332]	; (80035d0 <HAL_DMA_Start_IT+0x22c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d004      	beq.n	8003492 <HAL_DMA_Start_IT+0xee>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a51      	ldr	r2, [pc, #324]	; (80035d4 <HAL_DMA_Start_IT+0x230>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d108      	bne.n	80034a4 <HAL_DMA_Start_IT+0x100>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e007      	b.n	80034b4 <HAL_DMA_Start_IT+0x110>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0201 	bic.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	68b9      	ldr	r1, [r7, #8]
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f001 f960 	bl	8004780 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a34      	ldr	r2, [pc, #208]	; (8003598 <HAL_DMA_Start_IT+0x1f4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d04a      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a33      	ldr	r2, [pc, #204]	; (800359c <HAL_DMA_Start_IT+0x1f8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d045      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a31      	ldr	r2, [pc, #196]	; (80035a0 <HAL_DMA_Start_IT+0x1fc>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d040      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a30      	ldr	r2, [pc, #192]	; (80035a4 <HAL_DMA_Start_IT+0x200>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d03b      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a2e      	ldr	r2, [pc, #184]	; (80035a8 <HAL_DMA_Start_IT+0x204>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d036      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a2d      	ldr	r2, [pc, #180]	; (80035ac <HAL_DMA_Start_IT+0x208>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d031      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a2b      	ldr	r2, [pc, #172]	; (80035b0 <HAL_DMA_Start_IT+0x20c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d02c      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a2a      	ldr	r2, [pc, #168]	; (80035b4 <HAL_DMA_Start_IT+0x210>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d027      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a28      	ldr	r2, [pc, #160]	; (80035b8 <HAL_DMA_Start_IT+0x214>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d022      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a27      	ldr	r2, [pc, #156]	; (80035bc <HAL_DMA_Start_IT+0x218>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d01d      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a25      	ldr	r2, [pc, #148]	; (80035c0 <HAL_DMA_Start_IT+0x21c>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d018      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a24      	ldr	r2, [pc, #144]	; (80035c4 <HAL_DMA_Start_IT+0x220>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d013      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a22      	ldr	r2, [pc, #136]	; (80035c8 <HAL_DMA_Start_IT+0x224>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00e      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a21      	ldr	r2, [pc, #132]	; (80035cc <HAL_DMA_Start_IT+0x228>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d009      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1f      	ldr	r2, [pc, #124]	; (80035d0 <HAL_DMA_Start_IT+0x22c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d004      	beq.n	8003560 <HAL_DMA_Start_IT+0x1bc>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a1e      	ldr	r2, [pc, #120]	; (80035d4 <HAL_DMA_Start_IT+0x230>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d101      	bne.n	8003564 <HAL_DMA_Start_IT+0x1c0>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_DMA_Start_IT+0x1c2>
 8003564:	2300      	movs	r3, #0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d036      	beq.n	80035d8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f023 021e 	bic.w	r2, r3, #30
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0216 	orr.w	r2, r2, #22
 800357c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	2b00      	cmp	r3, #0
 8003584:	d03e      	beq.n	8003604 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f042 0208 	orr.w	r2, r2, #8
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	e035      	b.n	8003604 <HAL_DMA_Start_IT+0x260>
 8003598:	40020010 	.word	0x40020010
 800359c:	40020028 	.word	0x40020028
 80035a0:	40020040 	.word	0x40020040
 80035a4:	40020058 	.word	0x40020058
 80035a8:	40020070 	.word	0x40020070
 80035ac:	40020088 	.word	0x40020088
 80035b0:	400200a0 	.word	0x400200a0
 80035b4:	400200b8 	.word	0x400200b8
 80035b8:	40020410 	.word	0x40020410
 80035bc:	40020428 	.word	0x40020428
 80035c0:	40020440 	.word	0x40020440
 80035c4:	40020458 	.word	0x40020458
 80035c8:	40020470 	.word	0x40020470
 80035cc:	40020488 	.word	0x40020488
 80035d0:	400204a0 	.word	0x400204a0
 80035d4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 020e 	bic.w	r2, r3, #14
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 020a 	orr.w	r2, r2, #10
 80035ea:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0204 	orr.w	r2, r2, #4
 8003602:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a83      	ldr	r2, [pc, #524]	; (8003818 <HAL_DMA_Start_IT+0x474>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d072      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a82      	ldr	r2, [pc, #520]	; (800381c <HAL_DMA_Start_IT+0x478>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d06d      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a80      	ldr	r2, [pc, #512]	; (8003820 <HAL_DMA_Start_IT+0x47c>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d068      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a7f      	ldr	r2, [pc, #508]	; (8003824 <HAL_DMA_Start_IT+0x480>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d063      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a7d      	ldr	r2, [pc, #500]	; (8003828 <HAL_DMA_Start_IT+0x484>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d05e      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a7c      	ldr	r2, [pc, #496]	; (800382c <HAL_DMA_Start_IT+0x488>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d059      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a7a      	ldr	r2, [pc, #488]	; (8003830 <HAL_DMA_Start_IT+0x48c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d054      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a79      	ldr	r2, [pc, #484]	; (8003834 <HAL_DMA_Start_IT+0x490>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d04f      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a77      	ldr	r2, [pc, #476]	; (8003838 <HAL_DMA_Start_IT+0x494>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d04a      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a76      	ldr	r2, [pc, #472]	; (800383c <HAL_DMA_Start_IT+0x498>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d045      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a74      	ldr	r2, [pc, #464]	; (8003840 <HAL_DMA_Start_IT+0x49c>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d040      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a73      	ldr	r2, [pc, #460]	; (8003844 <HAL_DMA_Start_IT+0x4a0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d03b      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a71      	ldr	r2, [pc, #452]	; (8003848 <HAL_DMA_Start_IT+0x4a4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d036      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a70      	ldr	r2, [pc, #448]	; (800384c <HAL_DMA_Start_IT+0x4a8>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d031      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a6e      	ldr	r2, [pc, #440]	; (8003850 <HAL_DMA_Start_IT+0x4ac>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d02c      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a6d      	ldr	r2, [pc, #436]	; (8003854 <HAL_DMA_Start_IT+0x4b0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d027      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a6b      	ldr	r2, [pc, #428]	; (8003858 <HAL_DMA_Start_IT+0x4b4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d022      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a6a      	ldr	r2, [pc, #424]	; (800385c <HAL_DMA_Start_IT+0x4b8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d01d      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a68      	ldr	r2, [pc, #416]	; (8003860 <HAL_DMA_Start_IT+0x4bc>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d018      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a67      	ldr	r2, [pc, #412]	; (8003864 <HAL_DMA_Start_IT+0x4c0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d013      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a65      	ldr	r2, [pc, #404]	; (8003868 <HAL_DMA_Start_IT+0x4c4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00e      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a64      	ldr	r2, [pc, #400]	; (800386c <HAL_DMA_Start_IT+0x4c8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d009      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a62      	ldr	r2, [pc, #392]	; (8003870 <HAL_DMA_Start_IT+0x4cc>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d004      	beq.n	80036f4 <HAL_DMA_Start_IT+0x350>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a61      	ldr	r2, [pc, #388]	; (8003874 <HAL_DMA_Start_IT+0x4d0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d101      	bne.n	80036f8 <HAL_DMA_Start_IT+0x354>
 80036f4:	2301      	movs	r3, #1
 80036f6:	e000      	b.n	80036fa <HAL_DMA_Start_IT+0x356>
 80036f8:	2300      	movs	r3, #0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01a      	beq.n	8003734 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d007      	beq.n	800371c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003716:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800371a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003720:	2b00      	cmp	r3, #0
 8003722:	d007      	beq.n	8003734 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800372e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003732:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a37      	ldr	r2, [pc, #220]	; (8003818 <HAL_DMA_Start_IT+0x474>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d04a      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a36      	ldr	r2, [pc, #216]	; (800381c <HAL_DMA_Start_IT+0x478>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d045      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a34      	ldr	r2, [pc, #208]	; (8003820 <HAL_DMA_Start_IT+0x47c>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d040      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a33      	ldr	r2, [pc, #204]	; (8003824 <HAL_DMA_Start_IT+0x480>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d03b      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a31      	ldr	r2, [pc, #196]	; (8003828 <HAL_DMA_Start_IT+0x484>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d036      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a30      	ldr	r2, [pc, #192]	; (800382c <HAL_DMA_Start_IT+0x488>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d031      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a2e      	ldr	r2, [pc, #184]	; (8003830 <HAL_DMA_Start_IT+0x48c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d02c      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2d      	ldr	r2, [pc, #180]	; (8003834 <HAL_DMA_Start_IT+0x490>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d027      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a2b      	ldr	r2, [pc, #172]	; (8003838 <HAL_DMA_Start_IT+0x494>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d022      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a2a      	ldr	r2, [pc, #168]	; (800383c <HAL_DMA_Start_IT+0x498>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d01d      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a28      	ldr	r2, [pc, #160]	; (8003840 <HAL_DMA_Start_IT+0x49c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d018      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a27      	ldr	r2, [pc, #156]	; (8003844 <HAL_DMA_Start_IT+0x4a0>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d013      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a25      	ldr	r2, [pc, #148]	; (8003848 <HAL_DMA_Start_IT+0x4a4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00e      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a24      	ldr	r2, [pc, #144]	; (800384c <HAL_DMA_Start_IT+0x4a8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d009      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a22      	ldr	r2, [pc, #136]	; (8003850 <HAL_DMA_Start_IT+0x4ac>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d004      	beq.n	80037d4 <HAL_DMA_Start_IT+0x430>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a21      	ldr	r2, [pc, #132]	; (8003854 <HAL_DMA_Start_IT+0x4b0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d108      	bne.n	80037e6 <HAL_DMA_Start_IT+0x442>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	e012      	b.n	800380c <HAL_DMA_Start_IT+0x468>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f042 0201 	orr.w	r2, r2, #1
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	e009      	b.n	800380c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003806:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800380c:	7dfb      	ldrb	r3, [r7, #23]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40020010 	.word	0x40020010
 800381c:	40020028 	.word	0x40020028
 8003820:	40020040 	.word	0x40020040
 8003824:	40020058 	.word	0x40020058
 8003828:	40020070 	.word	0x40020070
 800382c:	40020088 	.word	0x40020088
 8003830:	400200a0 	.word	0x400200a0
 8003834:	400200b8 	.word	0x400200b8
 8003838:	40020410 	.word	0x40020410
 800383c:	40020428 	.word	0x40020428
 8003840:	40020440 	.word	0x40020440
 8003844:	40020458 	.word	0x40020458
 8003848:	40020470 	.word	0x40020470
 800384c:	40020488 	.word	0x40020488
 8003850:	400204a0 	.word	0x400204a0
 8003854:	400204b8 	.word	0x400204b8
 8003858:	58025408 	.word	0x58025408
 800385c:	5802541c 	.word	0x5802541c
 8003860:	58025430 	.word	0x58025430
 8003864:	58025444 	.word	0x58025444
 8003868:	58025458 	.word	0x58025458
 800386c:	5802546c 	.word	0x5802546c
 8003870:	58025480 	.word	0x58025480
 8003874:	58025494 	.word	0x58025494

08003878 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08a      	sub	sp, #40	; 0x28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003884:	4b67      	ldr	r3, [pc, #412]	; (8003a24 <HAL_DMA_IRQHandler+0x1ac>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a67      	ldr	r2, [pc, #412]	; (8003a28 <HAL_DMA_IRQHandler+0x1b0>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	0a9b      	lsrs	r3, r3, #10
 8003890:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003896:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a5f      	ldr	r2, [pc, #380]	; (8003a2c <HAL_DMA_IRQHandler+0x1b4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d04a      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a5d      	ldr	r2, [pc, #372]	; (8003a30 <HAL_DMA_IRQHandler+0x1b8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d045      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a5c      	ldr	r2, [pc, #368]	; (8003a34 <HAL_DMA_IRQHandler+0x1bc>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d040      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a5a      	ldr	r2, [pc, #360]	; (8003a38 <HAL_DMA_IRQHandler+0x1c0>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d03b      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a59      	ldr	r2, [pc, #356]	; (8003a3c <HAL_DMA_IRQHandler+0x1c4>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d036      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a57      	ldr	r2, [pc, #348]	; (8003a40 <HAL_DMA_IRQHandler+0x1c8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d031      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a56      	ldr	r2, [pc, #344]	; (8003a44 <HAL_DMA_IRQHandler+0x1cc>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d02c      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a54      	ldr	r2, [pc, #336]	; (8003a48 <HAL_DMA_IRQHandler+0x1d0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d027      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a53      	ldr	r2, [pc, #332]	; (8003a4c <HAL_DMA_IRQHandler+0x1d4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d022      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a51      	ldr	r2, [pc, #324]	; (8003a50 <HAL_DMA_IRQHandler+0x1d8>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d01d      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a50      	ldr	r2, [pc, #320]	; (8003a54 <HAL_DMA_IRQHandler+0x1dc>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d018      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a4e      	ldr	r2, [pc, #312]	; (8003a58 <HAL_DMA_IRQHandler+0x1e0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d013      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a4d      	ldr	r2, [pc, #308]	; (8003a5c <HAL_DMA_IRQHandler+0x1e4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d00e      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a4b      	ldr	r2, [pc, #300]	; (8003a60 <HAL_DMA_IRQHandler+0x1e8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d009      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a4a      	ldr	r2, [pc, #296]	; (8003a64 <HAL_DMA_IRQHandler+0x1ec>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d004      	beq.n	800394a <HAL_DMA_IRQHandler+0xd2>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a48      	ldr	r2, [pc, #288]	; (8003a68 <HAL_DMA_IRQHandler+0x1f0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d101      	bne.n	800394e <HAL_DMA_IRQHandler+0xd6>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_DMA_IRQHandler+0xd8>
 800394e:	2300      	movs	r3, #0
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 842b 	beq.w	80041ac <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800395a:	f003 031f 	and.w	r3, r3, #31
 800395e:	2208      	movs	r2, #8
 8003960:	409a      	lsls	r2, r3
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 80a2 	beq.w	8003ab0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a2e      	ldr	r2, [pc, #184]	; (8003a2c <HAL_DMA_IRQHandler+0x1b4>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d04a      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a2d      	ldr	r2, [pc, #180]	; (8003a30 <HAL_DMA_IRQHandler+0x1b8>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d045      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a2b      	ldr	r2, [pc, #172]	; (8003a34 <HAL_DMA_IRQHandler+0x1bc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d040      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a2a      	ldr	r2, [pc, #168]	; (8003a38 <HAL_DMA_IRQHandler+0x1c0>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d03b      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a28      	ldr	r2, [pc, #160]	; (8003a3c <HAL_DMA_IRQHandler+0x1c4>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d036      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a27      	ldr	r2, [pc, #156]	; (8003a40 <HAL_DMA_IRQHandler+0x1c8>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d031      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a25      	ldr	r2, [pc, #148]	; (8003a44 <HAL_DMA_IRQHandler+0x1cc>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02c      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a24      	ldr	r2, [pc, #144]	; (8003a48 <HAL_DMA_IRQHandler+0x1d0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d027      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a22      	ldr	r2, [pc, #136]	; (8003a4c <HAL_DMA_IRQHandler+0x1d4>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d022      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a21      	ldr	r2, [pc, #132]	; (8003a50 <HAL_DMA_IRQHandler+0x1d8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d01d      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a1f      	ldr	r2, [pc, #124]	; (8003a54 <HAL_DMA_IRQHandler+0x1dc>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d018      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a1e      	ldr	r2, [pc, #120]	; (8003a58 <HAL_DMA_IRQHandler+0x1e0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d013      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a1c      	ldr	r2, [pc, #112]	; (8003a5c <HAL_DMA_IRQHandler+0x1e4>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d00e      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a1b      	ldr	r2, [pc, #108]	; (8003a60 <HAL_DMA_IRQHandler+0x1e8>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d009      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a19      	ldr	r2, [pc, #100]	; (8003a64 <HAL_DMA_IRQHandler+0x1ec>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d004      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x194>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a18      	ldr	r2, [pc, #96]	; (8003a68 <HAL_DMA_IRQHandler+0x1f0>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d12f      	bne.n	8003a6c <HAL_DMA_IRQHandler+0x1f4>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0304 	and.w	r3, r3, #4
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	bf14      	ite	ne
 8003a1a:	2301      	movne	r3, #1
 8003a1c:	2300      	moveq	r3, #0
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	e02e      	b.n	8003a80 <HAL_DMA_IRQHandler+0x208>
 8003a22:	bf00      	nop
 8003a24:	20000004 	.word	0x20000004
 8003a28:	1b4e81b5 	.word	0x1b4e81b5
 8003a2c:	40020010 	.word	0x40020010
 8003a30:	40020028 	.word	0x40020028
 8003a34:	40020040 	.word	0x40020040
 8003a38:	40020058 	.word	0x40020058
 8003a3c:	40020070 	.word	0x40020070
 8003a40:	40020088 	.word	0x40020088
 8003a44:	400200a0 	.word	0x400200a0
 8003a48:	400200b8 	.word	0x400200b8
 8003a4c:	40020410 	.word	0x40020410
 8003a50:	40020428 	.word	0x40020428
 8003a54:	40020440 	.word	0x40020440
 8003a58:	40020458 	.word	0x40020458
 8003a5c:	40020470 	.word	0x40020470
 8003a60:	40020488 	.word	0x40020488
 8003a64:	400204a0 	.word	0x400204a0
 8003a68:	400204b8 	.word	0x400204b8
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bf14      	ite	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	2300      	moveq	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d015      	beq.n	8003ab0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0204 	bic.w	r2, r2, #4
 8003a92:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a98:	f003 031f 	and.w	r3, r3, #31
 8003a9c:	2208      	movs	r2, #8
 8003a9e:	409a      	lsls	r2, r3
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa8:	f043 0201 	orr.w	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	fa22 f303 	lsr.w	r3, r2, r3
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d06e      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a69      	ldr	r2, [pc, #420]	; (8003c70 <HAL_DMA_IRQHandler+0x3f8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d04a      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a67      	ldr	r2, [pc, #412]	; (8003c74 <HAL_DMA_IRQHandler+0x3fc>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d045      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a66      	ldr	r2, [pc, #408]	; (8003c78 <HAL_DMA_IRQHandler+0x400>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d040      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a64      	ldr	r2, [pc, #400]	; (8003c7c <HAL_DMA_IRQHandler+0x404>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d03b      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a63      	ldr	r2, [pc, #396]	; (8003c80 <HAL_DMA_IRQHandler+0x408>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d036      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a61      	ldr	r2, [pc, #388]	; (8003c84 <HAL_DMA_IRQHandler+0x40c>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d031      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a60      	ldr	r2, [pc, #384]	; (8003c88 <HAL_DMA_IRQHandler+0x410>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d02c      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a5e      	ldr	r2, [pc, #376]	; (8003c8c <HAL_DMA_IRQHandler+0x414>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d027      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a5d      	ldr	r2, [pc, #372]	; (8003c90 <HAL_DMA_IRQHandler+0x418>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d022      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a5b      	ldr	r2, [pc, #364]	; (8003c94 <HAL_DMA_IRQHandler+0x41c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d01d      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a5a      	ldr	r2, [pc, #360]	; (8003c98 <HAL_DMA_IRQHandler+0x420>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d018      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a58      	ldr	r2, [pc, #352]	; (8003c9c <HAL_DMA_IRQHandler+0x424>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d013      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a57      	ldr	r2, [pc, #348]	; (8003ca0 <HAL_DMA_IRQHandler+0x428>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d00e      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a55      	ldr	r2, [pc, #340]	; (8003ca4 <HAL_DMA_IRQHandler+0x42c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d009      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a54      	ldr	r2, [pc, #336]	; (8003ca8 <HAL_DMA_IRQHandler+0x430>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d004      	beq.n	8003b66 <HAL_DMA_IRQHandler+0x2ee>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a52      	ldr	r2, [pc, #328]	; (8003cac <HAL_DMA_IRQHandler+0x434>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d10a      	bne.n	8003b7c <HAL_DMA_IRQHandler+0x304>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	bf14      	ite	ne
 8003b74:	2301      	movne	r3, #1
 8003b76:	2300      	moveq	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	e003      	b.n	8003b84 <HAL_DMA_IRQHandler+0x30c>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2300      	movs	r3, #0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00d      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8c:	f003 031f 	and.w	r3, r3, #31
 8003b90:	2201      	movs	r2, #1
 8003b92:	409a      	lsls	r2, r3
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9c:	f043 0202 	orr.w	r2, r3, #2
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	2204      	movs	r2, #4
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 808f 	beq.w	8003cd8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a2c      	ldr	r2, [pc, #176]	; (8003c70 <HAL_DMA_IRQHandler+0x3f8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d04a      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a2a      	ldr	r2, [pc, #168]	; (8003c74 <HAL_DMA_IRQHandler+0x3fc>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d045      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a29      	ldr	r2, [pc, #164]	; (8003c78 <HAL_DMA_IRQHandler+0x400>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d040      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a27      	ldr	r2, [pc, #156]	; (8003c7c <HAL_DMA_IRQHandler+0x404>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d03b      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a26      	ldr	r2, [pc, #152]	; (8003c80 <HAL_DMA_IRQHandler+0x408>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d036      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a24      	ldr	r2, [pc, #144]	; (8003c84 <HAL_DMA_IRQHandler+0x40c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d031      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a23      	ldr	r2, [pc, #140]	; (8003c88 <HAL_DMA_IRQHandler+0x410>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d02c      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a21      	ldr	r2, [pc, #132]	; (8003c8c <HAL_DMA_IRQHandler+0x414>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d027      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a20      	ldr	r2, [pc, #128]	; (8003c90 <HAL_DMA_IRQHandler+0x418>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d022      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <HAL_DMA_IRQHandler+0x41c>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d01d      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a1d      	ldr	r2, [pc, #116]	; (8003c98 <HAL_DMA_IRQHandler+0x420>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d018      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1b      	ldr	r2, [pc, #108]	; (8003c9c <HAL_DMA_IRQHandler+0x424>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d013      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a1a      	ldr	r2, [pc, #104]	; (8003ca0 <HAL_DMA_IRQHandler+0x428>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d00e      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a18      	ldr	r2, [pc, #96]	; (8003ca4 <HAL_DMA_IRQHandler+0x42c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d009      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a17      	ldr	r2, [pc, #92]	; (8003ca8 <HAL_DMA_IRQHandler+0x430>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d004      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x3e2>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a15      	ldr	r2, [pc, #84]	; (8003cac <HAL_DMA_IRQHandler+0x434>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d12a      	bne.n	8003cb0 <HAL_DMA_IRQHandler+0x438>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf14      	ite	ne
 8003c68:	2301      	movne	r3, #1
 8003c6a:	2300      	moveq	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	e023      	b.n	8003cb8 <HAL_DMA_IRQHandler+0x440>
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	40020040 	.word	0x40020040
 8003c7c:	40020058 	.word	0x40020058
 8003c80:	40020070 	.word	0x40020070
 8003c84:	40020088 	.word	0x40020088
 8003c88:	400200a0 	.word	0x400200a0
 8003c8c:	400200b8 	.word	0x400200b8
 8003c90:	40020410 	.word	0x40020410
 8003c94:	40020428 	.word	0x40020428
 8003c98:	40020440 	.word	0x40020440
 8003c9c:	40020458 	.word	0x40020458
 8003ca0:	40020470 	.word	0x40020470
 8003ca4:	40020488 	.word	0x40020488
 8003ca8:	400204a0 	.word	0x400204a0
 8003cac:	400204b8 	.word	0x400204b8
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d00d      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc0:	f003 031f 	and.w	r3, r3, #31
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd0:	f043 0204 	orr.w	r2, r3, #4
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cdc:	f003 031f 	and.w	r3, r3, #31
 8003ce0:	2210      	movs	r2, #16
 8003ce2:	409a      	lsls	r2, r3
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 80a6 	beq.w	8003e3a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a85      	ldr	r2, [pc, #532]	; (8003f08 <HAL_DMA_IRQHandler+0x690>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d04a      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a83      	ldr	r2, [pc, #524]	; (8003f0c <HAL_DMA_IRQHandler+0x694>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d045      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a82      	ldr	r2, [pc, #520]	; (8003f10 <HAL_DMA_IRQHandler+0x698>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d040      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a80      	ldr	r2, [pc, #512]	; (8003f14 <HAL_DMA_IRQHandler+0x69c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d03b      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a7f      	ldr	r2, [pc, #508]	; (8003f18 <HAL_DMA_IRQHandler+0x6a0>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d036      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7d      	ldr	r2, [pc, #500]	; (8003f1c <HAL_DMA_IRQHandler+0x6a4>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d031      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a7c      	ldr	r2, [pc, #496]	; (8003f20 <HAL_DMA_IRQHandler+0x6a8>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d02c      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a7a      	ldr	r2, [pc, #488]	; (8003f24 <HAL_DMA_IRQHandler+0x6ac>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d027      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a79      	ldr	r2, [pc, #484]	; (8003f28 <HAL_DMA_IRQHandler+0x6b0>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d022      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a77      	ldr	r2, [pc, #476]	; (8003f2c <HAL_DMA_IRQHandler+0x6b4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d01d      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a76      	ldr	r2, [pc, #472]	; (8003f30 <HAL_DMA_IRQHandler+0x6b8>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d018      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a74      	ldr	r2, [pc, #464]	; (8003f34 <HAL_DMA_IRQHandler+0x6bc>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d013      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a73      	ldr	r2, [pc, #460]	; (8003f38 <HAL_DMA_IRQHandler+0x6c0>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d00e      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a71      	ldr	r2, [pc, #452]	; (8003f3c <HAL_DMA_IRQHandler+0x6c4>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d009      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a70      	ldr	r2, [pc, #448]	; (8003f40 <HAL_DMA_IRQHandler+0x6c8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d004      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x516>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a6e      	ldr	r2, [pc, #440]	; (8003f44 <HAL_DMA_IRQHandler+0x6cc>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d10a      	bne.n	8003da4 <HAL_DMA_IRQHandler+0x52c>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0308 	and.w	r3, r3, #8
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bf14      	ite	ne
 8003d9c:	2301      	movne	r3, #1
 8003d9e:	2300      	moveq	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	e009      	b.n	8003db8 <HAL_DMA_IRQHandler+0x540>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0304 	and.w	r3, r3, #4
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	bf14      	ite	ne
 8003db2:	2301      	movne	r3, #1
 8003db4:	2300      	moveq	r3, #0
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d03e      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc0:	f003 031f 	and.w	r3, r3, #31
 8003dc4:	2210      	movs	r2, #16
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	6a3b      	ldr	r3, [r7, #32]
 8003dca:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d018      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d108      	bne.n	8003dfa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d024      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	4798      	blx	r3
 8003df8:	e01f      	b.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d01b      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	4798      	blx	r3
 8003e0a:	e016      	b.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d107      	bne.n	8003e2a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0208 	bic.w	r2, r2, #8
 8003e28:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3e:	f003 031f 	and.w	r3, r3, #31
 8003e42:	2220      	movs	r2, #32
 8003e44:	409a      	lsls	r2, r3
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 8110 	beq.w	8004070 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a2c      	ldr	r2, [pc, #176]	; (8003f08 <HAL_DMA_IRQHandler+0x690>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d04a      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a2b      	ldr	r2, [pc, #172]	; (8003f0c <HAL_DMA_IRQHandler+0x694>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d045      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a29      	ldr	r2, [pc, #164]	; (8003f10 <HAL_DMA_IRQHandler+0x698>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d040      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a28      	ldr	r2, [pc, #160]	; (8003f14 <HAL_DMA_IRQHandler+0x69c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d03b      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a26      	ldr	r2, [pc, #152]	; (8003f18 <HAL_DMA_IRQHandler+0x6a0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d036      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a25      	ldr	r2, [pc, #148]	; (8003f1c <HAL_DMA_IRQHandler+0x6a4>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d031      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a23      	ldr	r2, [pc, #140]	; (8003f20 <HAL_DMA_IRQHandler+0x6a8>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d02c      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a22      	ldr	r2, [pc, #136]	; (8003f24 <HAL_DMA_IRQHandler+0x6ac>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d027      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a20      	ldr	r2, [pc, #128]	; (8003f28 <HAL_DMA_IRQHandler+0x6b0>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d022      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a1f      	ldr	r2, [pc, #124]	; (8003f2c <HAL_DMA_IRQHandler+0x6b4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d01d      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a1d      	ldr	r2, [pc, #116]	; (8003f30 <HAL_DMA_IRQHandler+0x6b8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d018      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a1c      	ldr	r2, [pc, #112]	; (8003f34 <HAL_DMA_IRQHandler+0x6bc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d013      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a1a      	ldr	r2, [pc, #104]	; (8003f38 <HAL_DMA_IRQHandler+0x6c0>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d00e      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a19      	ldr	r2, [pc, #100]	; (8003f3c <HAL_DMA_IRQHandler+0x6c4>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d009      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a17      	ldr	r2, [pc, #92]	; (8003f40 <HAL_DMA_IRQHandler+0x6c8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d004      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x678>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a16      	ldr	r2, [pc, #88]	; (8003f44 <HAL_DMA_IRQHandler+0x6cc>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d12b      	bne.n	8003f48 <HAL_DMA_IRQHandler+0x6d0>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0310 	and.w	r3, r3, #16
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	bf14      	ite	ne
 8003efe:	2301      	movne	r3, #1
 8003f00:	2300      	moveq	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	e02a      	b.n	8003f5c <HAL_DMA_IRQHandler+0x6e4>
 8003f06:	bf00      	nop
 8003f08:	40020010 	.word	0x40020010
 8003f0c:	40020028 	.word	0x40020028
 8003f10:	40020040 	.word	0x40020040
 8003f14:	40020058 	.word	0x40020058
 8003f18:	40020070 	.word	0x40020070
 8003f1c:	40020088 	.word	0x40020088
 8003f20:	400200a0 	.word	0x400200a0
 8003f24:	400200b8 	.word	0x400200b8
 8003f28:	40020410 	.word	0x40020410
 8003f2c:	40020428 	.word	0x40020428
 8003f30:	40020440 	.word	0x40020440
 8003f34:	40020458 	.word	0x40020458
 8003f38:	40020470 	.word	0x40020470
 8003f3c:	40020488 	.word	0x40020488
 8003f40:	400204a0 	.word	0x400204a0
 8003f44:	400204b8 	.word	0x400204b8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bf14      	ite	ne
 8003f56:	2301      	movne	r3, #1
 8003f58:	2300      	moveq	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 8087 	beq.w	8004070 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f66:	f003 031f 	and.w	r3, r3, #31
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	409a      	lsls	r2, r3
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d139      	bne.n	8003ff2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0216 	bic.w	r2, r2, #22
 8003f8c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	695a      	ldr	r2, [r3, #20]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f9c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d103      	bne.n	8003fae <HAL_DMA_IRQHandler+0x736>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d007      	beq.n	8003fbe <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0208 	bic.w	r2, r2, #8
 8003fbc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc2:	f003 031f 	and.w	r3, r3, #31
 8003fc6:	223f      	movs	r2, #63	; 0x3f
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 834a 	beq.w	800467c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
          }
          return;
 8003ff0:	e344      	b.n	800467c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d018      	beq.n	8004032 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d108      	bne.n	8004020 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004012:	2b00      	cmp	r3, #0
 8004014:	d02c      	beq.n	8004070 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	4798      	blx	r3
 800401e:	e027      	b.n	8004070 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004024:	2b00      	cmp	r3, #0
 8004026:	d023      	beq.n	8004070 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	4798      	blx	r3
 8004030:	e01e      	b.n	8004070 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10f      	bne.n	8004060 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0210 	bic.w	r2, r2, #16
 800404e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 8306 	beq.w	8004686 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 8088 	beq.w	8004198 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a7a      	ldr	r2, [pc, #488]	; (8004280 <HAL_DMA_IRQHandler+0xa08>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d04a      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a79      	ldr	r2, [pc, #484]	; (8004284 <HAL_DMA_IRQHandler+0xa0c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d045      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a77      	ldr	r2, [pc, #476]	; (8004288 <HAL_DMA_IRQHandler+0xa10>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d040      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a76      	ldr	r2, [pc, #472]	; (800428c <HAL_DMA_IRQHandler+0xa14>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d03b      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a74      	ldr	r2, [pc, #464]	; (8004290 <HAL_DMA_IRQHandler+0xa18>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d036      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a73      	ldr	r2, [pc, #460]	; (8004294 <HAL_DMA_IRQHandler+0xa1c>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d031      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a71      	ldr	r2, [pc, #452]	; (8004298 <HAL_DMA_IRQHandler+0xa20>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d02c      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a70      	ldr	r2, [pc, #448]	; (800429c <HAL_DMA_IRQHandler+0xa24>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d027      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a6e      	ldr	r2, [pc, #440]	; (80042a0 <HAL_DMA_IRQHandler+0xa28>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d022      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a6d      	ldr	r2, [pc, #436]	; (80042a4 <HAL_DMA_IRQHandler+0xa2c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d01d      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a6b      	ldr	r2, [pc, #428]	; (80042a8 <HAL_DMA_IRQHandler+0xa30>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d018      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a6a      	ldr	r2, [pc, #424]	; (80042ac <HAL_DMA_IRQHandler+0xa34>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d013      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a68      	ldr	r2, [pc, #416]	; (80042b0 <HAL_DMA_IRQHandler+0xa38>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00e      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a67      	ldr	r2, [pc, #412]	; (80042b4 <HAL_DMA_IRQHandler+0xa3c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d009      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a65      	ldr	r2, [pc, #404]	; (80042b8 <HAL_DMA_IRQHandler+0xa40>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d004      	beq.n	8004130 <HAL_DMA_IRQHandler+0x8b8>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a64      	ldr	r2, [pc, #400]	; (80042bc <HAL_DMA_IRQHandler+0xa44>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d108      	bne.n	8004142 <HAL_DMA_IRQHandler+0x8ca>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	e007      	b.n	8004152 <HAL_DMA_IRQHandler+0x8da>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f022 0201 	bic.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3301      	adds	r3, #1
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800415a:	429a      	cmp	r2, r3
 800415c:	d307      	bcc.n	800416e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f2      	bne.n	8004152 <HAL_DMA_IRQHandler+0x8da>
 800416c:	e000      	b.n	8004170 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800416e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d004      	beq.n	8004190 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2203      	movs	r2, #3
 800418a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800418e:	e003      	b.n	8004198 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 8272 	beq.w	8004686 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	4798      	blx	r3
 80041aa:	e26c      	b.n	8004686 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a43      	ldr	r2, [pc, #268]	; (80042c0 <HAL_DMA_IRQHandler+0xa48>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d022      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a42      	ldr	r2, [pc, #264]	; (80042c4 <HAL_DMA_IRQHandler+0xa4c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d01d      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a40      	ldr	r2, [pc, #256]	; (80042c8 <HAL_DMA_IRQHandler+0xa50>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d018      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a3f      	ldr	r2, [pc, #252]	; (80042cc <HAL_DMA_IRQHandler+0xa54>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d013      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a3d      	ldr	r2, [pc, #244]	; (80042d0 <HAL_DMA_IRQHandler+0xa58>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00e      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a3c      	ldr	r2, [pc, #240]	; (80042d4 <HAL_DMA_IRQHandler+0xa5c>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d009      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a3a      	ldr	r2, [pc, #232]	; (80042d8 <HAL_DMA_IRQHandler+0xa60>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d004      	beq.n	80041fc <HAL_DMA_IRQHandler+0x984>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a39      	ldr	r2, [pc, #228]	; (80042dc <HAL_DMA_IRQHandler+0xa64>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d101      	bne.n	8004200 <HAL_DMA_IRQHandler+0x988>
 80041fc:	2301      	movs	r3, #1
 80041fe:	e000      	b.n	8004202 <HAL_DMA_IRQHandler+0x98a>
 8004200:	2300      	movs	r3, #0
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 823f 	beq.w	8004686 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004214:	f003 031f 	and.w	r3, r3, #31
 8004218:	2204      	movs	r2, #4
 800421a:	409a      	lsls	r2, r3
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	4013      	ands	r3, r2
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 80cd 	beq.w	80043c0 <HAL_DMA_IRQHandler+0xb48>
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 80c7 	beq.w	80043c0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004236:	f003 031f 	and.w	r3, r3, #31
 800423a:	2204      	movs	r2, #4
 800423c:	409a      	lsls	r2, r3
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d049      	beq.n	80042e0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d109      	bne.n	800426a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 8210 	beq.w	8004680 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004268:	e20a      	b.n	8004680 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 8206 	beq.w	8004680 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800427c:	e200      	b.n	8004680 <HAL_DMA_IRQHandler+0xe08>
 800427e:	bf00      	nop
 8004280:	40020010 	.word	0x40020010
 8004284:	40020028 	.word	0x40020028
 8004288:	40020040 	.word	0x40020040
 800428c:	40020058 	.word	0x40020058
 8004290:	40020070 	.word	0x40020070
 8004294:	40020088 	.word	0x40020088
 8004298:	400200a0 	.word	0x400200a0
 800429c:	400200b8 	.word	0x400200b8
 80042a0:	40020410 	.word	0x40020410
 80042a4:	40020428 	.word	0x40020428
 80042a8:	40020440 	.word	0x40020440
 80042ac:	40020458 	.word	0x40020458
 80042b0:	40020470 	.word	0x40020470
 80042b4:	40020488 	.word	0x40020488
 80042b8:	400204a0 	.word	0x400204a0
 80042bc:	400204b8 	.word	0x400204b8
 80042c0:	58025408 	.word	0x58025408
 80042c4:	5802541c 	.word	0x5802541c
 80042c8:	58025430 	.word	0x58025430
 80042cc:	58025444 	.word	0x58025444
 80042d0:	58025458 	.word	0x58025458
 80042d4:	5802546c 	.word	0x5802546c
 80042d8:	58025480 	.word	0x58025480
 80042dc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d160      	bne.n	80043ac <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a8c      	ldr	r2, [pc, #560]	; (8004520 <HAL_DMA_IRQHandler+0xca8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d04a      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a8a      	ldr	r2, [pc, #552]	; (8004524 <HAL_DMA_IRQHandler+0xcac>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d045      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a89      	ldr	r2, [pc, #548]	; (8004528 <HAL_DMA_IRQHandler+0xcb0>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d040      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a87      	ldr	r2, [pc, #540]	; (800452c <HAL_DMA_IRQHandler+0xcb4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d03b      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a86      	ldr	r2, [pc, #536]	; (8004530 <HAL_DMA_IRQHandler+0xcb8>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d036      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a84      	ldr	r2, [pc, #528]	; (8004534 <HAL_DMA_IRQHandler+0xcbc>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d031      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a83      	ldr	r2, [pc, #524]	; (8004538 <HAL_DMA_IRQHandler+0xcc0>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d02c      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a81      	ldr	r2, [pc, #516]	; (800453c <HAL_DMA_IRQHandler+0xcc4>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d027      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a80      	ldr	r2, [pc, #512]	; (8004540 <HAL_DMA_IRQHandler+0xcc8>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d022      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a7e      	ldr	r2, [pc, #504]	; (8004544 <HAL_DMA_IRQHandler+0xccc>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d01d      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a7d      	ldr	r2, [pc, #500]	; (8004548 <HAL_DMA_IRQHandler+0xcd0>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d018      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a7b      	ldr	r2, [pc, #492]	; (800454c <HAL_DMA_IRQHandler+0xcd4>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d013      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a7a      	ldr	r2, [pc, #488]	; (8004550 <HAL_DMA_IRQHandler+0xcd8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d00e      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a78      	ldr	r2, [pc, #480]	; (8004554 <HAL_DMA_IRQHandler+0xcdc>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d009      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a77      	ldr	r2, [pc, #476]	; (8004558 <HAL_DMA_IRQHandler+0xce0>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d004      	beq.n	800438a <HAL_DMA_IRQHandler+0xb12>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a75      	ldr	r2, [pc, #468]	; (800455c <HAL_DMA_IRQHandler+0xce4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d108      	bne.n	800439c <HAL_DMA_IRQHandler+0xb24>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0208 	bic.w	r2, r2, #8
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	e007      	b.n	80043ac <HAL_DMA_IRQHandler+0xb34>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0204 	bic.w	r2, r2, #4
 80043aa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 8165 	beq.w	8004680 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043be:	e15f      	b.n	8004680 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	2202      	movs	r2, #2
 80043ca:	409a      	lsls	r2, r3
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 80c5 	beq.w	8004560 <HAL_DMA_IRQHandler+0xce8>
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f003 0302 	and.w	r3, r3, #2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80bf 	beq.w	8004560 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	2202      	movs	r2, #2
 80043ec:	409a      	lsls	r2, r3
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d018      	beq.n	800442e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d109      	bne.n	800441a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 813a 	beq.w	8004684 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004418:	e134      	b.n	8004684 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 8130 	beq.w	8004684 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800442c:	e12a      	b.n	8004684 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f003 0320 	and.w	r3, r3, #32
 8004434:	2b00      	cmp	r3, #0
 8004436:	d168      	bne.n	800450a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a38      	ldr	r2, [pc, #224]	; (8004520 <HAL_DMA_IRQHandler+0xca8>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d04a      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a37      	ldr	r2, [pc, #220]	; (8004524 <HAL_DMA_IRQHandler+0xcac>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d045      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a35      	ldr	r2, [pc, #212]	; (8004528 <HAL_DMA_IRQHandler+0xcb0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d040      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a34      	ldr	r2, [pc, #208]	; (800452c <HAL_DMA_IRQHandler+0xcb4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d03b      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a32      	ldr	r2, [pc, #200]	; (8004530 <HAL_DMA_IRQHandler+0xcb8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d036      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a31      	ldr	r2, [pc, #196]	; (8004534 <HAL_DMA_IRQHandler+0xcbc>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d031      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a2f      	ldr	r2, [pc, #188]	; (8004538 <HAL_DMA_IRQHandler+0xcc0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d02c      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a2e      	ldr	r2, [pc, #184]	; (800453c <HAL_DMA_IRQHandler+0xcc4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d027      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a2c      	ldr	r2, [pc, #176]	; (8004540 <HAL_DMA_IRQHandler+0xcc8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d022      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a2b      	ldr	r2, [pc, #172]	; (8004544 <HAL_DMA_IRQHandler+0xccc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d01d      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a29      	ldr	r2, [pc, #164]	; (8004548 <HAL_DMA_IRQHandler+0xcd0>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d018      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a28      	ldr	r2, [pc, #160]	; (800454c <HAL_DMA_IRQHandler+0xcd4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d013      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a26      	ldr	r2, [pc, #152]	; (8004550 <HAL_DMA_IRQHandler+0xcd8>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00e      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a25      	ldr	r2, [pc, #148]	; (8004554 <HAL_DMA_IRQHandler+0xcdc>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d009      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a23      	ldr	r2, [pc, #140]	; (8004558 <HAL_DMA_IRQHandler+0xce0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d004      	beq.n	80044d8 <HAL_DMA_IRQHandler+0xc60>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a22      	ldr	r2, [pc, #136]	; (800455c <HAL_DMA_IRQHandler+0xce4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d108      	bne.n	80044ea <HAL_DMA_IRQHandler+0xc72>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0214 	bic.w	r2, r2, #20
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	e007      	b.n	80044fa <HAL_DMA_IRQHandler+0xc82>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 020a 	bic.w	r2, r2, #10
 80044f8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 80b8 	beq.w	8004684 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800451c:	e0b2      	b.n	8004684 <HAL_DMA_IRQHandler+0xe0c>
 800451e:	bf00      	nop
 8004520:	40020010 	.word	0x40020010
 8004524:	40020028 	.word	0x40020028
 8004528:	40020040 	.word	0x40020040
 800452c:	40020058 	.word	0x40020058
 8004530:	40020070 	.word	0x40020070
 8004534:	40020088 	.word	0x40020088
 8004538:	400200a0 	.word	0x400200a0
 800453c:	400200b8 	.word	0x400200b8
 8004540:	40020410 	.word	0x40020410
 8004544:	40020428 	.word	0x40020428
 8004548:	40020440 	.word	0x40020440
 800454c:	40020458 	.word	0x40020458
 8004550:	40020470 	.word	0x40020470
 8004554:	40020488 	.word	0x40020488
 8004558:	400204a0 	.word	0x400204a0
 800455c:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2208      	movs	r2, #8
 800456a:	409a      	lsls	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8088 	beq.w	8004686 <HAL_DMA_IRQHandler+0xe0e>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8082 	beq.w	8004686 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a41      	ldr	r2, [pc, #260]	; (800468c <HAL_DMA_IRQHandler+0xe14>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d04a      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a3f      	ldr	r2, [pc, #252]	; (8004690 <HAL_DMA_IRQHandler+0xe18>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d045      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a3e      	ldr	r2, [pc, #248]	; (8004694 <HAL_DMA_IRQHandler+0xe1c>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d040      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a3c      	ldr	r2, [pc, #240]	; (8004698 <HAL_DMA_IRQHandler+0xe20>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d03b      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3b      	ldr	r2, [pc, #236]	; (800469c <HAL_DMA_IRQHandler+0xe24>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d036      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a39      	ldr	r2, [pc, #228]	; (80046a0 <HAL_DMA_IRQHandler+0xe28>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d031      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a38      	ldr	r2, [pc, #224]	; (80046a4 <HAL_DMA_IRQHandler+0xe2c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d02c      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a36      	ldr	r2, [pc, #216]	; (80046a8 <HAL_DMA_IRQHandler+0xe30>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d027      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a35      	ldr	r2, [pc, #212]	; (80046ac <HAL_DMA_IRQHandler+0xe34>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d022      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a33      	ldr	r2, [pc, #204]	; (80046b0 <HAL_DMA_IRQHandler+0xe38>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d01d      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a32      	ldr	r2, [pc, #200]	; (80046b4 <HAL_DMA_IRQHandler+0xe3c>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d018      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a30      	ldr	r2, [pc, #192]	; (80046b8 <HAL_DMA_IRQHandler+0xe40>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d013      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a2f      	ldr	r2, [pc, #188]	; (80046bc <HAL_DMA_IRQHandler+0xe44>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d00e      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a2d      	ldr	r2, [pc, #180]	; (80046c0 <HAL_DMA_IRQHandler+0xe48>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d009      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a2c      	ldr	r2, [pc, #176]	; (80046c4 <HAL_DMA_IRQHandler+0xe4c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d004      	beq.n	8004622 <HAL_DMA_IRQHandler+0xdaa>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a2a      	ldr	r2, [pc, #168]	; (80046c8 <HAL_DMA_IRQHandler+0xe50>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d108      	bne.n	8004634 <HAL_DMA_IRQHandler+0xdbc>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 021c 	bic.w	r2, r2, #28
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	e007      	b.n	8004644 <HAL_DMA_IRQHandler+0xdcc>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 020e 	bic.w	r2, r2, #14
 8004642:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004648:	f003 031f 	and.w	r3, r3, #31
 800464c:	2201      	movs	r2, #1
 800464e:	409a      	lsls	r2, r3
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800466e:	2b00      	cmp	r3, #0
 8004670:	d009      	beq.n	8004686 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	4798      	blx	r3
 800467a:	e004      	b.n	8004686 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800467c:	bf00      	nop
 800467e:	e002      	b.n	8004686 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004680:	bf00      	nop
 8004682:	e000      	b.n	8004686 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004684:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004686:	3728      	adds	r7, #40	; 0x28
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40020010 	.word	0x40020010
 8004690:	40020028 	.word	0x40020028
 8004694:	40020040 	.word	0x40020040
 8004698:	40020058 	.word	0x40020058
 800469c:	40020070 	.word	0x40020070
 80046a0:	40020088 	.word	0x40020088
 80046a4:	400200a0 	.word	0x400200a0
 80046a8:	400200b8 	.word	0x400200b8
 80046ac:	40020410 	.word	0x40020410
 80046b0:	40020428 	.word	0x40020428
 80046b4:	40020440 	.word	0x40020440
 80046b8:	40020458 	.word	0x40020458
 80046bc:	40020470 	.word	0x40020470
 80046c0:	40020488 	.word	0x40020488
 80046c4:	400204a0 	.word	0x400204a0
 80046c8:	400204b8 	.word	0x400204b8

080046cc <HAL_DMA_RegisterCallback>:
  * @param  pCallback:            pointer to private callback function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80046cc:	b480      	push	{r7}
 80046ce:	b087      	sub	sp, #28
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	460b      	mov	r3, r1
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e044      	b.n	8004772 <HAL_DMA_RegisterCallback+0xa6>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_DMA_RegisterCallback+0x2a>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e03d      	b.n	8004772 <HAL_DMA_RegisterCallback+0xa6>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b01      	cmp	r3, #1
 8004708:	d12a      	bne.n	8004760 <HAL_DMA_RegisterCallback+0x94>
  {
    switch (CallbackID)
 800470a:	7afb      	ldrb	r3, [r7, #11]
 800470c:	2b05      	cmp	r3, #5
 800470e:	d82a      	bhi.n	8004766 <HAL_DMA_RegisterCallback+0x9a>
 8004710:	a201      	add	r2, pc, #4	; (adr r2, 8004718 <HAL_DMA_RegisterCallback+0x4c>)
 8004712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004716:	bf00      	nop
 8004718:	08004731 	.word	0x08004731
 800471c:	08004739 	.word	0x08004739
 8004720:	08004741 	.word	0x08004741
 8004724:	08004749 	.word	0x08004749
 8004728:	08004751 	.word	0x08004751
 800472c:	08004759 	.word	0x08004759
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8004736:	e017      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800473e:	e013      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8004746:	e00f      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 800474e:	e00b      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8004756:	e007      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800475e:	e003      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	75fb      	strb	r3, [r7, #23]
 8004764:	e000      	b.n	8004768 <HAL_DMA_RegisterCallback+0x9c>
      break;
 8004766:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8004770:	7dfb      	ldrb	r3, [r7, #23]
}
 8004772:	4618      	mov	r0, r3
 8004774:	371c      	adds	r7, #28
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop

08004780 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004792:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004798:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a84      	ldr	r2, [pc, #528]	; (80049b0 <DMA_SetConfig+0x230>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d072      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a82      	ldr	r2, [pc, #520]	; (80049b4 <DMA_SetConfig+0x234>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d06d      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a81      	ldr	r2, [pc, #516]	; (80049b8 <DMA_SetConfig+0x238>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d068      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a7f      	ldr	r2, [pc, #508]	; (80049bc <DMA_SetConfig+0x23c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d063      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a7e      	ldr	r2, [pc, #504]	; (80049c0 <DMA_SetConfig+0x240>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d05e      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a7c      	ldr	r2, [pc, #496]	; (80049c4 <DMA_SetConfig+0x244>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d059      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a7b      	ldr	r2, [pc, #492]	; (80049c8 <DMA_SetConfig+0x248>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d054      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a79      	ldr	r2, [pc, #484]	; (80049cc <DMA_SetConfig+0x24c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d04f      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a78      	ldr	r2, [pc, #480]	; (80049d0 <DMA_SetConfig+0x250>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d04a      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a76      	ldr	r2, [pc, #472]	; (80049d4 <DMA_SetConfig+0x254>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d045      	beq.n	800488a <DMA_SetConfig+0x10a>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a75      	ldr	r2, [pc, #468]	; (80049d8 <DMA_SetConfig+0x258>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d040      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a73      	ldr	r2, [pc, #460]	; (80049dc <DMA_SetConfig+0x25c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d03b      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a72      	ldr	r2, [pc, #456]	; (80049e0 <DMA_SetConfig+0x260>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d036      	beq.n	800488a <DMA_SetConfig+0x10a>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a70      	ldr	r2, [pc, #448]	; (80049e4 <DMA_SetConfig+0x264>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d031      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a6f      	ldr	r2, [pc, #444]	; (80049e8 <DMA_SetConfig+0x268>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d02c      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a6d      	ldr	r2, [pc, #436]	; (80049ec <DMA_SetConfig+0x26c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d027      	beq.n	800488a <DMA_SetConfig+0x10a>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a6c      	ldr	r2, [pc, #432]	; (80049f0 <DMA_SetConfig+0x270>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d022      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a6a      	ldr	r2, [pc, #424]	; (80049f4 <DMA_SetConfig+0x274>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d01d      	beq.n	800488a <DMA_SetConfig+0x10a>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a69      	ldr	r2, [pc, #420]	; (80049f8 <DMA_SetConfig+0x278>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d018      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a67      	ldr	r2, [pc, #412]	; (80049fc <DMA_SetConfig+0x27c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d013      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a66      	ldr	r2, [pc, #408]	; (8004a00 <DMA_SetConfig+0x280>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00e      	beq.n	800488a <DMA_SetConfig+0x10a>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a64      	ldr	r2, [pc, #400]	; (8004a04 <DMA_SetConfig+0x284>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d009      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a63      	ldr	r2, [pc, #396]	; (8004a08 <DMA_SetConfig+0x288>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d004      	beq.n	800488a <DMA_SetConfig+0x10a>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a61      	ldr	r2, [pc, #388]	; (8004a0c <DMA_SetConfig+0x28c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d101      	bne.n	800488e <DMA_SetConfig+0x10e>
 800488a:	2301      	movs	r3, #1
 800488c:	e000      	b.n	8004890 <DMA_SetConfig+0x110>
 800488e:	2300      	movs	r3, #0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00d      	beq.n	80048b0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800489c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80048ae:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a3e      	ldr	r2, [pc, #248]	; (80049b0 <DMA_SetConfig+0x230>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d04a      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a3d      	ldr	r2, [pc, #244]	; (80049b4 <DMA_SetConfig+0x234>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d045      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a3b      	ldr	r2, [pc, #236]	; (80049b8 <DMA_SetConfig+0x238>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d040      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a3a      	ldr	r2, [pc, #232]	; (80049bc <DMA_SetConfig+0x23c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d03b      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a38      	ldr	r2, [pc, #224]	; (80049c0 <DMA_SetConfig+0x240>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d036      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a37      	ldr	r2, [pc, #220]	; (80049c4 <DMA_SetConfig+0x244>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d031      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a35      	ldr	r2, [pc, #212]	; (80049c8 <DMA_SetConfig+0x248>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d02c      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a34      	ldr	r2, [pc, #208]	; (80049cc <DMA_SetConfig+0x24c>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d027      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a32      	ldr	r2, [pc, #200]	; (80049d0 <DMA_SetConfig+0x250>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d022      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a31      	ldr	r2, [pc, #196]	; (80049d4 <DMA_SetConfig+0x254>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d01d      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a2f      	ldr	r2, [pc, #188]	; (80049d8 <DMA_SetConfig+0x258>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d018      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a2e      	ldr	r2, [pc, #184]	; (80049dc <DMA_SetConfig+0x25c>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d013      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2c      	ldr	r2, [pc, #176]	; (80049e0 <DMA_SetConfig+0x260>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d00e      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2b      	ldr	r2, [pc, #172]	; (80049e4 <DMA_SetConfig+0x264>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d009      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a29      	ldr	r2, [pc, #164]	; (80049e8 <DMA_SetConfig+0x268>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d004      	beq.n	8004950 <DMA_SetConfig+0x1d0>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a28      	ldr	r2, [pc, #160]	; (80049ec <DMA_SetConfig+0x26c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d101      	bne.n	8004954 <DMA_SetConfig+0x1d4>
 8004950:	2301      	movs	r3, #1
 8004952:	e000      	b.n	8004956 <DMA_SetConfig+0x1d6>
 8004954:	2300      	movs	r3, #0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d05a      	beq.n	8004a10 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495e:	f003 031f 	and.w	r3, r3, #31
 8004962:	223f      	movs	r2, #63	; 0x3f
 8004964:	409a      	lsls	r2, r3
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004978:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	2b40      	cmp	r3, #64	; 0x40
 8004988:	d108      	bne.n	800499c <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800499a:	e087      	b.n	8004aac <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68ba      	ldr	r2, [r7, #8]
 80049a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	60da      	str	r2, [r3, #12]
}
 80049ac:	e07e      	b.n	8004aac <DMA_SetConfig+0x32c>
 80049ae:	bf00      	nop
 80049b0:	40020010 	.word	0x40020010
 80049b4:	40020028 	.word	0x40020028
 80049b8:	40020040 	.word	0x40020040
 80049bc:	40020058 	.word	0x40020058
 80049c0:	40020070 	.word	0x40020070
 80049c4:	40020088 	.word	0x40020088
 80049c8:	400200a0 	.word	0x400200a0
 80049cc:	400200b8 	.word	0x400200b8
 80049d0:	40020410 	.word	0x40020410
 80049d4:	40020428 	.word	0x40020428
 80049d8:	40020440 	.word	0x40020440
 80049dc:	40020458 	.word	0x40020458
 80049e0:	40020470 	.word	0x40020470
 80049e4:	40020488 	.word	0x40020488
 80049e8:	400204a0 	.word	0x400204a0
 80049ec:	400204b8 	.word	0x400204b8
 80049f0:	58025408 	.word	0x58025408
 80049f4:	5802541c 	.word	0x5802541c
 80049f8:	58025430 	.word	0x58025430
 80049fc:	58025444 	.word	0x58025444
 8004a00:	58025458 	.word	0x58025458
 8004a04:	5802546c 	.word	0x5802546c
 8004a08:	58025480 	.word	0x58025480
 8004a0c:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a28      	ldr	r2, [pc, #160]	; (8004ab8 <DMA_SetConfig+0x338>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d022      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a27      	ldr	r2, [pc, #156]	; (8004abc <DMA_SetConfig+0x33c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d01d      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a25      	ldr	r2, [pc, #148]	; (8004ac0 <DMA_SetConfig+0x340>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d018      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a24      	ldr	r2, [pc, #144]	; (8004ac4 <DMA_SetConfig+0x344>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a22      	ldr	r2, [pc, #136]	; (8004ac8 <DMA_SetConfig+0x348>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00e      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a21      	ldr	r2, [pc, #132]	; (8004acc <DMA_SetConfig+0x34c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d009      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1f      	ldr	r2, [pc, #124]	; (8004ad0 <DMA_SetConfig+0x350>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d004      	beq.n	8004a60 <DMA_SetConfig+0x2e0>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a1e      	ldr	r2, [pc, #120]	; (8004ad4 <DMA_SetConfig+0x354>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d101      	bne.n	8004a64 <DMA_SetConfig+0x2e4>
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <DMA_SetConfig+0x2e6>
 8004a64:	2300      	movs	r3, #0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d020      	beq.n	8004aac <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6e:	f003 031f 	and.w	r3, r3, #31
 8004a72:	2201      	movs	r2, #1
 8004a74:	409a      	lsls	r2, r3
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b40      	cmp	r3, #64	; 0x40
 8004a88:	d108      	bne.n	8004a9c <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	60da      	str	r2, [r3, #12]
}
 8004a9a:	e007      	b.n	8004aac <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	60da      	str	r2, [r3, #12]
}
 8004aac:	bf00      	nop
 8004aae:	371c      	adds	r7, #28
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	58025408 	.word	0x58025408
 8004abc:	5802541c 	.word	0x5802541c
 8004ac0:	58025430 	.word	0x58025430
 8004ac4:	58025444 	.word	0x58025444
 8004ac8:	58025458 	.word	0x58025458
 8004acc:	5802546c 	.word	0x5802546c
 8004ad0:	58025480 	.word	0x58025480
 8004ad4:	58025494 	.word	0x58025494

08004ad8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a42      	ldr	r2, [pc, #264]	; (8004bf0 <DMA_CalcBaseAndBitshift+0x118>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d04a      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a41      	ldr	r2, [pc, #260]	; (8004bf4 <DMA_CalcBaseAndBitshift+0x11c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d045      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a3f      	ldr	r2, [pc, #252]	; (8004bf8 <DMA_CalcBaseAndBitshift+0x120>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d040      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a3e      	ldr	r2, [pc, #248]	; (8004bfc <DMA_CalcBaseAndBitshift+0x124>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d03b      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a3c      	ldr	r2, [pc, #240]	; (8004c00 <DMA_CalcBaseAndBitshift+0x128>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d036      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a3b      	ldr	r2, [pc, #236]	; (8004c04 <DMA_CalcBaseAndBitshift+0x12c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d031      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a39      	ldr	r2, [pc, #228]	; (8004c08 <DMA_CalcBaseAndBitshift+0x130>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d02c      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a38      	ldr	r2, [pc, #224]	; (8004c0c <DMA_CalcBaseAndBitshift+0x134>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d027      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a36      	ldr	r2, [pc, #216]	; (8004c10 <DMA_CalcBaseAndBitshift+0x138>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d022      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a35      	ldr	r2, [pc, #212]	; (8004c14 <DMA_CalcBaseAndBitshift+0x13c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d01d      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a33      	ldr	r2, [pc, #204]	; (8004c18 <DMA_CalcBaseAndBitshift+0x140>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d018      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a32      	ldr	r2, [pc, #200]	; (8004c1c <DMA_CalcBaseAndBitshift+0x144>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d013      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a30      	ldr	r2, [pc, #192]	; (8004c20 <DMA_CalcBaseAndBitshift+0x148>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00e      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2f      	ldr	r2, [pc, #188]	; (8004c24 <DMA_CalcBaseAndBitshift+0x14c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d009      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2d      	ldr	r2, [pc, #180]	; (8004c28 <DMA_CalcBaseAndBitshift+0x150>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <DMA_CalcBaseAndBitshift+0xa8>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a2c      	ldr	r2, [pc, #176]	; (8004c2c <DMA_CalcBaseAndBitshift+0x154>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d101      	bne.n	8004b84 <DMA_CalcBaseAndBitshift+0xac>
 8004b80:	2301      	movs	r3, #1
 8004b82:	e000      	b.n	8004b86 <DMA_CalcBaseAndBitshift+0xae>
 8004b84:	2300      	movs	r3, #0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d024      	beq.n	8004bd4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	3b10      	subs	r3, #16
 8004b92:	4a27      	ldr	r2, [pc, #156]	; (8004c30 <DMA_CalcBaseAndBitshift+0x158>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <DMA_CalcBaseAndBitshift+0x15c>)
 8004ba4:	5cd3      	ldrb	r3, [r2, r3]
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2b03      	cmp	r3, #3
 8004bb0:	d908      	bls.n	8004bc4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	4b1f      	ldr	r3, [pc, #124]	; (8004c38 <DMA_CalcBaseAndBitshift+0x160>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	1d1a      	adds	r2, r3, #4
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	659a      	str	r2, [r3, #88]	; 0x58
 8004bc2:	e00d      	b.n	8004be0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	461a      	mov	r2, r3
 8004bca:	4b1b      	ldr	r3, [pc, #108]	; (8004c38 <DMA_CalcBaseAndBitshift+0x160>)
 8004bcc:	4013      	ands	r3, r2
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6593      	str	r3, [r2, #88]	; 0x58
 8004bd2:	e005      	b.n	8004be0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40020010 	.word	0x40020010
 8004bf4:	40020028 	.word	0x40020028
 8004bf8:	40020040 	.word	0x40020040
 8004bfc:	40020058 	.word	0x40020058
 8004c00:	40020070 	.word	0x40020070
 8004c04:	40020088 	.word	0x40020088
 8004c08:	400200a0 	.word	0x400200a0
 8004c0c:	400200b8 	.word	0x400200b8
 8004c10:	40020410 	.word	0x40020410
 8004c14:	40020428 	.word	0x40020428
 8004c18:	40020440 	.word	0x40020440
 8004c1c:	40020458 	.word	0x40020458
 8004c20:	40020470 	.word	0x40020470
 8004c24:	40020488 	.word	0x40020488
 8004c28:	400204a0 	.word	0x400204a0
 8004c2c:	400204b8 	.word	0x400204b8
 8004c30:	aaaaaaab 	.word	0xaaaaaaab
 8004c34:	0800e480 	.word	0x0800e480
 8004c38:	fffffc00 	.word	0xfffffc00

08004c3c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c44:	2300      	movs	r3, #0
 8004c46:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d120      	bne.n	8004c92 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	2b03      	cmp	r3, #3
 8004c56:	d858      	bhi.n	8004d0a <DMA_CheckFifoParam+0xce>
 8004c58:	a201      	add	r2, pc, #4	; (adr r2, 8004c60 <DMA_CheckFifoParam+0x24>)
 8004c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5e:	bf00      	nop
 8004c60:	08004c71 	.word	0x08004c71
 8004c64:	08004c83 	.word	0x08004c83
 8004c68:	08004c71 	.word	0x08004c71
 8004c6c:	08004d0b 	.word	0x08004d0b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d048      	beq.n	8004d0e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c80:	e045      	b.n	8004d0e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c86:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c8a:	d142      	bne.n	8004d12 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c90:	e03f      	b.n	8004d12 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c9a:	d123      	bne.n	8004ce4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d838      	bhi.n	8004d16 <DMA_CheckFifoParam+0xda>
 8004ca4:	a201      	add	r2, pc, #4	; (adr r2, 8004cac <DMA_CheckFifoParam+0x70>)
 8004ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004caa:	bf00      	nop
 8004cac:	08004cbd 	.word	0x08004cbd
 8004cb0:	08004cc3 	.word	0x08004cc3
 8004cb4:	08004cbd 	.word	0x08004cbd
 8004cb8:	08004cd5 	.word	0x08004cd5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc0:	e030      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d025      	beq.n	8004d1a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004cd2:	e022      	b.n	8004d1a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cdc:	d11f      	bne.n	8004d1e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ce2:	e01c      	b.n	8004d1e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d902      	bls.n	8004cf2 <DMA_CheckFifoParam+0xb6>
 8004cec:	2b03      	cmp	r3, #3
 8004cee:	d003      	beq.n	8004cf8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004cf0:	e018      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	73fb      	strb	r3, [r7, #15]
        break;
 8004cf6:	e015      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00e      	beq.n	8004d22 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	73fb      	strb	r3, [r7, #15]
    break;
 8004d08:	e00b      	b.n	8004d22 <DMA_CheckFifoParam+0xe6>
        break;
 8004d0a:	bf00      	nop
 8004d0c:	e00a      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        break;
 8004d0e:	bf00      	nop
 8004d10:	e008      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        break;
 8004d12:	bf00      	nop
 8004d14:	e006      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        break;
 8004d16:	bf00      	nop
 8004d18:	e004      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        break;
 8004d1a:	bf00      	nop
 8004d1c:	e002      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
        break;
 8004d1e:	bf00      	nop
 8004d20:	e000      	b.n	8004d24 <DMA_CheckFifoParam+0xe8>
    break;
 8004d22:	bf00      	nop
    }
  }

  return status;
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop

08004d34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a38      	ldr	r2, [pc, #224]	; (8004e28 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d022      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a36      	ldr	r2, [pc, #216]	; (8004e2c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d01d      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a35      	ldr	r2, [pc, #212]	; (8004e30 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d018      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a33      	ldr	r2, [pc, #204]	; (8004e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d013      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a32      	ldr	r2, [pc, #200]	; (8004e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00e      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a30      	ldr	r2, [pc, #192]	; (8004e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d009      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a2f      	ldr	r2, [pc, #188]	; (8004e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d004      	beq.n	8004d92 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a2d      	ldr	r2, [pc, #180]	; (8004e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d101      	bne.n	8004d96 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004d96:	2300      	movs	r3, #0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01a      	beq.n	8004dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	3b08      	subs	r3, #8
 8004da4:	4a28      	ldr	r2, [pc, #160]	; (8004e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4b26      	ldr	r3, [pc, #152]	; (8004e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004db2:	4413      	add	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	461a      	mov	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a24      	ldr	r2, [pc, #144]	; (8004e50 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004dc0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 031f 	and.w	r3, r3, #31
 8004dc8:	2201      	movs	r2, #1
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004dd0:	e024      	b.n	8004e1c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	3b10      	subs	r3, #16
 8004dda:	4a1e      	ldr	r2, [pc, #120]	; (8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8004de0:	091b      	lsrs	r3, r3, #4
 8004de2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4a1c      	ldr	r2, [pc, #112]	; (8004e58 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d806      	bhi.n	8004dfa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4a1b      	ldr	r2, [pc, #108]	; (8004e5c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d902      	bls.n	8004dfa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	3308      	adds	r3, #8
 8004df8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004dfe:	4413      	add	r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	461a      	mov	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a16      	ldr	r2, [pc, #88]	; (8004e64 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004e0c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f003 031f 	and.w	r3, r3, #31
 8004e14:	2201      	movs	r2, #1
 8004e16:	409a      	lsls	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004e1c:	bf00      	nop
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	58025408 	.word	0x58025408
 8004e2c:	5802541c 	.word	0x5802541c
 8004e30:	58025430 	.word	0x58025430
 8004e34:	58025444 	.word	0x58025444
 8004e38:	58025458 	.word	0x58025458
 8004e3c:	5802546c 	.word	0x5802546c
 8004e40:	58025480 	.word	0x58025480
 8004e44:	58025494 	.word	0x58025494
 8004e48:	cccccccd 	.word	0xcccccccd
 8004e4c:	16009600 	.word	0x16009600
 8004e50:	58025880 	.word	0x58025880
 8004e54:	aaaaaaab 	.word	0xaaaaaaab
 8004e58:	400204b8 	.word	0x400204b8
 8004e5c:	4002040f 	.word	0x4002040f
 8004e60:	10008200 	.word	0x10008200
 8004e64:	40020880 	.word	0x40020880

08004e68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d04a      	beq.n	8004f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d847      	bhi.n	8004f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a25      	ldr	r2, [pc, #148]	; (8004f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d022      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a24      	ldr	r2, [pc, #144]	; (8004f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d01d      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a22      	ldr	r2, [pc, #136]	; (8004f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d018      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a21      	ldr	r2, [pc, #132]	; (8004f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d013      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a1f      	ldr	r2, [pc, #124]	; (8004f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00e      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a1e      	ldr	r2, [pc, #120]	; (8004f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d009      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d004      	beq.n	8004ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1b      	ldr	r2, [pc, #108]	; (8004f3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d101      	bne.n	8004ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e000      	b.n	8004eda <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4b17      	ldr	r3, [pc, #92]	; (8004f40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004ee2:	4413      	add	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a15      	ldr	r2, [pc, #84]	; (8004f44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004ef0:	671a      	str	r2, [r3, #112]	; 0x70
 8004ef2:	e009      	b.n	8004f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	461a      	mov	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a11      	ldr	r2, [pc, #68]	; (8004f4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004f06:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	409a      	lsls	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004f14:	bf00      	nop
 8004f16:	3714      	adds	r7, #20
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr
 8004f20:	58025408 	.word	0x58025408
 8004f24:	5802541c 	.word	0x5802541c
 8004f28:	58025430 	.word	0x58025430
 8004f2c:	58025444 	.word	0x58025444
 8004f30:	58025458 	.word	0x58025458
 8004f34:	5802546c 	.word	0x5802546c
 8004f38:	58025480 	.word	0x58025480
 8004f3c:	58025494 	.word	0x58025494
 8004f40:	1600963f 	.word	0x1600963f
 8004f44:	58025940 	.word	0x58025940
 8004f48:	1000823f 	.word	0x1000823f
 8004f4c:	40020940 	.word	0x40020940

08004f50 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e0c6      	b.n	80050f0 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d102      	bne.n	8004f70 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fd f892 	bl	8002094 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2223      	movs	r2, #35	; 0x23
 8004f74:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f76:	4b60      	ldr	r3, [pc, #384]	; (80050f8 <HAL_ETH_Init+0x1a8>)
 8004f78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f7c:	4a5e      	ldr	r2, [pc, #376]	; (80050f8 <HAL_ETH_Init+0x1a8>)
 8004f7e:	f043 0302 	orr.w	r3, r3, #2
 8004f82:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004f86:	4b5c      	ldr	r3, [pc, #368]	; (80050f8 <HAL_ETH_Init+0x1a8>)
 8004f88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	60bb      	str	r3, [r7, #8]
 8004f92:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	7a1b      	ldrb	r3, [r3, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d103      	bne.n	8004fa4 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	f7fd fc3f 	bl	8002820 <HAL_SYSCFG_ETHInterfaceSelect>
 8004fa2:	e003      	b.n	8004fac <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004fa4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004fa8:	f7fd fc3a 	bl	8002820 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f042 0201 	orr.w	r2, r2, #1
 8004fbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fc4:	f7fd fbfc 	bl	80027c0 <HAL_GetTick>
 8004fc8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004fca:	e00f      	b.n	8004fec <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8004fcc:	f7fd fbf8 	bl	80027c0 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004fda:	d907      	bls.n	8004fec <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2204      	movs	r2, #4
 8004fe0:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	22e0      	movs	r2, #224	; 0xe0
 8004fe6:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e081      	b.n	80050f0 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d1e6      	bne.n	8004fcc <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 fac0 	bl	8005584 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8005004:	f001 fcf6 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8005008:	4603      	mov	r3, r0
 800500a:	4a3c      	ldr	r2, [pc, #240]	; (80050fc <HAL_ETH_Init+0x1ac>)
 800500c:	fba2 2303 	umull	r2, r3, r2, r3
 8005010:	0c9a      	lsrs	r2, r3, #18
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	3a01      	subs	r2, #1
 8005018:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fa13 	bl	8005448 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005038:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800503c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d007      	beq.n	800505a <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	22e0      	movs	r2, #224	; 0xe0
 8005054:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e04a      	b.n	80050f0 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	f241 1308 	movw	r3, #4360	; 0x1108
 8005062:	4413      	add	r3, r2
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	4b26      	ldr	r3, [pc, #152]	; (8005100 <HAL_ETH_Init+0x1b0>)
 8005068:	4013      	ands	r3, r2
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	6952      	ldr	r2, [r2, #20]
 800506e:	0052      	lsls	r2, r2, #1
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	6809      	ldr	r1, [r1, #0]
 8005074:	431a      	orrs	r2, r3
 8005076:	f241 1308 	movw	r3, #4360	; 0x1108
 800507a:	440b      	add	r3, r1
 800507c:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fad8 	bl	8005634 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 fb1c 	bl	80056c2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	3305      	adds	r3, #5
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	021a      	lsls	r2, r3, #8
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	3304      	adds	r3, #4
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	4619      	mov	r1, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	3303      	adds	r3, #3
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	061a      	lsls	r2, r3, #24
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	3302      	adds	r3, #2
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	041b      	lsls	r3, r3, #16
 80050bc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	3301      	adds	r3, #1
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80050c8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80050d6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80050d8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2210      	movs	r2, #16
 80050e6:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2210      	movs	r2, #16
 80050ec:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3710      	adds	r7, #16
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	58024400 	.word	0x58024400
 80050fc:	431bde83 	.word	0x431bde83
 8005100:	ffff8001 	.word	0xffff8001

08005104 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8005116:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	791b      	ldrb	r3, [r3, #4]
 800511c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800511e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	7b1b      	ldrb	r3, [r3, #12]
 8005124:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8005126:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	7b5b      	ldrb	r3, [r3, #13]
 800512c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800512e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	7b9b      	ldrb	r3, [r3, #14]
 8005134:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8005136:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	7bdb      	ldrb	r3, [r3, #15]
 800513c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800513e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8005140:	683a      	ldr	r2, [r7, #0]
 8005142:	7c12      	ldrb	r2, [r2, #16]
 8005144:	2a00      	cmp	r2, #0
 8005146:	d102      	bne.n	800514e <ETH_SetMACConfig+0x4a>
 8005148:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800514c:	e000      	b.n	8005150 <ETH_SetMACConfig+0x4c>
 800514e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8005150:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	7c52      	ldrb	r2, [r2, #17]
 8005156:	2a00      	cmp	r2, #0
 8005158:	d102      	bne.n	8005160 <ETH_SetMACConfig+0x5c>
 800515a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800515e:	e000      	b.n	8005162 <ETH_SetMACConfig+0x5e>
 8005160:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8005162:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	7c9b      	ldrb	r3, [r3, #18]
 8005168:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800516a:	431a      	orrs	r2, r3
                                macconf->Speed |
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8005170:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8005176:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	7f1b      	ldrb	r3, [r3, #28]
 800517c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800517e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	7f5b      	ldrb	r3, [r3, #29]
 8005184:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8005186:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	7f92      	ldrb	r2, [r2, #30]
 800518c:	2a00      	cmp	r2, #0
 800518e:	d102      	bne.n	8005196 <ETH_SetMACConfig+0x92>
 8005190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005194:	e000      	b.n	8005198 <ETH_SetMACConfig+0x94>
 8005196:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8005198:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	7fdb      	ldrb	r3, [r3, #31]
 800519e:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80051a0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80051a8:	2a00      	cmp	r2, #0
 80051aa:	d102      	bne.n	80051b2 <ETH_SetMACConfig+0xae>
 80051ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051b0:	e000      	b.n	80051b4 <ETH_SetMACConfig+0xb0>
 80051b2:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80051b4:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80051ba:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051c2:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80051c4:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	4b56      	ldr	r3, [pc, #344]	; (8005330 <ETH_SetMACConfig+0x22c>)
 80051d6:	4013      	ands	r3, r2
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	6812      	ldr	r2, [r2, #0]
 80051dc:	68f9      	ldr	r1, [r7, #12]
 80051de:	430b      	orrs	r3, r1
 80051e0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051ee:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80051f0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051f8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80051fa:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005202:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8005204:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800520c:	2a00      	cmp	r2, #0
 800520e:	d102      	bne.n	8005216 <ETH_SetMACConfig+0x112>
 8005210:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005214:	e000      	b.n	8005218 <ETH_SetMACConfig+0x114>
 8005216:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8005218:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	4b42      	ldr	r3, [pc, #264]	; (8005334 <ETH_SetMACConfig+0x230>)
 800522a:	4013      	ands	r3, r2
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	68f9      	ldr	r1, [r7, #12]
 8005232:	430b      	orrs	r3, r1
 8005234:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800523c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	4b3a      	ldr	r3, [pc, #232]	; (8005338 <ETH_SetMACConfig+0x234>)
 800524e:	4013      	ands	r3, r2
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	6812      	ldr	r2, [r2, #0]
 8005254:	68f9      	ldr	r1, [r7, #12]
 8005256:	430b      	orrs	r3, r1
 8005258:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005260:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005266:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800526e:	2a00      	cmp	r2, #0
 8005270:	d101      	bne.n	8005276 <ETH_SetMACConfig+0x172>
 8005272:	2280      	movs	r2, #128	; 0x80
 8005274:	e000      	b.n	8005278 <ETH_SetMACConfig+0x174>
 8005276:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8005278:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800527e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800528a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800528e:	4013      	ands	r3, r2
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	68f9      	ldr	r1, [r7, #12]
 8005296:	430b      	orrs	r3, r1
 8005298:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80052a0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80052a8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b6:	f023 0103 	bic.w	r1, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80052ce:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80052ea:	2a00      	cmp	r2, #0
 80052ec:	d101      	bne.n	80052f2 <ETH_SetMACConfig+0x1ee>
 80052ee:	2240      	movs	r2, #64	; 0x40
 80052f0:	e000      	b.n	80052f4 <ETH_SetMACConfig+0x1f0>
 80052f2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80052f4:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80052fc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80052fe:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005306:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005314:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	430a      	orrs	r2, r1
 8005320:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8005324:	bf00      	nop
 8005326:	3714      	adds	r7, #20
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	00048083 	.word	0x00048083
 8005334:	c0f88000 	.word	0xc0f88000
 8005338:	fffffef0 	.word	0xfffffef0

0800533c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	4b38      	ldr	r3, [pc, #224]	; (8005434 <ETH_SetDMAConfig+0xf8>)
 8005352:	4013      	ands	r3, r2
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	6809      	ldr	r1, [r1, #0]
 800535c:	431a      	orrs	r2, r3
 800535e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8005362:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	791b      	ldrb	r3, [r3, #4]
 8005368:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800536e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	7b1b      	ldrb	r3, [r3, #12]
 8005374:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	f241 0304 	movw	r3, #4100	; 0x1004
 8005382:	4413      	add	r3, r2
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b2c      	ldr	r3, [pc, #176]	; (8005438 <ETH_SetDMAConfig+0xfc>)
 8005388:	4013      	ands	r3, r2
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	6811      	ldr	r1, [r2, #0]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	431a      	orrs	r2, r3
 8005392:	f241 0304 	movw	r3, #4100	; 0x1004
 8005396:	440b      	add	r3, r1
 8005398:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	7b5b      	ldrb	r3, [r3, #13]
 800539e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	4b22      	ldr	r3, [pc, #136]	; (800543c <ETH_SetDMAConfig+0x100>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6811      	ldr	r1, [r2, #0]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	431a      	orrs	r2, r3
 80053be:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80053c2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	7d1b      	ldrb	r3, [r3, #20]
 80053cc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80053ce:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	7f5b      	ldrb	r3, [r3, #29]
 80053d4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	f241 1304 	movw	r3, #4356	; 0x1104
 80053e2:	4413      	add	r3, r2
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	4b16      	ldr	r3, [pc, #88]	; (8005440 <ETH_SetDMAConfig+0x104>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6811      	ldr	r1, [r2, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	431a      	orrs	r2, r3
 80053f2:	f241 1304 	movw	r3, #4356	; 0x1104
 80053f6:	440b      	add	r3, r1
 80053f8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	7f1b      	ldrb	r3, [r3, #28]
 80053fe:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	f241 1308 	movw	r3, #4360	; 0x1108
 8005410:	4413      	add	r3, r2
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	4b0b      	ldr	r3, [pc, #44]	; (8005444 <ETH_SetDMAConfig+0x108>)
 8005416:	4013      	ands	r3, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6811      	ldr	r1, [r2, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	431a      	orrs	r2, r3
 8005420:	f241 1308 	movw	r3, #4360	; 0x1108
 8005424:	440b      	add	r3, r1
 8005426:	601a      	str	r2, [r3, #0]
}
 8005428:	bf00      	nop
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	ffff87fd 	.word	0xffff87fd
 8005438:	ffff2ffe 	.word	0xffff2ffe
 800543c:	fffec000 	.word	0xfffec000
 8005440:	ffc0efef 	.word	0xffc0efef
 8005444:	7fc0ffff 	.word	0x7fc0ffff

08005448 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b0a4      	sub	sp, #144	; 0x90
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8005450:	2301      	movs	r3, #1
 8005452:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005456:	2300      	movs	r3, #0
 8005458:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800545a:	2300      	movs	r3, #0
 800545c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005460:	2300      	movs	r3, #0
 8005462:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8005466:	2301      	movs	r3, #1
 8005468:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800546c:	2301      	movs	r3, #1
 800546e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005472:	2301      	movs	r3, #1
 8005474:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005478:	2300      	movs	r3, #0
 800547a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800547e:	2301      	movs	r3, #1
 8005480:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005484:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005488:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800548a:	2300      	movs	r3, #0
 800548c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8005490:	2300      	movs	r3, #0
 8005492:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005494:	2300      	movs	r3, #0
 8005496:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800549a:	2300      	movs	r3, #0
 800549c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80054a0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80054a4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80054a6:	2300      	movs	r3, #0
 80054a8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80054ac:	2300      	movs	r3, #0
 80054ae:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80054b0:	2301      	movs	r3, #1
 80054b2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80054b6:	2300      	movs	r3, #0
 80054b8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80054bc:	2300      	movs	r3, #0
 80054be:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80054c2:	2300      	movs	r3, #0
 80054c4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80054c6:	2300      	movs	r3, #0
 80054c8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80054ca:	2300      	movs	r3, #0
 80054cc:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80054ce:	2300      	movs	r3, #0
 80054d0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80054d4:	2300      	movs	r3, #0
 80054d6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80054da:	2301      	movs	r3, #1
 80054dc:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80054e0:	2320      	movs	r3, #32
 80054e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80054e6:	2301      	movs	r3, #1
 80054e8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80054ec:	2300      	movs	r3, #0
 80054ee:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80054f2:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80054f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80054f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80054fc:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80054fe:	2300      	movs	r3, #0
 8005500:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8005504:	2302      	movs	r3, #2
 8005506:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800550a:	2300      	movs	r3, #0
 800550c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005510:	2300      	movs	r3, #0
 8005512:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8005516:	2300      	movs	r3, #0
 8005518:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800551c:	2301      	movs	r3, #1
 800551e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8005522:	2300      	movs	r3, #0
 8005524:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800552c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005530:	4619      	mov	r1, r3
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7ff fde6 	bl	8005104 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005538:	2301      	movs	r3, #1
 800553a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800553c:	2301      	movs	r3, #1
 800553e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005540:	2300      	movs	r3, #0
 8005542:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005544:	2300      	movs	r3, #0
 8005546:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800554a:	2300      	movs	r3, #0
 800554c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800554e:	2300      	movs	r3, #0
 8005550:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005552:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005556:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005558:	2300      	movs	r3, #0
 800555a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800555c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005560:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8005562:	2300      	movs	r3, #0
 8005564:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8005568:	f44f 7306 	mov.w	r3, #536	; 0x218
 800556c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800556e:	f107 0308 	add.w	r3, r7, #8
 8005572:	4619      	mov	r1, r3
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7ff fee1 	bl	800533c <ETH_SetDMAConfig>
}
 800557a:	bf00      	nop
 800557c:	3790      	adds	r7, #144	; 0x90
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
	...

08005584 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005594:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800559c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800559e:	f001 fa29 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 80055a2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	4a1e      	ldr	r2, [pc, #120]	; (8005620 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d908      	bls.n	80055be <ETH_MAC_MDIO_ClkConfig+0x3a>
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	4a1d      	ldr	r2, [pc, #116]	; (8005624 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d804      	bhi.n	80055be <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055ba:	60fb      	str	r3, [r7, #12]
 80055bc:	e027      	b.n	800560e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	4a18      	ldr	r2, [pc, #96]	; (8005624 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d908      	bls.n	80055d8 <ETH_MAC_MDIO_ClkConfig+0x54>
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	4a17      	ldr	r2, [pc, #92]	; (8005628 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d204      	bcs.n	80055d8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	e01a      	b.n	800560e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	4a13      	ldr	r2, [pc, #76]	; (8005628 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d303      	bcc.n	80055e8 <ETH_MAC_MDIO_ClkConfig+0x64>
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	4a12      	ldr	r2, [pc, #72]	; (800562c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d911      	bls.n	800560c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	4a10      	ldr	r2, [pc, #64]	; (800562c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d908      	bls.n	8005602 <ETH_MAC_MDIO_ClkConfig+0x7e>
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4a0f      	ldr	r2, [pc, #60]	; (8005630 <ETH_MAC_MDIO_ClkConfig+0xac>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d804      	bhi.n	8005602 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055fe:	60fb      	str	r3, [r7, #12]
 8005600:	e005      	b.n	800560e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005608:	60fb      	str	r3, [r7, #12]
 800560a:	e000      	b.n	800560e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800560c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8005618:	bf00      	nop
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	01312cff 	.word	0x01312cff
 8005624:	02160ebf 	.word	0x02160ebf
 8005628:	03938700 	.word	0x03938700
 800562c:	05f5e0ff 	.word	0x05f5e0ff
 8005630:	08f0d17f 	.word	0x08f0d17f

08005634 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800563c:	2300      	movs	r3, #0
 800563e:	60fb      	str	r3, [r7, #12]
 8005640:	e01d      	b.n	800567e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68d9      	ldr	r1, [r3, #12]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4613      	mov	r3, r2
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	4413      	add	r3, r2
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	440b      	add	r3, r1
 8005652:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2200      	movs	r2, #0
 800565e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2200      	movs	r2, #0
 8005664:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2200      	movs	r2, #0
 800566a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	3206      	adds	r2, #6
 8005674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	3301      	adds	r3, #1
 800567c:	60fb      	str	r3, [r7, #12]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b03      	cmp	r3, #3
 8005682:	d9de      	bls.n	8005642 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	f241 132c 	movw	r3, #4396	; 0x112c
 8005692:	4413      	add	r3, r2
 8005694:	2203      	movs	r2, #3
 8005696:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68d9      	ldr	r1, [r3, #12]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	f241 1314 	movw	r3, #4372	; 0x1114
 80056a4:	4413      	add	r3, r2
 80056a6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 80056b4:	601a      	str	r2, [r3, #0]
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b085      	sub	sp, #20
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80056ca:	2300      	movs	r3, #0
 80056cc:	60fb      	str	r3, [r7, #12]
 80056ce:	e024      	b.n	800571a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6919      	ldr	r1, [r3, #16]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	4613      	mov	r3, r2
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	4413      	add	r3, r2
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	440b      	add	r3, r1
 80056e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2200      	movs	r2, #0
 80056ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	2200      	movs	r2, #0
 80056f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2200      	movs	r2, #0
 80056f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2200      	movs	r2, #0
 80056fe:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2200      	movs	r2, #0
 8005704:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	6879      	ldr	r1, [r7, #4]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	3310      	adds	r3, #16
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	440b      	add	r3, r1
 8005712:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3301      	adds	r3, #1
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2b03      	cmp	r3, #3
 800571e:	d9d7      	bls.n	80056d0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	f241 1330 	movw	r3, #4400	; 0x1130
 8005746:	4413      	add	r3, r2
 8005748:	2203      	movs	r2, #3
 800574a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6919      	ldr	r1, [r3, #16]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	f241 131c 	movw	r3, #4380	; 0x111c
 8005758:	4413      	add	r3, r2
 800575a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	f241 1328 	movw	r3, #4392	; 0x1128
 800576c:	4413      	add	r3, r2
 800576e:	6019      	str	r1, [r3, #0]
}
 8005770:	bf00      	nop
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800577c:	b480      	push	{r7}
 800577e:	b089      	sub	sp, #36	; 0x24
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005786:	2300      	movs	r3, #0
 8005788:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800578a:	4b86      	ldr	r3, [pc, #536]	; (80059a4 <HAL_GPIO_Init+0x228>)
 800578c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800578e:	e18c      	b.n	8005aaa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	2101      	movs	r1, #1
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	fa01 f303 	lsl.w	r3, r1, r3
 800579c:	4013      	ands	r3, r2
 800579e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 817e 	beq.w	8005aa4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d00b      	beq.n	80057c8 <HAL_GPIO_Init+0x4c>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d007      	beq.n	80057c8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057bc:	2b11      	cmp	r3, #17
 80057be:	d003      	beq.n	80057c8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b12      	cmp	r3, #18
 80057c6:	d130      	bne.n	800582a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	2203      	movs	r2, #3
 80057d4:	fa02 f303 	lsl.w	r3, r2, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	4013      	ands	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057fe:	2201      	movs	r2, #1
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	43db      	mvns	r3, r3
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	4013      	ands	r3, r2
 800580c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	091b      	lsrs	r3, r3, #4
 8005814:	f003 0201 	and.w	r2, r3, #1
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	4313      	orrs	r3, r2
 8005822:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	69ba      	ldr	r2, [r7, #24]
 8005828:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	2203      	movs	r2, #3
 8005836:	fa02 f303 	lsl.w	r3, r2, r3
 800583a:	43db      	mvns	r3, r3
 800583c:	69ba      	ldr	r2, [r7, #24]
 800583e:	4013      	ands	r3, r2
 8005840:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	689a      	ldr	r2, [r3, #8]
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	005b      	lsls	r3, r3, #1
 800584a:	fa02 f303 	lsl.w	r3, r2, r3
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	4313      	orrs	r3, r2
 8005852:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b02      	cmp	r3, #2
 8005860:	d003      	beq.n	800586a <HAL_GPIO_Init+0xee>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b12      	cmp	r3, #18
 8005868:	d123      	bne.n	80058b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	08da      	lsrs	r2, r3, #3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3208      	adds	r2, #8
 8005872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	220f      	movs	r2, #15
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43db      	mvns	r3, r3
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	4013      	ands	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	f003 0307 	and.w	r3, r3, #7
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	08da      	lsrs	r2, r3, #3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	3208      	adds	r2, #8
 80058ac:	69b9      	ldr	r1, [r7, #24]
 80058ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	2203      	movs	r2, #3
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	43db      	mvns	r3, r3
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	4013      	ands	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f003 0203 	and.w	r2, r3, #3
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	fa02 f303 	lsl.w	r3, r2, r3
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	4313      	orrs	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 80d8 	beq.w	8005aa4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058f4:	4b2c      	ldr	r3, [pc, #176]	; (80059a8 <HAL_GPIO_Init+0x22c>)
 80058f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80058fa:	4a2b      	ldr	r2, [pc, #172]	; (80059a8 <HAL_GPIO_Init+0x22c>)
 80058fc:	f043 0302 	orr.w	r3, r3, #2
 8005900:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005904:	4b28      	ldr	r3, [pc, #160]	; (80059a8 <HAL_GPIO_Init+0x22c>)
 8005906:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	60fb      	str	r3, [r7, #12]
 8005910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005912:	4a26      	ldr	r2, [pc, #152]	; (80059ac <HAL_GPIO_Init+0x230>)
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	089b      	lsrs	r3, r3, #2
 8005918:	3302      	adds	r3, #2
 800591a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800591e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	220f      	movs	r2, #15
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43db      	mvns	r3, r3
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	4013      	ands	r3, r2
 8005934:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a1d      	ldr	r2, [pc, #116]	; (80059b0 <HAL_GPIO_Init+0x234>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d04a      	beq.n	80059d4 <HAL_GPIO_Init+0x258>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1c      	ldr	r2, [pc, #112]	; (80059b4 <HAL_GPIO_Init+0x238>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d02b      	beq.n	800599e <HAL_GPIO_Init+0x222>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a1b      	ldr	r2, [pc, #108]	; (80059b8 <HAL_GPIO_Init+0x23c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d025      	beq.n	800599a <HAL_GPIO_Init+0x21e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1a      	ldr	r2, [pc, #104]	; (80059bc <HAL_GPIO_Init+0x240>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d01f      	beq.n	8005996 <HAL_GPIO_Init+0x21a>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a19      	ldr	r2, [pc, #100]	; (80059c0 <HAL_GPIO_Init+0x244>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d019      	beq.n	8005992 <HAL_GPIO_Init+0x216>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <HAL_GPIO_Init+0x248>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d013      	beq.n	800598e <HAL_GPIO_Init+0x212>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <HAL_GPIO_Init+0x24c>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d00d      	beq.n	800598a <HAL_GPIO_Init+0x20e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a16      	ldr	r2, [pc, #88]	; (80059cc <HAL_GPIO_Init+0x250>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d007      	beq.n	8005986 <HAL_GPIO_Init+0x20a>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a15      	ldr	r2, [pc, #84]	; (80059d0 <HAL_GPIO_Init+0x254>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d101      	bne.n	8005982 <HAL_GPIO_Init+0x206>
 800597e:	2309      	movs	r3, #9
 8005980:	e029      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005982:	230a      	movs	r3, #10
 8005984:	e027      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005986:	2307      	movs	r3, #7
 8005988:	e025      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800598a:	2306      	movs	r3, #6
 800598c:	e023      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800598e:	2305      	movs	r3, #5
 8005990:	e021      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005992:	2304      	movs	r3, #4
 8005994:	e01f      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 8005996:	2303      	movs	r3, #3
 8005998:	e01d      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800599a:	2302      	movs	r3, #2
 800599c:	e01b      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 800599e:	2301      	movs	r3, #1
 80059a0:	e019      	b.n	80059d6 <HAL_GPIO_Init+0x25a>
 80059a2:	bf00      	nop
 80059a4:	58000080 	.word	0x58000080
 80059a8:	58024400 	.word	0x58024400
 80059ac:	58000400 	.word	0x58000400
 80059b0:	58020000 	.word	0x58020000
 80059b4:	58020400 	.word	0x58020400
 80059b8:	58020800 	.word	0x58020800
 80059bc:	58020c00 	.word	0x58020c00
 80059c0:	58021000 	.word	0x58021000
 80059c4:	58021400 	.word	0x58021400
 80059c8:	58021800 	.word	0x58021800
 80059cc:	58021c00 	.word	0x58021c00
 80059d0:	58022400 	.word	0x58022400
 80059d4:	2300      	movs	r3, #0
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	f002 0203 	and.w	r2, r2, #3
 80059dc:	0092      	lsls	r2, r2, #2
 80059de:	4093      	lsls	r3, r2
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059e6:	4938      	ldr	r1, [pc, #224]	; (8005ac8 <HAL_GPIO_Init+0x34c>)
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	089b      	lsrs	r3, r3, #2
 80059ec:	3302      	adds	r3, #2
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	43db      	mvns	r3, r3
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	4013      	ands	r3, r2
 8005a02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	43db      	mvns	r3, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	43db      	mvns	r3, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4013      	ands	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005a6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	43db      	mvns	r3, r3
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	4013      	ands	r3, r2
 8005a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d003      	beq.n	8005a9c <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005a9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f47f ae6b 	bne.w	8005790 <HAL_GPIO_Init+0x14>
  }
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	3724      	adds	r7, #36	; 0x24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	58000400 	.word	0x58000400

08005acc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691a      	ldr	r2, [r3, #16]
 8005adc:	887b      	ldrh	r3, [r7, #2]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
 8005ae8:	e001      	b.n	8005aee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005aea:	2300      	movs	r3, #0
 8005aec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	807b      	strh	r3, [r7, #2]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b0c:	787b      	ldrb	r3, [r7, #1]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005b18:	e003      	b.n	8005b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005b1a:	887b      	ldrh	r3, [r7, #2]
 8005b1c:	041a      	lsls	r2, r3, #16
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	619a      	str	r2, [r3, #24]
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
	...

08005b30 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005b38:	4b19      	ldr	r3, [pc, #100]	; (8005ba0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	f003 0304 	and.w	r3, r3, #4
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d00a      	beq.n	8005b5a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005b44:	4b16      	ldr	r3, [pc, #88]	; (8005ba0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d001      	beq.n	8005b56 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e01f      	b.n	8005b96 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	e01d      	b.n	8005b96 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005b5a:	4b11      	ldr	r3, [pc, #68]	; (8005ba0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f023 0207 	bic.w	r2, r3, #7
 8005b62:	490f      	ldr	r1, [pc, #60]	; (8005ba0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005b6a:	f7fc fe29 	bl	80027c0 <HAL_GetTick>
 8005b6e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b70:	e009      	b.n	8005b86 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005b72:	f7fc fe25 	bl	80027c0 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b80:	d901      	bls.n	8005b86 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e007      	b.n	8005b96 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b86:	4b06      	ldr	r3, [pc, #24]	; (8005ba0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b92:	d1ee      	bne.n	8005b72 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	58024800 	.word	0x58024800

08005ba4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08c      	sub	sp, #48	; 0x30
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e37a      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 8087 	beq.w	8005cd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bc4:	4ba0      	ldr	r3, [pc, #640]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005bce:	4b9e      	ldr	r3, [pc, #632]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd6:	2b10      	cmp	r3, #16
 8005bd8:	d007      	beq.n	8005bea <HAL_RCC_OscConfig+0x46>
 8005bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bdc:	2b18      	cmp	r3, #24
 8005bde:	d110      	bne.n	8005c02 <HAL_RCC_OscConfig+0x5e>
 8005be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be2:	f003 0303 	and.w	r3, r3, #3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d10b      	bne.n	8005c02 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bea:	4b97      	ldr	r3, [pc, #604]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d06c      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x12c>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d168      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e354      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c0a:	d106      	bne.n	8005c1a <HAL_RCC_OscConfig+0x76>
 8005c0c:	4b8e      	ldr	r3, [pc, #568]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a8d      	ldr	r2, [pc, #564]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	e02e      	b.n	8005c78 <HAL_RCC_OscConfig+0xd4>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10c      	bne.n	8005c3c <HAL_RCC_OscConfig+0x98>
 8005c22:	4b89      	ldr	r3, [pc, #548]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a88      	ldr	r2, [pc, #544]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	4b86      	ldr	r3, [pc, #536]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a85      	ldr	r2, [pc, #532]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c38:	6013      	str	r3, [r2, #0]
 8005c3a:	e01d      	b.n	8005c78 <HAL_RCC_OscConfig+0xd4>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c44:	d10c      	bne.n	8005c60 <HAL_RCC_OscConfig+0xbc>
 8005c46:	4b80      	ldr	r3, [pc, #512]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a7f      	ldr	r2, [pc, #508]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	4b7d      	ldr	r3, [pc, #500]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a7c      	ldr	r2, [pc, #496]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c5c:	6013      	str	r3, [r2, #0]
 8005c5e:	e00b      	b.n	8005c78 <HAL_RCC_OscConfig+0xd4>
 8005c60:	4b79      	ldr	r3, [pc, #484]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a78      	ldr	r2, [pc, #480]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c6a:	6013      	str	r3, [r2, #0]
 8005c6c:	4b76      	ldr	r3, [pc, #472]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a75      	ldr	r2, [pc, #468]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d013      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c80:	f7fc fd9e 	bl	80027c0 <HAL_GetTick>
 8005c84:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c86:	e008      	b.n	8005c9a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c88:	f7fc fd9a 	bl	80027c0 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b64      	cmp	r3, #100	; 0x64
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e308      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c9a:	4b6b      	ldr	r3, [pc, #428]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0f0      	beq.n	8005c88 <HAL_RCC_OscConfig+0xe4>
 8005ca6:	e014      	b.n	8005cd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca8:	f7fc fd8a 	bl	80027c0 <HAL_GetTick>
 8005cac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005cae:	e008      	b.n	8005cc2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cb0:	f7fc fd86 	bl	80027c0 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b64      	cmp	r3, #100	; 0x64
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e2f4      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005cc2:	4b61      	ldr	r3, [pc, #388]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1f0      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x10c>
 8005cce:	e000      	b.n	8005cd2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d06d      	beq.n	8005dba <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cde:	4b5a      	ldr	r3, [pc, #360]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ce6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ce8:	4b57      	ldr	r3, [pc, #348]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cec:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HAL_RCC_OscConfig+0x160>
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	2b18      	cmp	r3, #24
 8005cf8:	d11b      	bne.n	8005d32 <HAL_RCC_OscConfig+0x18e>
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d116      	bne.n	8005d32 <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d04:	4b50      	ldr	r3, [pc, #320]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <HAL_RCC_OscConfig+0x178>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d101      	bne.n	8005d1c <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e2c7      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d1c:	4b4a      	ldr	r3, [pc, #296]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	061b      	lsls	r3, r3, #24
 8005d2a:	4947      	ldr	r1, [pc, #284]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d30:	e043      	b.n	8005dba <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d026      	beq.n	8005d88 <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d3a:	4b43      	ldr	r3, [pc, #268]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f023 0219 	bic.w	r2, r3, #25
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	4940      	ldr	r1, [pc, #256]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d4c:	f7fc fd38 	bl	80027c0 <HAL_GetTick>
 8005d50:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d54:	f7fc fd34 	bl	80027c0 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e2a2      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d66:	4b38      	ldr	r3, [pc, #224]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0f0      	beq.n	8005d54 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d72:	4b35      	ldr	r3, [pc, #212]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	061b      	lsls	r3, r3, #24
 8005d80:	4931      	ldr	r1, [pc, #196]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	604b      	str	r3, [r1, #4]
 8005d86:	e018      	b.n	8005dba <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d88:	4b2f      	ldr	r3, [pc, #188]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a2e      	ldr	r2, [pc, #184]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d94:	f7fc fd14 	bl	80027c0 <HAL_GetTick>
 8005d98:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d9c:	f7fc fd10 	bl	80027c0 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e27e      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005dae:	4b26      	ldr	r3, [pc, #152]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1f0      	bne.n	8005d9c <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0310 	and.w	r3, r3, #16
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d06c      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dc6:	4b20      	ldr	r3, [pc, #128]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dd0:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d007      	beq.n	8005dec <HAL_RCC_OscConfig+0x248>
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2b18      	cmp	r3, #24
 8005de0:	d11b      	bne.n	8005e1a <HAL_RCC_OscConfig+0x276>
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f003 0303 	and.w	r3, r3, #3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d116      	bne.n	8005e1a <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dec:	4b16      	ldr	r3, [pc, #88]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_RCC_OscConfig+0x260>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	2b80      	cmp	r3, #128	; 0x80
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e253      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e04:	4b10      	ldr	r3, [pc, #64]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	061b      	lsls	r3, r3, #24
 8005e12:	490d      	ldr	r1, [pc, #52]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005e18:	e042      	b.n	8005ea0 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d025      	beq.n	8005e6e <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005e22:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a08      	ldr	r2, [pc, #32]	; (8005e48 <HAL_RCC_OscConfig+0x2a4>)
 8005e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e2e:	f7fc fcc7 	bl	80027c0 <HAL_GetTick>
 8005e32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e34:	e00a      	b.n	8005e4c <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e36:	f7fc fcc3 	bl	80027c0 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d903      	bls.n	8005e4c <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e231      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
 8005e48:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e4c:	4ba3      	ldr	r3, [pc, #652]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d0ee      	beq.n	8005e36 <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e58:	4ba0      	ldr	r3, [pc, #640]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a1b      	ldr	r3, [r3, #32]
 8005e64:	061b      	lsls	r3, r3, #24
 8005e66:	499d      	ldr	r1, [pc, #628]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	60cb      	str	r3, [r1, #12]
 8005e6c:	e018      	b.n	8005ea0 <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e6e:	4b9b      	ldr	r3, [pc, #620]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a9a      	ldr	r2, [pc, #616]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7a:	f7fc fca1 	bl	80027c0 <HAL_GetTick>
 8005e7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e82:	f7fc fc9d 	bl	80027c0 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e20b      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e94:	4b91      	ldr	r3, [pc, #580]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1f0      	bne.n	8005e82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0308 	and.w	r3, r3, #8
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d036      	beq.n	8005f1a <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d019      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb4:	4b89      	ldr	r3, [pc, #548]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eb8:	4a88      	ldr	r2, [pc, #544]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005eba:	f043 0301 	orr.w	r3, r3, #1
 8005ebe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec0:	f7fc fc7e 	bl	80027c0 <HAL_GetTick>
 8005ec4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ec8:	f7fc fc7a 	bl	80027c0 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e1e8      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005eda:	4b80      	ldr	r3, [pc, #512]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005edc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d0f0      	beq.n	8005ec8 <HAL_RCC_OscConfig+0x324>
 8005ee6:	e018      	b.n	8005f1a <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ee8:	4b7c      	ldr	r3, [pc, #496]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005eea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eec:	4a7b      	ldr	r2, [pc, #492]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005eee:	f023 0301 	bic.w	r3, r3, #1
 8005ef2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef4:	f7fc fc64 	bl	80027c0 <HAL_GetTick>
 8005ef8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005efc:	f7fc fc60 	bl	80027c0 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e1ce      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f0e:	4b73      	ldr	r3, [pc, #460]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1f0      	bne.n	8005efc <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0320 	and.w	r3, r3, #32
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d036      	beq.n	8005f94 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	699b      	ldr	r3, [r3, #24]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d019      	beq.n	8005f62 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f2e:	4b6b      	ldr	r3, [pc, #428]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a6a      	ldr	r2, [pc, #424]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f38:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f3a:	f7fc fc41 	bl	80027c0 <HAL_GetTick>
 8005f3e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f40:	e008      	b.n	8005f54 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f42:	f7fc fc3d 	bl	80027c0 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e1ab      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f54:	4b61      	ldr	r3, [pc, #388]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0f0      	beq.n	8005f42 <HAL_RCC_OscConfig+0x39e>
 8005f60:	e018      	b.n	8005f94 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f62:	4b5e      	ldr	r3, [pc, #376]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a5d      	ldr	r2, [pc, #372]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f6e:	f7fc fc27 	bl	80027c0 <HAL_GetTick>
 8005f72:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f76:	f7fc fc23 	bl	80027c0 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e191      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f88:	4b54      	ldr	r3, [pc, #336]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1f0      	bne.n	8005f76 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0304 	and.w	r3, r3, #4
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8081 	beq.w	80060a4 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005fa2:	4b4f      	ldr	r3, [pc, #316]	; (80060e0 <HAL_RCC_OscConfig+0x53c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a4e      	ldr	r2, [pc, #312]	; (80060e0 <HAL_RCC_OscConfig+0x53c>)
 8005fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fae:	f7fc fc07 	bl	80027c0 <HAL_GetTick>
 8005fb2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fb4:	e008      	b.n	8005fc8 <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005fb6:	f7fc fc03 	bl	80027c0 <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	2b64      	cmp	r3, #100	; 0x64
 8005fc2:	d901      	bls.n	8005fc8 <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	e171      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fc8:	4b45      	ldr	r3, [pc, #276]	; (80060e0 <HAL_RCC_OscConfig+0x53c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d0f0      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d106      	bne.n	8005fea <HAL_RCC_OscConfig+0x446>
 8005fdc:	4b3f      	ldr	r3, [pc, #252]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe0:	4a3e      	ldr	r2, [pc, #248]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005fe2:	f043 0301 	orr.w	r3, r3, #1
 8005fe6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe8:	e02d      	b.n	8006046 <HAL_RCC_OscConfig+0x4a2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10c      	bne.n	800600c <HAL_RCC_OscConfig+0x468>
 8005ff2:	4b3a      	ldr	r3, [pc, #232]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff6:	4a39      	ldr	r2, [pc, #228]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8005ff8:	f023 0301 	bic.w	r3, r3, #1
 8005ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffe:	4b37      	ldr	r3, [pc, #220]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006002:	4a36      	ldr	r2, [pc, #216]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006004:	f023 0304 	bic.w	r3, r3, #4
 8006008:	6713      	str	r3, [r2, #112]	; 0x70
 800600a:	e01c      	b.n	8006046 <HAL_RCC_OscConfig+0x4a2>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	2b05      	cmp	r3, #5
 8006012:	d10c      	bne.n	800602e <HAL_RCC_OscConfig+0x48a>
 8006014:	4b31      	ldr	r3, [pc, #196]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006018:	4a30      	ldr	r2, [pc, #192]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 800601a:	f043 0304 	orr.w	r3, r3, #4
 800601e:	6713      	str	r3, [r2, #112]	; 0x70
 8006020:	4b2e      	ldr	r3, [pc, #184]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006024:	4a2d      	ldr	r2, [pc, #180]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006026:	f043 0301 	orr.w	r3, r3, #1
 800602a:	6713      	str	r3, [r2, #112]	; 0x70
 800602c:	e00b      	b.n	8006046 <HAL_RCC_OscConfig+0x4a2>
 800602e:	4b2b      	ldr	r3, [pc, #172]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006032:	4a2a      	ldr	r2, [pc, #168]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006034:	f023 0301 	bic.w	r3, r3, #1
 8006038:	6713      	str	r3, [r2, #112]	; 0x70
 800603a:	4b28      	ldr	r3, [pc, #160]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 800603c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603e:	4a27      	ldr	r2, [pc, #156]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 8006040:	f023 0304 	bic.w	r3, r3, #4
 8006044:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d015      	beq.n	800607a <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604e:	f7fc fbb7 	bl	80027c0 <HAL_GetTick>
 8006052:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006054:	e00a      	b.n	800606c <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006056:	f7fc fbb3 	bl	80027c0 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	f241 3288 	movw	r2, #5000	; 0x1388
 8006064:	4293      	cmp	r3, r2
 8006066:	d901      	bls.n	800606c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e11f      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800606c:	4b1b      	ldr	r3, [pc, #108]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 800606e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0ee      	beq.n	8006056 <HAL_RCC_OscConfig+0x4b2>
 8006078:	e014      	b.n	80060a4 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800607a:	f7fc fba1 	bl	80027c0 <HAL_GetTick>
 800607e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006080:	e00a      	b.n	8006098 <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006082:	f7fc fb9d 	bl	80027c0 <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006090:	4293      	cmp	r3, r2
 8006092:	d901      	bls.n	8006098 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e109      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006098:	4b10      	ldr	r3, [pc, #64]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 800609a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609c:	f003 0302 	and.w	r3, r3, #2
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1ee      	bne.n	8006082 <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 80fe 	beq.w	80062aa <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80060ae:	4b0b      	ldr	r3, [pc, #44]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060b6:	2b18      	cmp	r3, #24
 80060b8:	f000 80b9 	beq.w	800622e <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	f040 809a 	bne.w	80061fa <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060c6:	4b05      	ldr	r3, [pc, #20]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a04      	ldr	r2, [pc, #16]	; (80060dc <HAL_RCC_OscConfig+0x538>)
 80060cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80060d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d2:	f7fc fb75 	bl	80027c0 <HAL_GetTick>
 80060d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060d8:	e00d      	b.n	80060f6 <HAL_RCC_OscConfig+0x552>
 80060da:	bf00      	nop
 80060dc:	58024400 	.word	0x58024400
 80060e0:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060e4:	f7fc fb6c 	bl	80027c0 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d901      	bls.n	80060f6 <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	e0da      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060f6:	4b6f      	ldr	r3, [pc, #444]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1f0      	bne.n	80060e4 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006102:	4b6c      	ldr	r3, [pc, #432]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006104:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006106:	4b6c      	ldr	r3, [pc, #432]	; (80062b8 <HAL_RCC_OscConfig+0x714>)
 8006108:	4013      	ands	r3, r2
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006112:	0112      	lsls	r2, r2, #4
 8006114:	430a      	orrs	r2, r1
 8006116:	4967      	ldr	r1, [pc, #412]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006118:	4313      	orrs	r3, r2
 800611a:	628b      	str	r3, [r1, #40]	; 0x28
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006120:	3b01      	subs	r3, #1
 8006122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800612a:	3b01      	subs	r3, #1
 800612c:	025b      	lsls	r3, r3, #9
 800612e:	b29b      	uxth	r3, r3
 8006130:	431a      	orrs	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006136:	3b01      	subs	r3, #1
 8006138:	041b      	lsls	r3, r3, #16
 800613a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006144:	3b01      	subs	r3, #1
 8006146:	061b      	lsls	r3, r3, #24
 8006148:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800614c:	4959      	ldr	r1, [pc, #356]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 800614e:	4313      	orrs	r3, r2
 8006150:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006152:	4b58      	ldr	r3, [pc, #352]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006156:	4a57      	ldr	r2, [pc, #348]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006158:	f023 0301 	bic.w	r3, r3, #1
 800615c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800615e:	4b55      	ldr	r3, [pc, #340]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006160:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006162:	4b56      	ldr	r3, [pc, #344]	; (80062bc <HAL_RCC_OscConfig+0x718>)
 8006164:	4013      	ands	r3, r2
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800616a:	00d2      	lsls	r2, r2, #3
 800616c:	4951      	ldr	r1, [pc, #324]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 800616e:	4313      	orrs	r3, r2
 8006170:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006172:	4b50      	ldr	r3, [pc, #320]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006176:	f023 020c 	bic.w	r2, r3, #12
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	494d      	ldr	r1, [pc, #308]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006180:	4313      	orrs	r3, r2
 8006182:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006184:	4b4b      	ldr	r3, [pc, #300]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006188:	f023 0202 	bic.w	r2, r3, #2
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006190:	4948      	ldr	r1, [pc, #288]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006192:	4313      	orrs	r3, r2
 8006194:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006196:	4b47      	ldr	r3, [pc, #284]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619a:	4a46      	ldr	r2, [pc, #280]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 800619c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a2:	4b44      	ldr	r3, [pc, #272]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a6:	4a43      	ldr	r2, [pc, #268]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061ac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80061ae:	4b41      	ldr	r3, [pc, #260]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	4a40      	ldr	r2, [pc, #256]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061b8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80061ba:	4b3e      	ldr	r3, [pc, #248]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061be:	4a3d      	ldr	r2, [pc, #244]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061c0:	f043 0301 	orr.w	r3, r3, #1
 80061c4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061c6:	4b3b      	ldr	r3, [pc, #236]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a3a      	ldr	r2, [pc, #232]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061d2:	f7fc faf5 	bl	80027c0 <HAL_GetTick>
 80061d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061da:	f7fc faf1 	bl	80027c0 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e05f      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061ec:	4b31      	ldr	r3, [pc, #196]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0f0      	beq.n	80061da <HAL_RCC_OscConfig+0x636>
 80061f8:	e057      	b.n	80062aa <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061fa:	4b2e      	ldr	r3, [pc, #184]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a2d      	ldr	r2, [pc, #180]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006200:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006206:	f7fc fadb 	bl	80027c0 <HAL_GetTick>
 800620a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800620c:	e008      	b.n	8006220 <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800620e:	f7fc fad7 	bl	80027c0 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	2b02      	cmp	r3, #2
 800621a:	d901      	bls.n	8006220 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e045      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006220:	4b24      	ldr	r3, [pc, #144]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1f0      	bne.n	800620e <HAL_RCC_OscConfig+0x66a>
 800622c:	e03d      	b.n	80062aa <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800622e:	4b21      	ldr	r3, [pc, #132]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006232:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006234:	4b1f      	ldr	r3, [pc, #124]	; (80062b4 <HAL_RCC_OscConfig+0x710>)
 8006236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006238:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623e:	2b01      	cmp	r3, #1
 8006240:	d031      	beq.n	80062a6 <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f003 0203 	and.w	r2, r3, #3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800624c:	429a      	cmp	r2, r3
 800624e:	d12a      	bne.n	80062a6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	091b      	lsrs	r3, r3, #4
 8006254:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625c:	429a      	cmp	r2, r3
 800625e:	d122      	bne.n	80062a6 <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626a:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800626c:	429a      	cmp	r2, r3
 800626e:	d11a      	bne.n	80062a6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	0a5b      	lsrs	r3, r3, #9
 8006274:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800627c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800627e:	429a      	cmp	r2, r3
 8006280:	d111      	bne.n	80062a6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	0c1b      	lsrs	r3, r3, #16
 8006286:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006290:	429a      	cmp	r2, r3
 8006292:	d108      	bne.n	80062a6 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	0e1b      	lsrs	r3, r3, #24
 8006298:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062a0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d001      	beq.n	80062aa <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e000      	b.n	80062ac <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3730      	adds	r7, #48	; 0x30
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	58024400 	.word	0x58024400
 80062b8:	fffffc0c 	.word	0xfffffc0c
 80062bc:	ffff0007 	.word	0xffff0007

080062c0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e19c      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062d4:	4b8a      	ldr	r3, [pc, #552]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	683a      	ldr	r2, [r7, #0]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d910      	bls.n	8006304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062e2:	4b87      	ldr	r3, [pc, #540]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f023 020f 	bic.w	r2, r3, #15
 80062ea:	4985      	ldr	r1, [pc, #532]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f2:	4b83      	ldr	r3, [pc, #524]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 030f 	and.w	r3, r3, #15
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d001      	beq.n	8006304 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e184      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d010      	beq.n	8006332 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691a      	ldr	r2, [r3, #16]
 8006314:	4b7b      	ldr	r3, [pc, #492]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800631c:	429a      	cmp	r2, r3
 800631e:	d908      	bls.n	8006332 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006320:	4b78      	ldr	r3, [pc, #480]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	4975      	ldr	r1, [pc, #468]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800632e:	4313      	orrs	r3, r2
 8006330:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0308 	and.w	r3, r3, #8
 800633a:	2b00      	cmp	r3, #0
 800633c:	d010      	beq.n	8006360 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	695a      	ldr	r2, [r3, #20]
 8006342:	4b70      	ldr	r3, [pc, #448]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800634a:	429a      	cmp	r2, r3
 800634c:	d908      	bls.n	8006360 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800634e:	4b6d      	ldr	r3, [pc, #436]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	496a      	ldr	r1, [pc, #424]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800635c:	4313      	orrs	r3, r2
 800635e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0310 	and.w	r3, r3, #16
 8006368:	2b00      	cmp	r3, #0
 800636a:	d010      	beq.n	800638e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	699a      	ldr	r2, [r3, #24]
 8006370:	4b64      	ldr	r3, [pc, #400]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006378:	429a      	cmp	r2, r3
 800637a:	d908      	bls.n	800638e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800637c:	4b61      	ldr	r3, [pc, #388]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800637e:	69db      	ldr	r3, [r3, #28]
 8006380:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	495e      	ldr	r1, [pc, #376]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800638a:	4313      	orrs	r3, r2
 800638c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d010      	beq.n	80063bc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	69da      	ldr	r2, [r3, #28]
 800639e:	4b59      	ldr	r3, [pc, #356]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d908      	bls.n	80063bc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80063aa:	4b56      	ldr	r3, [pc, #344]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	4953      	ldr	r1, [pc, #332]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d010      	beq.n	80063ea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68da      	ldr	r2, [r3, #12]
 80063cc:	4b4d      	ldr	r3, [pc, #308]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d908      	bls.n	80063ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063d8:	4b4a      	ldr	r3, [pc, #296]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	f023 020f 	bic.w	r2, r3, #15
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	4947      	ldr	r1, [pc, #284]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0301 	and.w	r3, r3, #1
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d055      	beq.n	80064a2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80063f6:	4b43      	ldr	r3, [pc, #268]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	4940      	ldr	r1, [pc, #256]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006404:	4313      	orrs	r3, r2
 8006406:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	2b02      	cmp	r3, #2
 800640e:	d107      	bne.n	8006420 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006410:	4b3c      	ldr	r3, [pc, #240]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d121      	bne.n	8006460 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e0f6      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	2b03      	cmp	r3, #3
 8006426:	d107      	bne.n	8006438 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006428:	4b36      	ldr	r3, [pc, #216]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d115      	bne.n	8006460 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e0ea      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d107      	bne.n	8006450 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006440:	4b30      	ldr	r3, [pc, #192]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006448:	2b00      	cmp	r3, #0
 800644a:	d109      	bne.n	8006460 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e0de      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006450:	4b2c      	ldr	r3, [pc, #176]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	2b00      	cmp	r3, #0
 800645a:	d101      	bne.n	8006460 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e0d6      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006460:	4b28      	ldr	r3, [pc, #160]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	f023 0207 	bic.w	r2, r3, #7
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	4925      	ldr	r1, [pc, #148]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 800646e:	4313      	orrs	r3, r2
 8006470:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006472:	f7fc f9a5 	bl	80027c0 <HAL_GetTick>
 8006476:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006478:	e00a      	b.n	8006490 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800647a:	f7fc f9a1 	bl	80027c0 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	f241 3288 	movw	r2, #5000	; 0x1388
 8006488:	4293      	cmp	r3, r2
 800648a:	d901      	bls.n	8006490 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e0be      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006490:	4b1c      	ldr	r3, [pc, #112]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	00db      	lsls	r3, r3, #3
 800649e:	429a      	cmp	r2, r3
 80064a0:	d1eb      	bne.n	800647a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0302 	and.w	r3, r3, #2
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d010      	beq.n	80064d0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	4b14      	ldr	r3, [pc, #80]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80064b4:	699b      	ldr	r3, [r3, #24]
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d208      	bcs.n	80064d0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064be:	4b11      	ldr	r3, [pc, #68]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	f023 020f 	bic.w	r2, r3, #15
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	490e      	ldr	r1, [pc, #56]	; (8006504 <HAL_RCC_ClockConfig+0x244>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80064d0:	4b0b      	ldr	r3, [pc, #44]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d214      	bcs.n	8006508 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064de:	4b08      	ldr	r3, [pc, #32]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f023 020f 	bic.w	r2, r3, #15
 80064e6:	4906      	ldr	r1, [pc, #24]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ee:	4b04      	ldr	r3, [pc, #16]	; (8006500 <HAL_RCC_ClockConfig+0x240>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	683a      	ldr	r2, [r7, #0]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d005      	beq.n	8006508 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e086      	b.n	800660e <HAL_RCC_ClockConfig+0x34e>
 8006500:	52002000 	.word	0x52002000
 8006504:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b00      	cmp	r3, #0
 8006512:	d010      	beq.n	8006536 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	691a      	ldr	r2, [r3, #16]
 8006518:	4b3f      	ldr	r3, [pc, #252]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006520:	429a      	cmp	r2, r3
 8006522:	d208      	bcs.n	8006536 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006524:	4b3c      	ldr	r3, [pc, #240]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006526:	699b      	ldr	r3, [r3, #24]
 8006528:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	4939      	ldr	r1, [pc, #228]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006532:	4313      	orrs	r3, r2
 8006534:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0308 	and.w	r3, r3, #8
 800653e:	2b00      	cmp	r3, #0
 8006540:	d010      	beq.n	8006564 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	695a      	ldr	r2, [r3, #20]
 8006546:	4b34      	ldr	r3, [pc, #208]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800654e:	429a      	cmp	r2, r3
 8006550:	d208      	bcs.n	8006564 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006552:	4b31      	ldr	r3, [pc, #196]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	492e      	ldr	r1, [pc, #184]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006560:	4313      	orrs	r3, r2
 8006562:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	2b00      	cmp	r3, #0
 800656e:	d010      	beq.n	8006592 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	699a      	ldr	r2, [r3, #24]
 8006574:	4b28      	ldr	r3, [pc, #160]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800657c:	429a      	cmp	r2, r3
 800657e:	d208      	bcs.n	8006592 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006580:	4b25      	ldr	r3, [pc, #148]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 8006582:	69db      	ldr	r3, [r3, #28]
 8006584:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	4922      	ldr	r1, [pc, #136]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 800658e:	4313      	orrs	r3, r2
 8006590:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0320 	and.w	r3, r3, #32
 800659a:	2b00      	cmp	r3, #0
 800659c:	d010      	beq.n	80065c0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	69da      	ldr	r2, [r3, #28]
 80065a2:	4b1d      	ldr	r3, [pc, #116]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d208      	bcs.n	80065c0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80065ae:	4b1a      	ldr	r3, [pc, #104]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	4917      	ldr	r1, [pc, #92]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80065c0:	f000 f89e 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80065c4:	4602      	mov	r2, r0
 80065c6:	4b14      	ldr	r3, [pc, #80]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	0a1b      	lsrs	r3, r3, #8
 80065cc:	f003 030f 	and.w	r3, r3, #15
 80065d0:	4912      	ldr	r1, [pc, #72]	; (800661c <HAL_RCC_ClockConfig+0x35c>)
 80065d2:	5ccb      	ldrb	r3, [r1, r3]
 80065d4:	f003 031f 	and.w	r3, r3, #31
 80065d8:	fa22 f303 	lsr.w	r3, r2, r3
 80065dc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065de:	4b0e      	ldr	r3, [pc, #56]	; (8006618 <HAL_RCC_ClockConfig+0x358>)
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	4a0d      	ldr	r2, [pc, #52]	; (800661c <HAL_RCC_ClockConfig+0x35c>)
 80065e8:	5cd3      	ldrb	r3, [r2, r3]
 80065ea:	f003 031f 	and.w	r3, r3, #31
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	fa22 f303 	lsr.w	r3, r2, r3
 80065f4:	4a0a      	ldr	r2, [pc, #40]	; (8006620 <HAL_RCC_ClockConfig+0x360>)
 80065f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065f8:	4a0a      	ldr	r2, [pc, #40]	; (8006624 <HAL_RCC_ClockConfig+0x364>)
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80065fe:	4b0a      	ldr	r3, [pc, #40]	; (8006628 <HAL_RCC_ClockConfig+0x368>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4618      	mov	r0, r3
 8006604:	f7fb ff50 	bl	80024a8 <HAL_InitTick>
 8006608:	4603      	mov	r3, r0
 800660a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800660c:	7bfb      	ldrb	r3, [r7, #15]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3718      	adds	r7, #24
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	58024400 	.word	0x58024400
 800661c:	0800e470 	.word	0x0800e470
 8006620:	20000008 	.word	0x20000008
 8006624:	20000004 	.word	0x20000004
 8006628:	2000000c 	.word	0x2000000c

0800662c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b08c      	sub	sp, #48	; 0x30
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d12a      	bne.n	8006694 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800663e:	4b2d      	ldr	r3, [pc, #180]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 8006640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006644:	4a2b      	ldr	r2, [pc, #172]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 8006646:	f043 0301 	orr.w	r3, r3, #1
 800664a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800664e:	4b29      	ldr	r3, [pc, #164]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 8006650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	61bb      	str	r3, [r7, #24]
 800665a:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800665c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006662:	2302      	movs	r3, #2
 8006664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006666:	2303      	movs	r3, #3
 8006668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800666a:	2300      	movs	r3, #0
 800666c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800666e:	2300      	movs	r3, #0
 8006670:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006672:	f107 031c 	add.w	r3, r7, #28
 8006676:	4619      	mov	r1, r3
 8006678:	481f      	ldr	r0, [pc, #124]	; (80066f8 <HAL_RCC_MCOConfig+0xcc>)
 800667a:	f7ff f87f 	bl	800577c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800667e:	4b1d      	ldr	r3, [pc, #116]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8006686:	68b9      	ldr	r1, [r7, #8]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	430b      	orrs	r3, r1
 800668c:	4919      	ldr	r1, [pc, #100]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 800668e:	4313      	orrs	r3, r2
 8006690:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8006692:	e02a      	b.n	80066ea <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8006694:	4b17      	ldr	r3, [pc, #92]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 8006696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800669a:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 800669c:	f043 0304 	orr.w	r3, r3, #4
 80066a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80066a4:	4b13      	ldr	r3, [pc, #76]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 80066a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80066aa:	f003 0304 	and.w	r3, r3, #4
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80066b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066b8:	2302      	movs	r3, #2
 80066ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066bc:	2303      	movs	r3, #3
 80066be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066c0:	2300      	movs	r3, #0
 80066c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80066c4:	2300      	movs	r3, #0
 80066c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80066c8:	f107 031c 	add.w	r3, r7, #28
 80066cc:	4619      	mov	r1, r3
 80066ce:	480b      	ldr	r0, [pc, #44]	; (80066fc <HAL_RCC_MCOConfig+0xd0>)
 80066d0:	f7ff f854 	bl	800577c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 80066d4:	4b07      	ldr	r3, [pc, #28]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	01d9      	lsls	r1, r3, #7
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	430b      	orrs	r3, r1
 80066e4:	4903      	ldr	r1, [pc, #12]	; (80066f4 <HAL_RCC_MCOConfig+0xc8>)
 80066e6:	4313      	orrs	r3, r2
 80066e8:	610b      	str	r3, [r1, #16]
}
 80066ea:	bf00      	nop
 80066ec:	3730      	adds	r7, #48	; 0x30
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	58024400 	.word	0x58024400
 80066f8:	58020000 	.word	0x58020000
 80066fc:	58020800 	.word	0x58020800

08006700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006700:	b480      	push	{r7}
 8006702:	b089      	sub	sp, #36	; 0x24
 8006704:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006706:	4bb3      	ldr	r3, [pc, #716]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800670e:	2b18      	cmp	r3, #24
 8006710:	f200 8155 	bhi.w	80069be <HAL_RCC_GetSysClockFreq+0x2be>
 8006714:	a201      	add	r2, pc, #4	; (adr r2, 800671c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800671a:	bf00      	nop
 800671c:	08006781 	.word	0x08006781
 8006720:	080069bf 	.word	0x080069bf
 8006724:	080069bf 	.word	0x080069bf
 8006728:	080069bf 	.word	0x080069bf
 800672c:	080069bf 	.word	0x080069bf
 8006730:	080069bf 	.word	0x080069bf
 8006734:	080069bf 	.word	0x080069bf
 8006738:	080069bf 	.word	0x080069bf
 800673c:	080067a7 	.word	0x080067a7
 8006740:	080069bf 	.word	0x080069bf
 8006744:	080069bf 	.word	0x080069bf
 8006748:	080069bf 	.word	0x080069bf
 800674c:	080069bf 	.word	0x080069bf
 8006750:	080069bf 	.word	0x080069bf
 8006754:	080069bf 	.word	0x080069bf
 8006758:	080069bf 	.word	0x080069bf
 800675c:	080067ad 	.word	0x080067ad
 8006760:	080069bf 	.word	0x080069bf
 8006764:	080069bf 	.word	0x080069bf
 8006768:	080069bf 	.word	0x080069bf
 800676c:	080069bf 	.word	0x080069bf
 8006770:	080069bf 	.word	0x080069bf
 8006774:	080069bf 	.word	0x080069bf
 8006778:	080069bf 	.word	0x080069bf
 800677c:	080067b3 	.word	0x080067b3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006780:	4b94      	ldr	r3, [pc, #592]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0320 	and.w	r3, r3, #32
 8006788:	2b00      	cmp	r3, #0
 800678a:	d009      	beq.n	80067a0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800678c:	4b91      	ldr	r3, [pc, #580]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	08db      	lsrs	r3, r3, #3
 8006792:	f003 0303 	and.w	r3, r3, #3
 8006796:	4a90      	ldr	r2, [pc, #576]	; (80069d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006798:	fa22 f303 	lsr.w	r3, r2, r3
 800679c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800679e:	e111      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80067a0:	4b8d      	ldr	r3, [pc, #564]	; (80069d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80067a2:	61bb      	str	r3, [r7, #24]
    break;
 80067a4:	e10e      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80067a6:	4b8d      	ldr	r3, [pc, #564]	; (80069dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80067a8:	61bb      	str	r3, [r7, #24]
    break;
 80067aa:	e10b      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80067ac:	4b8c      	ldr	r3, [pc, #560]	; (80069e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80067ae:	61bb      	str	r3, [r7, #24]
    break;
 80067b0:	e108      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067b2:	4b88      	ldr	r3, [pc, #544]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b6:	f003 0303 	and.w	r3, r3, #3
 80067ba:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80067bc:	4b85      	ldr	r3, [pc, #532]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c0:	091b      	lsrs	r3, r3, #4
 80067c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067c6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80067c8:	4b82      	ldr	r3, [pc, #520]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80067d2:	4b80      	ldr	r3, [pc, #512]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067d6:	08db      	lsrs	r3, r3, #3
 80067d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	fb02 f303 	mul.w	r3, r2, r3
 80067e2:	ee07 3a90 	vmov	s15, r3
 80067e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ea:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 80e1 	beq.w	80069b8 <HAL_RCC_GetSysClockFreq+0x2b8>
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	f000 8083 	beq.w	8006904 <HAL_RCC_GetSysClockFreq+0x204>
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2b02      	cmp	r3, #2
 8006802:	f200 80a1 	bhi.w	8006948 <HAL_RCC_GetSysClockFreq+0x248>
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d003      	beq.n	8006814 <HAL_RCC_GetSysClockFreq+0x114>
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d056      	beq.n	80068c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006812:	e099      	b.n	8006948 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006814:	4b6f      	ldr	r3, [pc, #444]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0320 	and.w	r3, r3, #32
 800681c:	2b00      	cmp	r3, #0
 800681e:	d02d      	beq.n	800687c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006820:	4b6c      	ldr	r3, [pc, #432]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	08db      	lsrs	r3, r3, #3
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	4a6b      	ldr	r2, [pc, #428]	; (80069d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800682c:	fa22 f303 	lsr.w	r3, r2, r3
 8006830:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	ee07 3a90 	vmov	s15, r3
 8006838:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	ee07 3a90 	vmov	s15, r3
 8006842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800684a:	4b62      	ldr	r3, [pc, #392]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800684c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006852:	ee07 3a90 	vmov	s15, r3
 8006856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685a:	ed97 6a02 	vldr	s12, [r7, #8]
 800685e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80069e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800686a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800686e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006876:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800687a:	e087      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	ee07 3a90 	vmov	s15, r3
 8006882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006886:	eddf 6a58 	vldr	s13, [pc, #352]	; 80069e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800688a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800688e:	4b51      	ldr	r3, [pc, #324]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006896:	ee07 3a90 	vmov	s15, r3
 800689a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800689e:	ed97 6a02 	vldr	s12, [r7, #8]
 80068a2:	eddf 5a50 	vldr	s11, [pc, #320]	; 80069e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80068b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068be:	e065      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	ee07 3a90 	vmov	s15, r3
 80068c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ca:	eddf 6a48 	vldr	s13, [pc, #288]	; 80069ec <HAL_RCC_GetSysClockFreq+0x2ec>
 80068ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068d2:	4b40      	ldr	r3, [pc, #256]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068da:	ee07 3a90 	vmov	s15, r3
 80068de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80068e6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80069e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80068f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006902:	e043      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	ee07 3a90 	vmov	s15, r3
 800690a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690e:	eddf 6a38 	vldr	s13, [pc, #224]	; 80069f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006916:	4b2f      	ldr	r3, [pc, #188]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800691e:	ee07 3a90 	vmov	s15, r3
 8006922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006926:	ed97 6a02 	vldr	s12, [r7, #8]
 800692a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80069e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800692e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006936:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800693a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800693e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006942:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006946:	e021      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	ee07 3a90 	vmov	s15, r3
 800694e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006952:	eddf 6a26 	vldr	s13, [pc, #152]	; 80069ec <HAL_RCC_GetSysClockFreq+0x2ec>
 8006956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800695a:	4b1e      	ldr	r3, [pc, #120]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800695c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800695e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006962:	ee07 3a90 	vmov	s15, r3
 8006966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800696a:	ed97 6a02 	vldr	s12, [r7, #8]
 800696e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80069e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800697a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800697e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800698a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800698c:	4b11      	ldr	r3, [pc, #68]	; (80069d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800698e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006990:	0a5b      	lsrs	r3, r3, #9
 8006992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006996:	3301      	adds	r3, #1
 8006998:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	ee07 3a90 	vmov	s15, r3
 80069a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80069a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80069a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069b0:	ee17 3a90 	vmov	r3, s15
 80069b4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80069b6:	e005      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61bb      	str	r3, [r7, #24]
    break;
 80069bc:	e002      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80069be:	4b07      	ldr	r3, [pc, #28]	; (80069dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80069c0:	61bb      	str	r3, [r7, #24]
    break;
 80069c2:	bf00      	nop
  }

  return sysclockfreq;
 80069c4:	69bb      	ldr	r3, [r7, #24]
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3724      	adds	r7, #36	; 0x24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	58024400 	.word	0x58024400
 80069d8:	03d09000 	.word	0x03d09000
 80069dc:	003d0900 	.word	0x003d0900
 80069e0:	007a1200 	.word	0x007a1200
 80069e4:	46000000 	.word	0x46000000
 80069e8:	4c742400 	.word	0x4c742400
 80069ec:	4a742400 	.word	0x4a742400
 80069f0:	4af42400 	.word	0x4af42400

080069f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80069fa:	f7ff fe81 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80069fe:	4602      	mov	r2, r0
 8006a00:	4b10      	ldr	r3, [pc, #64]	; (8006a44 <HAL_RCC_GetHCLKFreq+0x50>)
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	0a1b      	lsrs	r3, r3, #8
 8006a06:	f003 030f 	and.w	r3, r3, #15
 8006a0a:	490f      	ldr	r1, [pc, #60]	; (8006a48 <HAL_RCC_GetHCLKFreq+0x54>)
 8006a0c:	5ccb      	ldrb	r3, [r1, r3]
 8006a0e:	f003 031f 	and.w	r3, r3, #31
 8006a12:	fa22 f303 	lsr.w	r3, r2, r3
 8006a16:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006a18:	4b0a      	ldr	r3, [pc, #40]	; (8006a44 <HAL_RCC_GetHCLKFreq+0x50>)
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	f003 030f 	and.w	r3, r3, #15
 8006a20:	4a09      	ldr	r2, [pc, #36]	; (8006a48 <HAL_RCC_GetHCLKFreq+0x54>)
 8006a22:	5cd3      	ldrb	r3, [r2, r3]
 8006a24:	f003 031f 	and.w	r3, r3, #31
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a2e:	4a07      	ldr	r2, [pc, #28]	; (8006a4c <HAL_RCC_GetHCLKFreq+0x58>)
 8006a30:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006a32:	4a07      	ldr	r2, [pc, #28]	; (8006a50 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006a38:	4b04      	ldr	r3, [pc, #16]	; (8006a4c <HAL_RCC_GetHCLKFreq+0x58>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3708      	adds	r7, #8
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	58024400 	.word	0x58024400
 8006a48:	0800e470 	.word	0x0800e470
 8006a4c:	20000008 	.word	0x20000008
 8006a50:	20000004 	.word	0x20000004

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006a58:	f7ff ffcc 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	4b06      	ldr	r3, [pc, #24]	; (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	091b      	lsrs	r3, r3, #4
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4904      	ldr	r1, [pc, #16]	; (8006a7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a6a:	5ccb      	ldrb	r3, [r1, r3]
 8006a6c:	f003 031f 	and.w	r3, r3, #31
 8006a70:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	58024400 	.word	0x58024400
 8006a7c:	0800e470 	.word	0x0800e470

08006a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006a84:	f7ff ffb6 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	4b06      	ldr	r3, [pc, #24]	; (8006aa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a8c:	69db      	ldr	r3, [r3, #28]
 8006a8e:	0a1b      	lsrs	r3, r3, #8
 8006a90:	f003 0307 	and.w	r3, r3, #7
 8006a94:	4904      	ldr	r1, [pc, #16]	; (8006aa8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a96:	5ccb      	ldrb	r3, [r1, r3]
 8006a98:	f003 031f 	and.w	r3, r3, #31
 8006a9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	58024400 	.word	0x58024400
 8006aa8:	0800e470 	.word	0x0800e470

08006aac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	223f      	movs	r2, #63	; 0x3f
 8006aba:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006abc:	4b1a      	ldr	r3, [pc, #104]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	f003 0207 	and.w	r2, r3, #7
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006ac8:	4b17      	ldr	r3, [pc, #92]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006ad4:	4b14      	ldr	r3, [pc, #80]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	f003 020f 	and.w	r2, r3, #15
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006ae0:	4b11      	ldr	r3, [pc, #68]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006aec:	4b0e      	ldr	r3, [pc, #56]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006aee:	69db      	ldr	r3, [r3, #28]
 8006af0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006af8:	4b0b      	ldr	r3, [pc, #44]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006b04:	4b08      	ldr	r3, [pc, #32]	; (8006b28 <HAL_RCC_GetClockConfig+0x7c>)
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b10:	4b06      	ldr	r3, [pc, #24]	; (8006b2c <HAL_RCC_GetClockConfig+0x80>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 020f 	and.w	r2, r3, #15
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	601a      	str	r2, [r3, #0]
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	58024400 	.word	0x58024400
 8006b2c:	52002000 	.word	0x52002000

08006b30 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006b38:	2300      	movs	r3, #0
 8006b3a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d03f      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b50:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006b54:	d02a      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006b56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006b5a:	d824      	bhi.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006b5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b60:	d018      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006b62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b66:	d81e      	bhi.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d003      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006b6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b70:	d007      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006b72:	e018      	b.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b74:	4bab      	ldr	r3, [pc, #684]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b78:	4aaa      	ldr	r2, [pc, #680]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006b7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b7e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006b80:	e015      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	3304      	adds	r3, #4
 8006b86:	2102      	movs	r1, #2
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f001 f989 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006b92:	e00c      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	3324      	adds	r3, #36	; 0x24
 8006b98:	2102      	movs	r1, #2
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f001 fa32 	bl	8008004 <RCCEx_PLL3_Config>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006ba4:	e003      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	75fb      	strb	r3, [r7, #23]
      break;
 8006baa:	e000      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006bac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bae:	7dfb      	ldrb	r3, [r7, #23]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d109      	bne.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006bb4:	4b9b      	ldr	r3, [pc, #620]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006bb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bc0:	4998      	ldr	r1, [pc, #608]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	650b      	str	r3, [r1, #80]	; 0x50
 8006bc6:	e001      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc8:	7dfb      	ldrb	r3, [r7, #23]
 8006bca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d03d      	beq.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d826      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006be0:	a201      	add	r2, pc, #4	; (adr r2, 8006be8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be6:	bf00      	nop
 8006be8:	08006bfd 	.word	0x08006bfd
 8006bec:	08006c0b 	.word	0x08006c0b
 8006bf0:	08006c1d 	.word	0x08006c1d
 8006bf4:	08006c35 	.word	0x08006c35
 8006bf8:	08006c35 	.word	0x08006c35
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bfc:	4b89      	ldr	r3, [pc, #548]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	4a88      	ldr	r2, [pc, #544]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c08:	e015      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	2100      	movs	r1, #0
 8006c10:	4618      	mov	r0, r3
 8006c12:	f001 f945 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006c16:	4603      	mov	r3, r0
 8006c18:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c1a:	e00c      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3324      	adds	r3, #36	; 0x24
 8006c20:	2100      	movs	r1, #0
 8006c22:	4618      	mov	r0, r3
 8006c24:	f001 f9ee 	bl	8008004 <RCCEx_PLL3_Config>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c2c:	e003      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	75fb      	strb	r3, [r7, #23]
      break;
 8006c32:	e000      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006c34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c36:	7dfb      	ldrb	r3, [r7, #23]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d109      	bne.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c3c:	4b79      	ldr	r3, [pc, #484]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c40:	f023 0207 	bic.w	r2, r3, #7
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c48:	4976      	ldr	r1, [pc, #472]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	650b      	str	r3, [r1, #80]	; 0x50
 8006c4e:	e001      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c50:	7dfb      	ldrb	r3, [r7, #23]
 8006c52:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d051      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006c66:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006c6a:	d036      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006c6c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006c70:	d830      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006c72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c76:	d032      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8006c78:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c7c:	d82a      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006c7e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006c82:	d02e      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006c84:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006c88:	d824      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006c8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c8e:	d018      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006c90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c94:	d81e      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006c9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c9e:	d007      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006ca0:	e018      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ca2:	4b60      	ldr	r3, [pc, #384]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca6:	4a5f      	ldr	r2, [pc, #380]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006cae:	e019      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 f8f2 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006cc0:	e010      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	3324      	adds	r3, #36	; 0x24
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 f99b 	bl	8008004 <RCCEx_PLL3_Config>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006cd2:	e007      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006cd8:	e004      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006cda:	bf00      	nop
 8006cdc:	e002      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006cde:	bf00      	nop
 8006ce0:	e000      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006ce2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ce4:	7dfb      	ldrb	r3, [r7, #23]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10a      	bne.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006cea:	4b4e      	ldr	r3, [pc, #312]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cee:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006cf8:	494a      	ldr	r1, [pc, #296]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	658b      	str	r3, [r1, #88]	; 0x58
 8006cfe:	e001      	b.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d00:	7dfb      	ldrb	r3, [r7, #23]
 8006d02:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d051      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006d16:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8006d1a:	d036      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8006d1c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8006d20:	d830      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006d22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006d26:	d032      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8006d28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006d2c:	d82a      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006d2e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006d32:	d02e      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8006d34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006d38:	d824      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006d3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d3e:	d018      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8006d40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d44:	d81e      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d003      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006d4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d4e:	d007      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006d50:	e018      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d52:	4b34      	ldr	r3, [pc, #208]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d56:	4a33      	ldr	r2, [pc, #204]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d5c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d5e:	e019      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3304      	adds	r3, #4
 8006d64:	2100      	movs	r1, #0
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 f89a 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006d70:	e010      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	3324      	adds	r3, #36	; 0x24
 8006d76:	2100      	movs	r1, #0
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f001 f943 	bl	8008004 <RCCEx_PLL3_Config>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d82:	e007      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	75fb      	strb	r3, [r7, #23]
      break;
 8006d88:	e004      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006d8a:	bf00      	nop
 8006d8c:	e002      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006d8e:	bf00      	nop
 8006d90:	e000      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006d92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d94:	7dfb      	ldrb	r3, [r7, #23]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10a      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006d9a:	4b22      	ldr	r3, [pc, #136]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006da8:	491e      	ldr	r1, [pc, #120]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	658b      	str	r3, [r1, #88]	; 0x58
 8006dae:	e001      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db0:	7dfb      	ldrb	r3, [r7, #23]
 8006db2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d035      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006dc4:	2b30      	cmp	r3, #48	; 0x30
 8006dc6:	d01c      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006dc8:	2b30      	cmp	r3, #48	; 0x30
 8006dca:	d817      	bhi.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006dcc:	2b20      	cmp	r3, #32
 8006dce:	d00c      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	d813      	bhi.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d016      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8006dd8:	2b10      	cmp	r3, #16
 8006dda:	d10f      	bne.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ddc:	4b11      	ldr	r3, [pc, #68]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de0:	4a10      	ldr	r2, [pc, #64]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006de2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006de6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006de8:	e00e      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3304      	adds	r3, #4
 8006dee:	2102      	movs	r1, #2
 8006df0:	4618      	mov	r0, r3
 8006df2:	f001 f855 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006df6:	4603      	mov	r3, r0
 8006df8:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006dfa:	e005      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	75fb      	strb	r3, [r7, #23]
      break;
 8006e00:	e002      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8006e02:	bf00      	nop
 8006e04:	e000      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8006e06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e08:	7dfb      	ldrb	r3, [r7, #23]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d10c      	bne.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006e0e:	4b05      	ldr	r3, [pc, #20]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e12:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e1a:	4902      	ldr	r1, [pc, #8]	; (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006e20:	e004      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006e22:	bf00      	nop
 8006e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d047      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e40:	d030      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8006e42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e46:	d82a      	bhi.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006e48:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e4c:	d02c      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8006e4e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e52:	d824      	bhi.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006e54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e58:	d018      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e5e:	d81e      	bhi.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d003      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e68:	d007      	beq.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006e6a:	e018      	b.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e6c:	4bac      	ldr	r3, [pc, #688]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e70:	4aab      	ldr	r2, [pc, #684]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006e72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006e78:	e017      	b.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	2100      	movs	r1, #0
 8006e80:	4618      	mov	r0, r3
 8006e82:	f001 f80d 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006e86:	4603      	mov	r3, r0
 8006e88:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006e8a:	e00e      	b.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3324      	adds	r3, #36	; 0x24
 8006e90:	2100      	movs	r1, #0
 8006e92:	4618      	mov	r0, r3
 8006e94:	f001 f8b6 	bl	8008004 <RCCEx_PLL3_Config>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006e9c:	e005      	b.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	75fb      	strb	r3, [r7, #23]
      break;
 8006ea2:	e002      	b.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006ea4:	bf00      	nop
 8006ea6:	e000      	b.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006eaa:	7dfb      	ldrb	r3, [r7, #23]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d109      	bne.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006eb0:	4b9b      	ldr	r3, [pc, #620]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eb4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ebc:	4998      	ldr	r1, [pc, #608]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	650b      	str	r3, [r1, #80]	; 0x50
 8006ec2:	e001      	b.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ec4:	7dfb      	ldrb	r3, [r7, #23]
 8006ec6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d049      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ed8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006edc:	d02e      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8006ede:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ee2:	d828      	bhi.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006ee4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ee8:	d02a      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8006eea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006eee:	d822      	bhi.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006ef0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006ef4:	d026      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006ef6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006efa:	d81c      	bhi.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006efc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f00:	d010      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8006f02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f06:	d816      	bhi.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d01d      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f10:	d111      	bne.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	3304      	adds	r3, #4
 8006f16:	2101      	movs	r1, #1
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 ffc1 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006f22:	e012      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	3324      	adds	r3, #36	; 0x24
 8006f28:	2101      	movs	r1, #1
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f001 f86a 	bl	8008004 <RCCEx_PLL3_Config>
 8006f30:	4603      	mov	r3, r0
 8006f32:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006f34:	e009      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	75fb      	strb	r3, [r7, #23]
      break;
 8006f3a:	e006      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006f3c:	bf00      	nop
 8006f3e:	e004      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006f40:	bf00      	nop
 8006f42:	e002      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006f44:	bf00      	nop
 8006f46:	e000      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006f48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f4a:	7dfb      	ldrb	r3, [r7, #23]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d109      	bne.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006f50:	4b73      	ldr	r3, [pc, #460]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f54:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5c:	4970      	ldr	r1, [pc, #448]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	650b      	str	r3, [r1, #80]	; 0x50
 8006f62:	e001      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f64:	7dfb      	ldrb	r3, [r7, #23]
 8006f66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d04b      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006f7e:	d02e      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006f80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006f84:	d828      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f8a:	d02a      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f90:	d822      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006f92:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006f96:	d026      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8006f98:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006f9c:	d81c      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006f9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fa2:	d010      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8006fa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fa8:	d816      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01d      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006fae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fb2:	d111      	bne.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	2101      	movs	r1, #1
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f000 ff70 	bl	8007ea0 <RCCEx_PLL2_Config>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006fc4:	e012      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	3324      	adds	r3, #36	; 0x24
 8006fca:	2101      	movs	r1, #1
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f001 f819 	bl	8008004 <RCCEx_PLL3_Config>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006fd6:	e009      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	75fb      	strb	r3, [r7, #23]
      break;
 8006fdc:	e006      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006fde:	bf00      	nop
 8006fe0:	e004      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006fe2:	bf00      	nop
 8006fe4:	e002      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006fe6:	bf00      	nop
 8006fe8:	e000      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006fea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fec:	7dfb      	ldrb	r3, [r7, #23]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006ff2:	4b4b      	ldr	r3, [pc, #300]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ff6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007000:	4947      	ldr	r1, [pc, #284]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007002:	4313      	orrs	r3, r2
 8007004:	658b      	str	r3, [r1, #88]	; 0x58
 8007006:	e001      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007008:	7dfb      	ldrb	r3, [r7, #23]
 800700a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d02f      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800701c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007020:	d00e      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8007022:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007026:	d814      	bhi.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8007028:	2b00      	cmp	r3, #0
 800702a:	d015      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800702c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007030:	d10f      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007032:	4b3b      	ldr	r3, [pc, #236]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007036:	4a3a      	ldr	r2, [pc, #232]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800703c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800703e:	e00c      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3304      	adds	r3, #4
 8007044:	2101      	movs	r1, #1
 8007046:	4618      	mov	r0, r3
 8007048:	f000 ff2a 	bl	8007ea0 <RCCEx_PLL2_Config>
 800704c:	4603      	mov	r3, r0
 800704e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007050:	e003      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	75fb      	strb	r3, [r7, #23]
      break;
 8007056:	e000      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8007058:	bf00      	nop
    }

    if(ret == HAL_OK)
 800705a:	7dfb      	ldrb	r3, [r7, #23]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d109      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007060:	4b2f      	ldr	r3, [pc, #188]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8007062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007064:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800706c:	492c      	ldr	r1, [pc, #176]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800706e:	4313      	orrs	r3, r2
 8007070:	650b      	str	r3, [r1, #80]	; 0x50
 8007072:	e001      	b.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007074:	7dfb      	ldrb	r3, [r7, #23]
 8007076:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d032      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007088:	2b03      	cmp	r3, #3
 800708a:	d81b      	bhi.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800708c:	a201      	add	r2, pc, #4	; (adr r2, 8007094 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800708e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007092:	bf00      	nop
 8007094:	080070cb 	.word	0x080070cb
 8007098:	080070a5 	.word	0x080070a5
 800709c:	080070b3 	.word	0x080070b3
 80070a0:	080070cb 	.word	0x080070cb
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070a4:	4b1e      	ldr	r3, [pc, #120]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80070a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a8:	4a1d      	ldr	r2, [pc, #116]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80070aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80070b0:	e00c      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	3304      	adds	r3, #4
 80070b6:	2102      	movs	r1, #2
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 fef1 	bl	8007ea0 <RCCEx_PLL2_Config>
 80070be:	4603      	mov	r3, r0
 80070c0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80070c2:	e003      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	75fb      	strb	r3, [r7, #23]
      break;
 80070c8:	e000      	b.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80070ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d109      	bne.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80070d2:	4b13      	ldr	r3, [pc, #76]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80070d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d6:	f023 0203 	bic.w	r2, r3, #3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070de:	4910      	ldr	r1, [pc, #64]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80070e4:	e001      	b.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e6:	7dfb      	ldrb	r3, [r7, #23]
 80070e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 808a 	beq.w	800720c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070f8:	4b0a      	ldr	r3, [pc, #40]	; (8007124 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a09      	ldr	r2, [pc, #36]	; (8007124 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80070fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007102:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007104:	f7fb fb5c 	bl	80027c0 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800710a:	e00d      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800710c:	f7fb fb58 	bl	80027c0 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b64      	cmp	r3, #100	; 0x64
 8007118:	d906      	bls.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	75fb      	strb	r3, [r7, #23]
        break;
 800711e:	e009      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007120:	58024400 	.word	0x58024400
 8007124:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007128:	4bb9      	ldr	r3, [pc, #740]	; (8007410 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0eb      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8007134:	7dfb      	ldrb	r3, [r7, #23]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d166      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800713a:	4bb6      	ldr	r3, [pc, #728]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800713c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007144:	4053      	eors	r3, r2
 8007146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800714a:	2b00      	cmp	r3, #0
 800714c:	d013      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800714e:	4bb1      	ldr	r3, [pc, #708]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007156:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007158:	4bae      	ldr	r3, [pc, #696]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800715a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800715c:	4aad      	ldr	r2, [pc, #692]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800715e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007162:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007164:	4bab      	ldr	r3, [pc, #684]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007168:	4aaa      	ldr	r2, [pc, #680]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800716a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800716e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007170:	4aa8      	ldr	r2, [pc, #672]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800717c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007180:	d115      	bne.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007182:	f7fb fb1d 	bl	80027c0 <HAL_GetTick>
 8007186:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007188:	e00b      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800718a:	f7fb fb19 	bl	80027c0 <HAL_GetTick>
 800718e:	4602      	mov	r2, r0
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	1ad3      	subs	r3, r2, r3
 8007194:	f241 3288 	movw	r2, #5000	; 0x1388
 8007198:	4293      	cmp	r3, r2
 800719a:	d902      	bls.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800719c:	2303      	movs	r3, #3
 800719e:	75fb      	strb	r3, [r7, #23]
            break;
 80071a0:	e005      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80071a2:	4b9c      	ldr	r3, [pc, #624]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a6:	f003 0302 	and.w	r3, r3, #2
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0ed      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80071ae:	7dfb      	ldrb	r3, [r7, #23]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d126      	bne.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80071ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071c2:	d10d      	bne.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80071c4:	4b93      	ldr	r3, [pc, #588]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80071d2:	0919      	lsrs	r1, r3, #4
 80071d4:	4b90      	ldr	r3, [pc, #576]	; (8007418 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80071d6:	400b      	ands	r3, r1
 80071d8:	498e      	ldr	r1, [pc, #568]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071da:	4313      	orrs	r3, r2
 80071dc:	610b      	str	r3, [r1, #16]
 80071de:	e005      	b.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80071e0:	4b8c      	ldr	r3, [pc, #560]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	4a8b      	ldr	r2, [pc, #556]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071e6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80071ea:	6113      	str	r3, [r2, #16]
 80071ec:	4b89      	ldr	r3, [pc, #548]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80071f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071fa:	4986      	ldr	r1, [pc, #536]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	670b      	str	r3, [r1, #112]	; 0x70
 8007200:	e004      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007202:	7dfb      	ldrb	r3, [r7, #23]
 8007204:	75bb      	strb	r3, [r7, #22]
 8007206:	e001      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007208:	7dfb      	ldrb	r3, [r7, #23]
 800720a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0301 	and.w	r3, r3, #1
 8007214:	2b00      	cmp	r3, #0
 8007216:	d07e      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800721c:	2b28      	cmp	r3, #40	; 0x28
 800721e:	d867      	bhi.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8007220:	a201      	add	r2, pc, #4	; (adr r2, 8007228 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8007222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007226:	bf00      	nop
 8007228:	080072f7 	.word	0x080072f7
 800722c:	080072f1 	.word	0x080072f1
 8007230:	080072f1 	.word	0x080072f1
 8007234:	080072f1 	.word	0x080072f1
 8007238:	080072f1 	.word	0x080072f1
 800723c:	080072f1 	.word	0x080072f1
 8007240:	080072f1 	.word	0x080072f1
 8007244:	080072f1 	.word	0x080072f1
 8007248:	080072cd 	.word	0x080072cd
 800724c:	080072f1 	.word	0x080072f1
 8007250:	080072f1 	.word	0x080072f1
 8007254:	080072f1 	.word	0x080072f1
 8007258:	080072f1 	.word	0x080072f1
 800725c:	080072f1 	.word	0x080072f1
 8007260:	080072f1 	.word	0x080072f1
 8007264:	080072f1 	.word	0x080072f1
 8007268:	080072df 	.word	0x080072df
 800726c:	080072f1 	.word	0x080072f1
 8007270:	080072f1 	.word	0x080072f1
 8007274:	080072f1 	.word	0x080072f1
 8007278:	080072f1 	.word	0x080072f1
 800727c:	080072f1 	.word	0x080072f1
 8007280:	080072f1 	.word	0x080072f1
 8007284:	080072f1 	.word	0x080072f1
 8007288:	080072f7 	.word	0x080072f7
 800728c:	080072f1 	.word	0x080072f1
 8007290:	080072f1 	.word	0x080072f1
 8007294:	080072f1 	.word	0x080072f1
 8007298:	080072f1 	.word	0x080072f1
 800729c:	080072f1 	.word	0x080072f1
 80072a0:	080072f1 	.word	0x080072f1
 80072a4:	080072f1 	.word	0x080072f1
 80072a8:	080072f7 	.word	0x080072f7
 80072ac:	080072f1 	.word	0x080072f1
 80072b0:	080072f1 	.word	0x080072f1
 80072b4:	080072f1 	.word	0x080072f1
 80072b8:	080072f1 	.word	0x080072f1
 80072bc:	080072f1 	.word	0x080072f1
 80072c0:	080072f1 	.word	0x080072f1
 80072c4:	080072f1 	.word	0x080072f1
 80072c8:	080072f7 	.word	0x080072f7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	3304      	adds	r3, #4
 80072d0:	2101      	movs	r1, #1
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 fde4 	bl	8007ea0 <RCCEx_PLL2_Config>
 80072d8:	4603      	mov	r3, r0
 80072da:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80072dc:	e00c      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	3324      	adds	r3, #36	; 0x24
 80072e2:	2101      	movs	r1, #1
 80072e4:	4618      	mov	r0, r3
 80072e6:	f000 fe8d 	bl	8008004 <RCCEx_PLL3_Config>
 80072ea:	4603      	mov	r3, r0
 80072ec:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80072ee:	e003      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	75fb      	strb	r3, [r7, #23]
      break;
 80072f4:	e000      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 80072f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072f8:	7dfb      	ldrb	r3, [r7, #23]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d109      	bne.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80072fe:	4b45      	ldr	r3, [pc, #276]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007302:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800730a:	4942      	ldr	r1, [pc, #264]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800730c:	4313      	orrs	r3, r2
 800730e:	654b      	str	r3, [r1, #84]	; 0x54
 8007310:	e001      	b.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007312:	7dfb      	ldrb	r3, [r7, #23]
 8007314:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d037      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007326:	2b05      	cmp	r3, #5
 8007328:	d820      	bhi.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800732a:	a201      	add	r2, pc, #4	; (adr r2, 8007330 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800732c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007330:	08007373 	.word	0x08007373
 8007334:	08007349 	.word	0x08007349
 8007338:	0800735b 	.word	0x0800735b
 800733c:	08007373 	.word	0x08007373
 8007340:	08007373 	.word	0x08007373
 8007344:	08007373 	.word	0x08007373
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	3304      	adds	r3, #4
 800734c:	2101      	movs	r1, #1
 800734e:	4618      	mov	r0, r3
 8007350:	f000 fda6 	bl	8007ea0 <RCCEx_PLL2_Config>
 8007354:	4603      	mov	r3, r0
 8007356:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007358:	e00c      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	3324      	adds	r3, #36	; 0x24
 800735e:	2101      	movs	r1, #1
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fe4f 	bl	8008004 <RCCEx_PLL3_Config>
 8007366:	4603      	mov	r3, r0
 8007368:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800736a:	e003      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	75fb      	strb	r3, [r7, #23]
      break;
 8007370:	e000      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8007372:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007374:	7dfb      	ldrb	r3, [r7, #23]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d109      	bne.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800737a:	4b26      	ldr	r3, [pc, #152]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800737c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800737e:	f023 0207 	bic.w	r2, r3, #7
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007386:	4923      	ldr	r1, [pc, #140]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8007388:	4313      	orrs	r3, r2
 800738a:	654b      	str	r3, [r1, #84]	; 0x54
 800738c:	e001      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738e:	7dfb      	ldrb	r3, [r7, #23]
 8007390:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0304 	and.w	r3, r3, #4
 800739a:	2b00      	cmp	r3, #0
 800739c:	d040      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073a4:	2b05      	cmp	r3, #5
 80073a6:	d821      	bhi.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80073a8:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80073aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ae:	bf00      	nop
 80073b0:	080073f3 	.word	0x080073f3
 80073b4:	080073c9 	.word	0x080073c9
 80073b8:	080073db 	.word	0x080073db
 80073bc:	080073f3 	.word	0x080073f3
 80073c0:	080073f3 	.word	0x080073f3
 80073c4:	080073f3 	.word	0x080073f3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3304      	adds	r3, #4
 80073cc:	2101      	movs	r1, #1
 80073ce:	4618      	mov	r0, r3
 80073d0:	f000 fd66 	bl	8007ea0 <RCCEx_PLL2_Config>
 80073d4:	4603      	mov	r3, r0
 80073d6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80073d8:	e00c      	b.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	3324      	adds	r3, #36	; 0x24
 80073de:	2101      	movs	r1, #1
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 fe0f 	bl	8008004 <RCCEx_PLL3_Config>
 80073e6:	4603      	mov	r3, r0
 80073e8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80073ea:	e003      	b.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	75fb      	strb	r3, [r7, #23]
      break;
 80073f0:	e000      	b.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 80073f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073f4:	7dfb      	ldrb	r3, [r7, #23]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d110      	bne.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073fa:	4b06      	ldr	r3, [pc, #24]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80073fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073fe:	f023 0207 	bic.w	r2, r3, #7
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007408:	4902      	ldr	r1, [pc, #8]	; (8007414 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800740a:	4313      	orrs	r3, r2
 800740c:	658b      	str	r3, [r1, #88]	; 0x58
 800740e:	e007      	b.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8007410:	58024800 	.word	0x58024800
 8007414:	58024400 	.word	0x58024400
 8007418:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800741c:	7dfb      	ldrb	r3, [r7, #23]
 800741e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 0320 	and.w	r3, r3, #32
 8007428:	2b00      	cmp	r3, #0
 800742a:	d04b      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007432:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007436:	d02e      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8007438:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800743c:	d828      	bhi.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800743e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007442:	d02a      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007448:	d822      	bhi.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800744a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800744e:	d026      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007450:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007454:	d81c      	bhi.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007456:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800745a:	d010      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 800745c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007460:	d816      	bhi.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01d      	beq.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8007466:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800746a:	d111      	bne.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	3304      	adds	r3, #4
 8007470:	2100      	movs	r1, #0
 8007472:	4618      	mov	r0, r3
 8007474:	f000 fd14 	bl	8007ea0 <RCCEx_PLL2_Config>
 8007478:	4603      	mov	r3, r0
 800747a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800747c:	e012      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	3324      	adds	r3, #36	; 0x24
 8007482:	2102      	movs	r1, #2
 8007484:	4618      	mov	r0, r3
 8007486:	f000 fdbd 	bl	8008004 <RCCEx_PLL3_Config>
 800748a:	4603      	mov	r3, r0
 800748c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800748e:	e009      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	75fb      	strb	r3, [r7, #23]
      break;
 8007494:	e006      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8007496:	bf00      	nop
 8007498:	e004      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800749a:	bf00      	nop
 800749c:	e002      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800749e:	bf00      	nop
 80074a0:	e000      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80074a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074a4:	7dfb      	ldrb	r3, [r7, #23]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10a      	bne.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074aa:	4bb2      	ldr	r3, [pc, #712]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80074ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ae:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b8:	49ae      	ldr	r1, [pc, #696]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80074ba:	4313      	orrs	r3, r2
 80074bc:	654b      	str	r3, [r1, #84]	; 0x54
 80074be:	e001      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074c0:	7dfb      	ldrb	r3, [r7, #23]
 80074c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d04b      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074d6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80074da:	d02e      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80074dc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80074e0:	d828      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80074e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e6:	d02a      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80074e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ec:	d822      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80074ee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074f2:	d026      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80074f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074f8:	d81c      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80074fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074fe:	d010      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8007500:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007504:	d816      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d01d      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800750a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800750e:	d111      	bne.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	2100      	movs	r1, #0
 8007516:	4618      	mov	r0, r3
 8007518:	f000 fcc2 	bl	8007ea0 <RCCEx_PLL2_Config>
 800751c:	4603      	mov	r3, r0
 800751e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007520:	e012      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	3324      	adds	r3, #36	; 0x24
 8007526:	2102      	movs	r1, #2
 8007528:	4618      	mov	r0, r3
 800752a:	f000 fd6b 	bl	8008004 <RCCEx_PLL3_Config>
 800752e:	4603      	mov	r3, r0
 8007530:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007532:	e009      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	75fb      	strb	r3, [r7, #23]
      break;
 8007538:	e006      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800753a:	bf00      	nop
 800753c:	e004      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800753e:	bf00      	nop
 8007540:	e002      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007542:	bf00      	nop
 8007544:	e000      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8007546:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007548:	7dfb      	ldrb	r3, [r7, #23]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10a      	bne.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800754e:	4b89      	ldr	r3, [pc, #548]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007552:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800755c:	4985      	ldr	r1, [pc, #532]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800755e:	4313      	orrs	r3, r2
 8007560:	658b      	str	r3, [r1, #88]	; 0x58
 8007562:	e001      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007564:	7dfb      	ldrb	r3, [r7, #23]
 8007566:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007570:	2b00      	cmp	r3, #0
 8007572:	d04b      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800757a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800757e:	d02e      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8007580:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007584:	d828      	bhi.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8007586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800758a:	d02a      	beq.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800758c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007590:	d822      	bhi.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8007592:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007596:	d026      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8007598:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800759c:	d81c      	bhi.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800759e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80075a2:	d010      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80075a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80075a8:	d816      	bhi.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d01d      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80075ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075b2:	d111      	bne.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	3304      	adds	r3, #4
 80075b8:	2100      	movs	r1, #0
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 fc70 	bl	8007ea0 <RCCEx_PLL2_Config>
 80075c0:	4603      	mov	r3, r0
 80075c2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80075c4:	e012      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3324      	adds	r3, #36	; 0x24
 80075ca:	2102      	movs	r1, #2
 80075cc:	4618      	mov	r0, r3
 80075ce:	f000 fd19 	bl	8008004 <RCCEx_PLL3_Config>
 80075d2:	4603      	mov	r3, r0
 80075d4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80075d6:	e009      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	75fb      	strb	r3, [r7, #23]
      break;
 80075dc:	e006      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80075de:	bf00      	nop
 80075e0:	e004      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80075e2:	bf00      	nop
 80075e4:	e002      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80075e6:	bf00      	nop
 80075e8:	e000      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80075ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075ec:	7dfb      	ldrb	r3, [r7, #23]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d10a      	bne.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80075f2:	4b60      	ldr	r3, [pc, #384]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80075f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007600:	495c      	ldr	r1, [pc, #368]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007602:	4313      	orrs	r3, r2
 8007604:	658b      	str	r3, [r1, #88]	; 0x58
 8007606:	e001      	b.n	800760c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007608:	7dfb      	ldrb	r3, [r7, #23]
 800760a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0308 	and.w	r3, r3, #8
 8007614:	2b00      	cmp	r3, #0
 8007616:	d018      	beq.n	800764a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800761c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007620:	d10a      	bne.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	3324      	adds	r3, #36	; 0x24
 8007626:	2102      	movs	r1, #2
 8007628:	4618      	mov	r0, r3
 800762a:	f000 fceb 	bl	8008004 <RCCEx_PLL3_Config>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007638:	4b4e      	ldr	r3, [pc, #312]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800763a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007644:	494b      	ldr	r1, [pc, #300]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007646:	4313      	orrs	r3, r2
 8007648:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0310 	and.w	r3, r3, #16
 8007652:	2b00      	cmp	r3, #0
 8007654:	d01a      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800765c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007660:	d10a      	bne.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	3324      	adds	r3, #36	; 0x24
 8007666:	2102      	movs	r1, #2
 8007668:	4618      	mov	r0, r3
 800766a:	f000 fccb 	bl	8008004 <RCCEx_PLL3_Config>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007678:	4b3e      	ldr	r3, [pc, #248]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800767a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800767c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007686:	493b      	ldr	r1, [pc, #236]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007688:	4313      	orrs	r3, r2
 800768a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d034      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800769e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80076a2:	d01d      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80076a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80076a8:	d817      	bhi.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d003      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80076ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076b2:	d009      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80076b4:	e011      	b.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	3304      	adds	r3, #4
 80076ba:	2100      	movs	r1, #0
 80076bc:	4618      	mov	r0, r3
 80076be:	f000 fbef 	bl	8007ea0 <RCCEx_PLL2_Config>
 80076c2:	4603      	mov	r3, r0
 80076c4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80076c6:	e00c      	b.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3324      	adds	r3, #36	; 0x24
 80076cc:	2102      	movs	r1, #2
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 fc98 	bl	8008004 <RCCEx_PLL3_Config>
 80076d4:	4603      	mov	r3, r0
 80076d6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80076d8:	e003      	b.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	75fb      	strb	r3, [r7, #23]
      break;
 80076de:	e000      	b.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 80076e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076e2:	7dfb      	ldrb	r3, [r7, #23]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d10a      	bne.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80076e8:	4b22      	ldr	r3, [pc, #136]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80076ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076f6:	491f      	ldr	r1, [pc, #124]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80076f8:	4313      	orrs	r3, r2
 80076fa:	658b      	str	r3, [r1, #88]	; 0x58
 80076fc:	e001      	b.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076fe:	7dfb      	ldrb	r3, [r7, #23]
 8007700:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800770a:	2b00      	cmp	r3, #0
 800770c:	d036      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007714:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007718:	d01c      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800771a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800771e:	d816      	bhi.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007720:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007724:	d003      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007726:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800772a:	d007      	beq.n	800773c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800772c:	e00f      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800772e:	4b11      	ldr	r3, [pc, #68]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007732:	4a10      	ldr	r2, [pc, #64]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007738:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800773a:	e00c      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	3324      	adds	r3, #36	; 0x24
 8007740:	2101      	movs	r1, #1
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fc5e 	bl	8008004 <RCCEx_PLL3_Config>
 8007748:	4603      	mov	r3, r0
 800774a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800774c:	e003      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	75fb      	strb	r3, [r7, #23]
      break;
 8007752:	e000      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8007754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007756:	7dfb      	ldrb	r3, [r7, #23]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d10d      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800775e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007760:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800776a:	4902      	ldr	r1, [pc, #8]	; (8007774 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800776c:	4313      	orrs	r3, r2
 800776e:	654b      	str	r3, [r1, #84]	; 0x54
 8007770:	e004      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8007772:	bf00      	nop
 8007774:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007778:	7dfb      	ldrb	r3, [r7, #23]
 800777a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007784:	2b00      	cmp	r3, #0
 8007786:	d029      	beq.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800778c:	2b00      	cmp	r3, #0
 800778e:	d003      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007794:	d007      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007796:	e00f      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007798:	4b61      	ldr	r3, [pc, #388]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	4a60      	ldr	r2, [pc, #384]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800779e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80077a4:	e00b      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	3304      	adds	r3, #4
 80077aa:	2102      	movs	r1, #2
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 fb77 	bl	8007ea0 <RCCEx_PLL2_Config>
 80077b2:	4603      	mov	r3, r0
 80077b4:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80077b6:	e002      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	75fb      	strb	r3, [r7, #23]
      break;
 80077bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077be:	7dfb      	ldrb	r3, [r7, #23]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d109      	bne.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80077c4:	4b56      	ldr	r3, [pc, #344]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80077c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077d0:	4953      	ldr	r1, [pc, #332]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80077d2:	4313      	orrs	r3, r2
 80077d4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80077d6:	e001      	b.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077d8:	7dfb      	ldrb	r3, [r7, #23]
 80077da:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00a      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	3324      	adds	r3, #36	; 0x24
 80077ec:	2102      	movs	r1, #2
 80077ee:	4618      	mov	r0, r3
 80077f0:	f000 fc08 	bl	8008004 <RCCEx_PLL3_Config>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d030      	beq.n	800786c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800780e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007812:	d017      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007818:	d811      	bhi.n	800783e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800781a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800781e:	d013      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8007820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007824:	d80b      	bhi.n	800783e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007826:	2b00      	cmp	r3, #0
 8007828:	d010      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800782a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800782e:	d106      	bne.n	800783e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007830:	4b3b      	ldr	r3, [pc, #236]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007834:	4a3a      	ldr	r2, [pc, #232]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800783a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800783c:	e007      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	75fb      	strb	r3, [r7, #23]
      break;
 8007842:	e004      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007844:	bf00      	nop
 8007846:	e002      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007848:	bf00      	nop
 800784a:	e000      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800784c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800784e:	7dfb      	ldrb	r3, [r7, #23]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d109      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007854:	4b32      	ldr	r3, [pc, #200]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007858:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007860:	492f      	ldr	r1, [pc, #188]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007862:	4313      	orrs	r3, r2
 8007864:	654b      	str	r3, [r1, #84]	; 0x54
 8007866:	e001      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007868:	7dfb      	ldrb	r3, [r7, #23]
 800786a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d008      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007878:	4b29      	ldr	r3, [pc, #164]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800787a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800787c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007884:	4926      	ldr	r1, [pc, #152]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007886:	4313      	orrs	r3, r2
 8007888:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d008      	beq.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007896:	4b22      	ldr	r3, [pc, #136]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800789a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078a2:	491f      	ldr	r1, [pc, #124]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00d      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078b4:	4b1a      	ldr	r3, [pc, #104]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	4a19      	ldr	r2, [pc, #100]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80078be:	6113      	str	r3, [r2, #16]
 80078c0:	4b17      	ldr	r3, [pc, #92]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078c2:	691a      	ldr	r2, [r3, #16]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80078ca:	4915      	ldr	r1, [pc, #84]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078cc:	4313      	orrs	r3, r2
 80078ce:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	da08      	bge.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80078d8:	4b11      	ldr	r3, [pc, #68]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078dc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078e4:	490e      	ldr	r1, [pc, #56]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d009      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80078f6:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80078f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007904:	4906      	ldr	r1, [pc, #24]	; (8007920 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007906:	4313      	orrs	r3, r2
 8007908:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800790a:	7dbb      	ldrb	r3, [r7, #22]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8007910:	2300      	movs	r3, #0
 8007912:	e000      	b.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	58024400 	.word	0x58024400

08007924 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007928:	f7ff f864 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 800792c:	4602      	mov	r2, r0
 800792e:	4b06      	ldr	r3, [pc, #24]	; (8007948 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	091b      	lsrs	r3, r3, #4
 8007934:	f003 0307 	and.w	r3, r3, #7
 8007938:	4904      	ldr	r1, [pc, #16]	; (800794c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800793a:	5ccb      	ldrb	r3, [r1, r3]
 800793c:	f003 031f 	and.w	r3, r3, #31
 8007940:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007944:	4618      	mov	r0, r3
 8007946:	bd80      	pop	{r7, pc}
 8007948:	58024400 	.word	0x58024400
 800794c:	0800e470 	.word	0x0800e470

08007950 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007950:	b480      	push	{r7}
 8007952:	b089      	sub	sp, #36	; 0x24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007958:	4ba1      	ldr	r3, [pc, #644]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800795a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800795c:	f003 0303 	and.w	r3, r3, #3
 8007960:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007962:	4b9f      	ldr	r3, [pc, #636]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007966:	0b1b      	lsrs	r3, r3, #12
 8007968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800796c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800796e:	4b9c      	ldr	r3, [pc, #624]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007972:	091b      	lsrs	r3, r3, #4
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800797a:	4b99      	ldr	r3, [pc, #612]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800797c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800797e:	08db      	lsrs	r3, r3, #3
 8007980:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	fb02 f303 	mul.w	r3, r2, r3
 800798a:	ee07 3a90 	vmov	s15, r3
 800798e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007992:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 8111 	beq.w	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	f000 8083 	beq.w	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	f200 80a1 	bhi.w	8007af0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d056      	beq.n	8007a68 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80079ba:	e099      	b.n	8007af0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079bc:	4b88      	ldr	r3, [pc, #544]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d02d      	beq.n	8007a24 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80079c8:	4b85      	ldr	r3, [pc, #532]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	08db      	lsrs	r3, r3, #3
 80079ce:	f003 0303 	and.w	r3, r3, #3
 80079d2:	4a84      	ldr	r2, [pc, #528]	; (8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80079d4:	fa22 f303 	lsr.w	r3, r2, r3
 80079d8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	ee07 3a90 	vmov	s15, r3
 80079e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079f2:	4b7b      	ldr	r3, [pc, #492]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079fa:	ee07 3a90 	vmov	s15, r3
 80079fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a06:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007be8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007a22:	e087      	b.n	8007b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007bec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a36:	4b6a      	ldr	r3, [pc, #424]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a3e:	ee07 3a90 	vmov	s15, r3
 8007a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a4a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007be8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a66:	e065      	b.n	8007b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a72:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a7a:	4b59      	ldr	r3, [pc, #356]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a82:	ee07 3a90 	vmov	s15, r3
 8007a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a8e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007be8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aa6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007aaa:	e043      	b.n	8007b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007abe:	4b48      	ldr	r3, [pc, #288]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ac6:	ee07 3a90 	vmov	s15, r3
 8007aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ad2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007be8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ade:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007aee:	e021      	b.n	8007b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b02:	4b37      	ldr	r3, [pc, #220]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0a:	ee07 3a90 	vmov	s15, r3
 8007b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b16:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007be8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b32:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007b34:	4b2a      	ldr	r3, [pc, #168]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b38:	0a5b      	lsrs	r3, r3, #9
 8007b3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b3e:	ee07 3a90 	vmov	s15, r3
 8007b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b5a:	ee17 2a90 	vmov	r2, s15
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007b62:	4b1f      	ldr	r3, [pc, #124]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b66:	0c1b      	lsrs	r3, r3, #16
 8007b68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b6c:	ee07 3a90 	vmov	s15, r3
 8007b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b74:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b88:	ee17 2a90 	vmov	r2, s15
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007b90:	4b13      	ldr	r3, [pc, #76]	; (8007be0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b94:	0e1b      	lsrs	r3, r3, #24
 8007b96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ba2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ba6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007baa:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bb6:	ee17 2a90 	vmov	r2, s15
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	609a      	str	r2, [r3, #8]
}
 8007bd2:	bf00      	nop
 8007bd4:	3724      	adds	r7, #36	; 0x24
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	58024400 	.word	0x58024400
 8007be4:	03d09000 	.word	0x03d09000
 8007be8:	46000000 	.word	0x46000000
 8007bec:	4c742400 	.word	0x4c742400
 8007bf0:	4a742400 	.word	0x4a742400
 8007bf4:	4af42400 	.word	0x4af42400

08007bf8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b089      	sub	sp, #36	; 0x24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c00:	4ba1      	ldr	r3, [pc, #644]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c04:	f003 0303 	and.w	r3, r3, #3
 8007c08:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007c0a:	4b9f      	ldr	r3, [pc, #636]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c0e:	0d1b      	lsrs	r3, r3, #20
 8007c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c14:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007c16:	4b9c      	ldr	r3, [pc, #624]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c1a:	0a1b      	lsrs	r3, r3, #8
 8007c1c:	f003 0301 	and.w	r3, r3, #1
 8007c20:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007c22:	4b99      	ldr	r3, [pc, #612]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c26:	08db      	lsrs	r3, r3, #3
 8007c28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	fb02 f303 	mul.w	r3, r2, r3
 8007c32:	ee07 3a90 	vmov	s15, r3
 8007c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 8111 	beq.w	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	f000 8083 	beq.w	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	f200 80a1 	bhi.w	8007d98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d003      	beq.n	8007c64 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d056      	beq.n	8007d10 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007c62:	e099      	b.n	8007d98 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c64:	4b88      	ldr	r3, [pc, #544]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 0320 	and.w	r3, r3, #32
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d02d      	beq.n	8007ccc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007c70:	4b85      	ldr	r3, [pc, #532]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	08db      	lsrs	r3, r3, #3
 8007c76:	f003 0303 	and.w	r3, r3, #3
 8007c7a:	4a84      	ldr	r2, [pc, #528]	; (8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c80:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	ee07 3a90 	vmov	s15, r3
 8007c88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	ee07 3a90 	vmov	s15, r3
 8007c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c9a:	4b7b      	ldr	r3, [pc, #492]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ca2:	ee07 3a90 	vmov	s15, r3
 8007ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007caa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cae:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007e90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cc6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007cca:	e087      	b.n	8007ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	ee07 3a90 	vmov	s15, r3
 8007cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007e94 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cde:	4b6a      	ldr	r3, [pc, #424]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ce6:	ee07 3a90 	vmov	s15, r3
 8007cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cf2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007e90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d0e:	e065      	b.n	8007ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	ee07 3a90 	vmov	s15, r3
 8007d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d1a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d22:	4b59      	ldr	r3, [pc, #356]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d36:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007e90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d52:	e043      	b.n	8007ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	ee07 3a90 	vmov	s15, r3
 8007d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d5e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007e9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d66:	4b48      	ldr	r3, [pc, #288]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d6e:	ee07 3a90 	vmov	s15, r3
 8007d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d76:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d7a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007e90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d96:	e021      	b.n	8007ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007daa:	4b37      	ldr	r3, [pc, #220]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db2:	ee07 3a90 	vmov	s15, r3
 8007db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dbe:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007e90 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dda:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007ddc:	4b2a      	ldr	r3, [pc, #168]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de0:	0a5b      	lsrs	r3, r3, #9
 8007de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007de6:	ee07 3a90 	vmov	s15, r3
 8007dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007df2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007df6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e02:	ee17 2a90 	vmov	r2, s15
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007e0a:	4b1f      	ldr	r3, [pc, #124]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0e:	0c1b      	lsrs	r3, r3, #16
 8007e10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e14:	ee07 3a90 	vmov	s15, r3
 8007e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e24:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e30:	ee17 2a90 	vmov	r2, s15
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007e38:	4b13      	ldr	r3, [pc, #76]	; (8007e88 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3c:	0e1b      	lsrs	r3, r3, #24
 8007e3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e42:	ee07 3a90 	vmov	s15, r3
 8007e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e52:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e5e:	ee17 2a90 	vmov	r2, s15
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007e66:	e008      	b.n	8007e7a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	609a      	str	r2, [r3, #8]
}
 8007e7a:	bf00      	nop
 8007e7c:	3724      	adds	r7, #36	; 0x24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	58024400 	.word	0x58024400
 8007e8c:	03d09000 	.word	0x03d09000
 8007e90:	46000000 	.word	0x46000000
 8007e94:	4c742400 	.word	0x4c742400
 8007e98:	4a742400 	.word	0x4a742400
 8007e9c:	4af42400 	.word	0x4af42400

08007ea0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007eae:	4b53      	ldr	r3, [pc, #332]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb2:	f003 0303 	and.w	r3, r3, #3
 8007eb6:	2b03      	cmp	r3, #3
 8007eb8:	d101      	bne.n	8007ebe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e099      	b.n	8007ff2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007ebe:	4b4f      	ldr	r3, [pc, #316]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a4e      	ldr	r2, [pc, #312]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007ec4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ec8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eca:	f7fa fc79 	bl	80027c0 <HAL_GetTick>
 8007ece:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ed0:	e008      	b.n	8007ee4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007ed2:	f7fa fc75 	bl	80027c0 <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d901      	bls.n	8007ee4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	e086      	b.n	8007ff2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ee4:	4b45      	ldr	r3, [pc, #276]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d1f0      	bne.n	8007ed2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ef0:	4b42      	ldr	r3, [pc, #264]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	031b      	lsls	r3, r3, #12
 8007efe:	493f      	ldr	r1, [pc, #252]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f00:	4313      	orrs	r3, r2
 8007f02:	628b      	str	r3, [r1, #40]	; 0x28
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	3b01      	subs	r3, #1
 8007f14:	025b      	lsls	r3, r3, #9
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	431a      	orrs	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	3b01      	subs	r3, #1
 8007f20:	041b      	lsls	r3, r3, #16
 8007f22:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007f26:	431a      	orrs	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	061b      	lsls	r3, r3, #24
 8007f30:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007f34:	4931      	ldr	r1, [pc, #196]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f36:	4313      	orrs	r3, r2
 8007f38:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007f3a:	4b30      	ldr	r3, [pc, #192]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	492d      	ldr	r1, [pc, #180]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007f4c:	4b2b      	ldr	r3, [pc, #172]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f50:	f023 0220 	bic.w	r2, r3, #32
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	699b      	ldr	r3, [r3, #24]
 8007f58:	4928      	ldr	r1, [pc, #160]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007f5e:	4b27      	ldr	r3, [pc, #156]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f62:	4a26      	ldr	r2, [pc, #152]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f64:	f023 0310 	bic.w	r3, r3, #16
 8007f68:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007f6a:	4b24      	ldr	r3, [pc, #144]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f6e:	4b24      	ldr	r3, [pc, #144]	; (8008000 <RCCEx_PLL2_Config+0x160>)
 8007f70:	4013      	ands	r3, r2
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	69d2      	ldr	r2, [r2, #28]
 8007f76:	00d2      	lsls	r2, r2, #3
 8007f78:	4920      	ldr	r1, [pc, #128]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007f7e:	4b1f      	ldr	r3, [pc, #124]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f82:	4a1e      	ldr	r2, [pc, #120]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f84:	f043 0310 	orr.w	r3, r3, #16
 8007f88:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d106      	bne.n	8007f9e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007f90:	4b1a      	ldr	r3, [pc, #104]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f94:	4a19      	ldr	r2, [pc, #100]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007f96:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f9a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007f9c:	e00f      	b.n	8007fbe <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d106      	bne.n	8007fb2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007fa4:	4b15      	ldr	r3, [pc, #84]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa8:	4a14      	ldr	r2, [pc, #80]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007faa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fae:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007fb0:	e005      	b.n	8007fbe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007fb2:	4b12      	ldr	r3, [pc, #72]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb6:	4a11      	ldr	r2, [pc, #68]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007fbc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007fbe:	4b0f      	ldr	r3, [pc, #60]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a0e      	ldr	r2, [pc, #56]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fc4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007fc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fca:	f7fa fbf9 	bl	80027c0 <HAL_GetTick>
 8007fce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007fd0:	e008      	b.n	8007fe4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007fd2:	f7fa fbf5 	bl	80027c0 <HAL_GetTick>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	1ad3      	subs	r3, r2, r3
 8007fdc:	2b02      	cmp	r3, #2
 8007fde:	d901      	bls.n	8007fe4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	e006      	b.n	8007ff2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007fe4:	4b05      	ldr	r3, [pc, #20]	; (8007ffc <RCCEx_PLL2_Config+0x15c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d0f0      	beq.n	8007fd2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	58024400 	.word	0x58024400
 8008000:	ffff0007 	.word	0xffff0007

08008004 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800800e:	2300      	movs	r3, #0
 8008010:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008012:	4b53      	ldr	r3, [pc, #332]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008016:	f003 0303 	and.w	r3, r3, #3
 800801a:	2b03      	cmp	r3, #3
 800801c:	d101      	bne.n	8008022 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e099      	b.n	8008156 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008022:	4b4f      	ldr	r3, [pc, #316]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a4e      	ldr	r2, [pc, #312]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008028:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800802c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800802e:	f7fa fbc7 	bl	80027c0 <HAL_GetTick>
 8008032:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008034:	e008      	b.n	8008048 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008036:	f7fa fbc3 	bl	80027c0 <HAL_GetTick>
 800803a:	4602      	mov	r2, r0
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	2b02      	cmp	r3, #2
 8008042:	d901      	bls.n	8008048 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008044:	2303      	movs	r3, #3
 8008046:	e086      	b.n	8008156 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008048:	4b45      	ldr	r3, [pc, #276]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1f0      	bne.n	8008036 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008054:	4b42      	ldr	r3, [pc, #264]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008058:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	051b      	lsls	r3, r3, #20
 8008062:	493f      	ldr	r1, [pc, #252]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008064:	4313      	orrs	r3, r2
 8008066:	628b      	str	r3, [r1, #40]	; 0x28
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	3b01      	subs	r3, #1
 800806e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	3b01      	subs	r3, #1
 8008078:	025b      	lsls	r3, r3, #9
 800807a:	b29b      	uxth	r3, r3
 800807c:	431a      	orrs	r2, r3
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	3b01      	subs	r3, #1
 8008084:	041b      	lsls	r3, r3, #16
 8008086:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800808a:	431a      	orrs	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	3b01      	subs	r3, #1
 8008092:	061b      	lsls	r3, r3, #24
 8008094:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008098:	4931      	ldr	r1, [pc, #196]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800809a:	4313      	orrs	r3, r2
 800809c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800809e:	4b30      	ldr	r3, [pc, #192]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	492d      	ldr	r1, [pc, #180]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080ac:	4313      	orrs	r3, r2
 80080ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80080b0:	4b2b      	ldr	r3, [pc, #172]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	4928      	ldr	r1, [pc, #160]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080be:	4313      	orrs	r3, r2
 80080c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80080c2:	4b27      	ldr	r3, [pc, #156]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c6:	4a26      	ldr	r2, [pc, #152]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80080ce:	4b24      	ldr	r3, [pc, #144]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080d2:	4b24      	ldr	r3, [pc, #144]	; (8008164 <RCCEx_PLL3_Config+0x160>)
 80080d4:	4013      	ands	r3, r2
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	69d2      	ldr	r2, [r2, #28]
 80080da:	00d2      	lsls	r2, r2, #3
 80080dc:	4920      	ldr	r1, [pc, #128]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080de:	4313      	orrs	r3, r2
 80080e0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80080e2:	4b1f      	ldr	r3, [pc, #124]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e6:	4a1e      	ldr	r2, [pc, #120]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d106      	bne.n	8008102 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80080f4:	4b1a      	ldr	r3, [pc, #104]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f8:	4a19      	ldr	r2, [pc, #100]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 80080fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80080fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008100:	e00f      	b.n	8008122 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d106      	bne.n	8008116 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008108:	4b15      	ldr	r3, [pc, #84]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800810a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800810c:	4a14      	ldr	r2, [pc, #80]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800810e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008112:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008114:	e005      	b.n	8008122 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008116:	4b12      	ldr	r3, [pc, #72]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811a:	4a11      	ldr	r2, [pc, #68]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800811c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008120:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008122:	4b0f      	ldr	r3, [pc, #60]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a0e      	ldr	r2, [pc, #56]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 8008128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800812c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800812e:	f7fa fb47 	bl	80027c0 <HAL_GetTick>
 8008132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008134:	e008      	b.n	8008148 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008136:	f7fa fb43 	bl	80027c0 <HAL_GetTick>
 800813a:	4602      	mov	r2, r0
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	2b02      	cmp	r3, #2
 8008142:	d901      	bls.n	8008148 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	e006      	b.n	8008156 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008148:	4b05      	ldr	r3, [pc, #20]	; (8008160 <RCCEx_PLL3_Config+0x15c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008150:	2b00      	cmp	r3, #0
 8008152:	d0f0      	beq.n	8008136 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008154:	7bfb      	ldrb	r3, [r7, #15]
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	58024400 	.word	0x58024400
 8008164:	ffff0007 	.word	0xffff0007

08008168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d101      	bne.n	800817a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e049      	b.n	800820e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d106      	bne.n	8008194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f7fa f84e 	bl	8002230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2202      	movs	r2, #2
 8008198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	3304      	adds	r3, #4
 80081a4:	4619      	mov	r1, r3
 80081a6:	4610      	mov	r0, r2
 80081a8:	f000 ff74 	bl	8009094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
	...

08008218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b01      	cmp	r3, #1
 800822a:	d001      	beq.n	8008230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e05e      	b.n	80082ee <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f042 0201 	orr.w	r2, r2, #1
 8008246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a2b      	ldr	r2, [pc, #172]	; (80082fc <HAL_TIM_Base_Start_IT+0xe4>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d02c      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800825a:	d027      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a27      	ldr	r2, [pc, #156]	; (8008300 <HAL_TIM_Base_Start_IT+0xe8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d022      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a26      	ldr	r2, [pc, #152]	; (8008304 <HAL_TIM_Base_Start_IT+0xec>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d01d      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a24      	ldr	r2, [pc, #144]	; (8008308 <HAL_TIM_Base_Start_IT+0xf0>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d018      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a23      	ldr	r2, [pc, #140]	; (800830c <HAL_TIM_Base_Start_IT+0xf4>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d013      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a21      	ldr	r2, [pc, #132]	; (8008310 <HAL_TIM_Base_Start_IT+0xf8>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d00e      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a20      	ldr	r2, [pc, #128]	; (8008314 <HAL_TIM_Base_Start_IT+0xfc>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d009      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a1e      	ldr	r2, [pc, #120]	; (8008318 <HAL_TIM_Base_Start_IT+0x100>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d004      	beq.n	80082ac <HAL_TIM_Base_Start_IT+0x94>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a1d      	ldr	r2, [pc, #116]	; (800831c <HAL_TIM_Base_Start_IT+0x104>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d115      	bne.n	80082d8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	689a      	ldr	r2, [r3, #8]
 80082b2:	4b1b      	ldr	r3, [pc, #108]	; (8008320 <HAL_TIM_Base_Start_IT+0x108>)
 80082b4:	4013      	ands	r3, r2
 80082b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2b06      	cmp	r3, #6
 80082bc:	d015      	beq.n	80082ea <HAL_TIM_Base_Start_IT+0xd2>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082c4:	d011      	beq.n	80082ea <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0201 	orr.w	r2, r2, #1
 80082d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d6:	e008      	b.n	80082ea <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f042 0201 	orr.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	e000      	b.n	80082ec <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40010000 	.word	0x40010000
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40010400 	.word	0x40010400
 8008310:	40001800 	.word	0x40001800
 8008314:	40014000 	.word	0x40014000
 8008318:	4000e000 	.word	0x4000e000
 800831c:	4000e400 	.word	0x4000e400
 8008320:	00010007 	.word	0x00010007

08008324 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e049      	b.n	80083ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d106      	bne.n	8008350 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f841 	bl	80083d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2202      	movs	r2, #2
 8008354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	3304      	adds	r3, #4
 8008360:	4619      	mov	r1, r3
 8008362:	4610      	mov	r0, r2
 8008364:	f000 fe96 	bl	8009094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3708      	adds	r7, #8
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b083      	sub	sp, #12
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80083da:	bf00      	nop
 80083dc:	370c      	adds	r7, #12
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
	...

080083e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d109      	bne.n	800840c <HAL_TIM_PWM_Start+0x24>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	bf14      	ite	ne
 8008404:	2301      	movne	r3, #1
 8008406:	2300      	moveq	r3, #0
 8008408:	b2db      	uxtb	r3, r3
 800840a:	e03c      	b.n	8008486 <HAL_TIM_PWM_Start+0x9e>
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	2b04      	cmp	r3, #4
 8008410:	d109      	bne.n	8008426 <HAL_TIM_PWM_Start+0x3e>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b01      	cmp	r3, #1
 800841c:	bf14      	ite	ne
 800841e:	2301      	movne	r3, #1
 8008420:	2300      	moveq	r3, #0
 8008422:	b2db      	uxtb	r3, r3
 8008424:	e02f      	b.n	8008486 <HAL_TIM_PWM_Start+0x9e>
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b08      	cmp	r3, #8
 800842a:	d109      	bne.n	8008440 <HAL_TIM_PWM_Start+0x58>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008432:	b2db      	uxtb	r3, r3
 8008434:	2b01      	cmp	r3, #1
 8008436:	bf14      	ite	ne
 8008438:	2301      	movne	r3, #1
 800843a:	2300      	moveq	r3, #0
 800843c:	b2db      	uxtb	r3, r3
 800843e:	e022      	b.n	8008486 <HAL_TIM_PWM_Start+0x9e>
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	2b0c      	cmp	r3, #12
 8008444:	d109      	bne.n	800845a <HAL_TIM_PWM_Start+0x72>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	bf14      	ite	ne
 8008452:	2301      	movne	r3, #1
 8008454:	2300      	moveq	r3, #0
 8008456:	b2db      	uxtb	r3, r3
 8008458:	e015      	b.n	8008486 <HAL_TIM_PWM_Start+0x9e>
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b10      	cmp	r3, #16
 800845e:	d109      	bne.n	8008474 <HAL_TIM_PWM_Start+0x8c>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008466:	b2db      	uxtb	r3, r3
 8008468:	2b01      	cmp	r3, #1
 800846a:	bf14      	ite	ne
 800846c:	2301      	movne	r3, #1
 800846e:	2300      	moveq	r3, #0
 8008470:	b2db      	uxtb	r3, r3
 8008472:	e008      	b.n	8008486 <HAL_TIM_PWM_Start+0x9e>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b01      	cmp	r3, #1
 800847e:	bf14      	ite	ne
 8008480:	2301      	movne	r3, #1
 8008482:	2300      	moveq	r3, #0
 8008484:	b2db      	uxtb	r3, r3
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e0ab      	b.n	80085e6 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d104      	bne.n	800849e <HAL_TIM_PWM_Start+0xb6>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800849c:	e023      	b.n	80084e6 <HAL_TIM_PWM_Start+0xfe>
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b04      	cmp	r3, #4
 80084a2:	d104      	bne.n	80084ae <HAL_TIM_PWM_Start+0xc6>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084ac:	e01b      	b.n	80084e6 <HAL_TIM_PWM_Start+0xfe>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d104      	bne.n	80084be <HAL_TIM_PWM_Start+0xd6>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084bc:	e013      	b.n	80084e6 <HAL_TIM_PWM_Start+0xfe>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b0c      	cmp	r3, #12
 80084c2:	d104      	bne.n	80084ce <HAL_TIM_PWM_Start+0xe6>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084cc:	e00b      	b.n	80084e6 <HAL_TIM_PWM_Start+0xfe>
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	2b10      	cmp	r3, #16
 80084d2:	d104      	bne.n	80084de <HAL_TIM_PWM_Start+0xf6>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2202      	movs	r2, #2
 80084d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084dc:	e003      	b.n	80084e6 <HAL_TIM_PWM_Start+0xfe>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2202      	movs	r2, #2
 80084e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2201      	movs	r2, #1
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f001 f9e2 	bl	80098b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a3d      	ldr	r2, [pc, #244]	; (80085f0 <HAL_TIM_PWM_Start+0x208>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d013      	beq.n	8008526 <HAL_TIM_PWM_Start+0x13e>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a3c      	ldr	r2, [pc, #240]	; (80085f4 <HAL_TIM_PWM_Start+0x20c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d00e      	beq.n	8008526 <HAL_TIM_PWM_Start+0x13e>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a3a      	ldr	r2, [pc, #232]	; (80085f8 <HAL_TIM_PWM_Start+0x210>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d009      	beq.n	8008526 <HAL_TIM_PWM_Start+0x13e>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a39      	ldr	r2, [pc, #228]	; (80085fc <HAL_TIM_PWM_Start+0x214>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d004      	beq.n	8008526 <HAL_TIM_PWM_Start+0x13e>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a37      	ldr	r2, [pc, #220]	; (8008600 <HAL_TIM_PWM_Start+0x218>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d101      	bne.n	800852a <HAL_TIM_PWM_Start+0x142>
 8008526:	2301      	movs	r3, #1
 8008528:	e000      	b.n	800852c <HAL_TIM_PWM_Start+0x144>
 800852a:	2300      	movs	r3, #0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d007      	beq.n	8008540 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800853e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a2a      	ldr	r2, [pc, #168]	; (80085f0 <HAL_TIM_PWM_Start+0x208>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d02c      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008552:	d027      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a2a      	ldr	r2, [pc, #168]	; (8008604 <HAL_TIM_PWM_Start+0x21c>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d022      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a29      	ldr	r2, [pc, #164]	; (8008608 <HAL_TIM_PWM_Start+0x220>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d01d      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a27      	ldr	r2, [pc, #156]	; (800860c <HAL_TIM_PWM_Start+0x224>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d018      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a1f      	ldr	r2, [pc, #124]	; (80085f4 <HAL_TIM_PWM_Start+0x20c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d013      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a23      	ldr	r2, [pc, #140]	; (8008610 <HAL_TIM_PWM_Start+0x228>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d00e      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a1b      	ldr	r2, [pc, #108]	; (80085f8 <HAL_TIM_PWM_Start+0x210>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d009      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a1f      	ldr	r2, [pc, #124]	; (8008614 <HAL_TIM_PWM_Start+0x22c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d004      	beq.n	80085a4 <HAL_TIM_PWM_Start+0x1bc>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a1e      	ldr	r2, [pc, #120]	; (8008618 <HAL_TIM_PWM_Start+0x230>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d115      	bne.n	80085d0 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	689a      	ldr	r2, [r3, #8]
 80085aa:	4b1c      	ldr	r3, [pc, #112]	; (800861c <HAL_TIM_PWM_Start+0x234>)
 80085ac:	4013      	ands	r3, r2
 80085ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2b06      	cmp	r3, #6
 80085b4:	d015      	beq.n	80085e2 <HAL_TIM_PWM_Start+0x1fa>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085bc:	d011      	beq.n	80085e2 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f042 0201 	orr.w	r2, r2, #1
 80085cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085ce:	e008      	b.n	80085e2 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f042 0201 	orr.w	r2, r2, #1
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	e000      	b.n	80085e4 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	40010000 	.word	0x40010000
 80085f4:	40010400 	.word	0x40010400
 80085f8:	40014000 	.word	0x40014000
 80085fc:	40014400 	.word	0x40014400
 8008600:	40014800 	.word	0x40014800
 8008604:	40000400 	.word	0x40000400
 8008608:	40000800 	.word	0x40000800
 800860c:	40000c00 	.word	0x40000c00
 8008610:	40001800 	.word	0x40001800
 8008614:	4000e000 	.word	0x4000e000
 8008618:	4000e400 	.word	0x4000e400
 800861c:	00010007 	.word	0x00010007

08008620 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2200      	movs	r2, #0
 8008630:	6839      	ldr	r1, [r7, #0]
 8008632:	4618      	mov	r0, r3
 8008634:	f001 f940 	bl	80098b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a3e      	ldr	r2, [pc, #248]	; (8008738 <HAL_TIM_PWM_Stop+0x118>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d013      	beq.n	800866a <HAL_TIM_PWM_Stop+0x4a>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a3d      	ldr	r2, [pc, #244]	; (800873c <HAL_TIM_PWM_Stop+0x11c>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d00e      	beq.n	800866a <HAL_TIM_PWM_Stop+0x4a>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a3b      	ldr	r2, [pc, #236]	; (8008740 <HAL_TIM_PWM_Stop+0x120>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d009      	beq.n	800866a <HAL_TIM_PWM_Stop+0x4a>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a3a      	ldr	r2, [pc, #232]	; (8008744 <HAL_TIM_PWM_Stop+0x124>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d004      	beq.n	800866a <HAL_TIM_PWM_Stop+0x4a>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a38      	ldr	r2, [pc, #224]	; (8008748 <HAL_TIM_PWM_Stop+0x128>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d101      	bne.n	800866e <HAL_TIM_PWM_Stop+0x4e>
 800866a:	2301      	movs	r3, #1
 800866c:	e000      	b.n	8008670 <HAL_TIM_PWM_Stop+0x50>
 800866e:	2300      	movs	r3, #0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d017      	beq.n	80086a4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6a1a      	ldr	r2, [r3, #32]
 800867a:	f241 1311 	movw	r3, #4369	; 0x1111
 800867e:	4013      	ands	r3, r2
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10f      	bne.n	80086a4 <HAL_TIM_PWM_Stop+0x84>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	6a1a      	ldr	r2, [r3, #32]
 800868a:	f240 4344 	movw	r3, #1092	; 0x444
 800868e:	4013      	ands	r3, r2
 8008690:	2b00      	cmp	r3, #0
 8008692:	d107      	bne.n	80086a4 <HAL_TIM_PWM_Stop+0x84>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80086a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	6a1a      	ldr	r2, [r3, #32]
 80086aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10f      	bne.n	80086d4 <HAL_TIM_PWM_Stop+0xb4>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6a1a      	ldr	r2, [r3, #32]
 80086ba:	f240 4344 	movw	r3, #1092	; 0x444
 80086be:	4013      	ands	r3, r2
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d107      	bne.n	80086d4 <HAL_TIM_PWM_Stop+0xb4>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f022 0201 	bic.w	r2, r2, #1
 80086d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d104      	bne.n	80086e4 <HAL_TIM_PWM_Stop+0xc4>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086e2:	e023      	b.n	800872c <HAL_TIM_PWM_Stop+0x10c>
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	2b04      	cmp	r3, #4
 80086e8:	d104      	bne.n	80086f4 <HAL_TIM_PWM_Stop+0xd4>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086f2:	e01b      	b.n	800872c <HAL_TIM_PWM_Stop+0x10c>
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	2b08      	cmp	r3, #8
 80086f8:	d104      	bne.n	8008704 <HAL_TIM_PWM_Stop+0xe4>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008702:	e013      	b.n	800872c <HAL_TIM_PWM_Stop+0x10c>
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	2b0c      	cmp	r3, #12
 8008708:	d104      	bne.n	8008714 <HAL_TIM_PWM_Stop+0xf4>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008712:	e00b      	b.n	800872c <HAL_TIM_PWM_Stop+0x10c>
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	2b10      	cmp	r3, #16
 8008718:	d104      	bne.n	8008724 <HAL_TIM_PWM_Stop+0x104>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008722:	e003      	b.n	800872c <HAL_TIM_PWM_Stop+0x10c>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3708      	adds	r7, #8
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	40010000 	.word	0x40010000
 800873c:	40010400 	.word	0x40010400
 8008740:	40014000 	.word	0x40014000
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800

0800874c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d109      	bne.n	8008770 <HAL_TIM_PWM_Start_IT+0x24>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b01      	cmp	r3, #1
 8008766:	bf14      	ite	ne
 8008768:	2301      	movne	r3, #1
 800876a:	2300      	moveq	r3, #0
 800876c:	b2db      	uxtb	r3, r3
 800876e:	e03c      	b.n	80087ea <HAL_TIM_PWM_Start_IT+0x9e>
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2b04      	cmp	r3, #4
 8008774:	d109      	bne.n	800878a <HAL_TIM_PWM_Start_IT+0x3e>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b01      	cmp	r3, #1
 8008780:	bf14      	ite	ne
 8008782:	2301      	movne	r3, #1
 8008784:	2300      	moveq	r3, #0
 8008786:	b2db      	uxtb	r3, r3
 8008788:	e02f      	b.n	80087ea <HAL_TIM_PWM_Start_IT+0x9e>
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	2b08      	cmp	r3, #8
 800878e:	d109      	bne.n	80087a4 <HAL_TIM_PWM_Start_IT+0x58>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b01      	cmp	r3, #1
 800879a:	bf14      	ite	ne
 800879c:	2301      	movne	r3, #1
 800879e:	2300      	moveq	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	e022      	b.n	80087ea <HAL_TIM_PWM_Start_IT+0x9e>
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	2b0c      	cmp	r3, #12
 80087a8:	d109      	bne.n	80087be <HAL_TIM_PWM_Start_IT+0x72>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	bf14      	ite	ne
 80087b6:	2301      	movne	r3, #1
 80087b8:	2300      	moveq	r3, #0
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	e015      	b.n	80087ea <HAL_TIM_PWM_Start_IT+0x9e>
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2b10      	cmp	r3, #16
 80087c2:	d109      	bne.n	80087d8 <HAL_TIM_PWM_Start_IT+0x8c>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	bf14      	ite	ne
 80087d0:	2301      	movne	r3, #1
 80087d2:	2300      	moveq	r3, #0
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	e008      	b.n	80087ea <HAL_TIM_PWM_Start_IT+0x9e>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	bf14      	ite	ne
 80087e4:	2301      	movne	r3, #1
 80087e6:	2300      	moveq	r3, #0
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e0f1      	b.n	80089d6 <HAL_TIM_PWM_Start_IT+0x28a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d104      	bne.n	8008802 <HAL_TIM_PWM_Start_IT+0xb6>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008800:	e023      	b.n	800884a <HAL_TIM_PWM_Start_IT+0xfe>
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	2b04      	cmp	r3, #4
 8008806:	d104      	bne.n	8008812 <HAL_TIM_PWM_Start_IT+0xc6>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2202      	movs	r2, #2
 800880c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008810:	e01b      	b.n	800884a <HAL_TIM_PWM_Start_IT+0xfe>
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2b08      	cmp	r3, #8
 8008816:	d104      	bne.n	8008822 <HAL_TIM_PWM_Start_IT+0xd6>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008820:	e013      	b.n	800884a <HAL_TIM_PWM_Start_IT+0xfe>
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b0c      	cmp	r3, #12
 8008826:	d104      	bne.n	8008832 <HAL_TIM_PWM_Start_IT+0xe6>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2202      	movs	r2, #2
 800882c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008830:	e00b      	b.n	800884a <HAL_TIM_PWM_Start_IT+0xfe>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b10      	cmp	r3, #16
 8008836:	d104      	bne.n	8008842 <HAL_TIM_PWM_Start_IT+0xf6>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2202      	movs	r2, #2
 800883c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008840:	e003      	b.n	800884a <HAL_TIM_PWM_Start_IT+0xfe>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2202      	movs	r2, #2
 8008846:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b0c      	cmp	r3, #12
 800884e:	d841      	bhi.n	80088d4 <HAL_TIM_PWM_Start_IT+0x188>
 8008850:	a201      	add	r2, pc, #4	; (adr r2, 8008858 <HAL_TIM_PWM_Start_IT+0x10c>)
 8008852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008856:	bf00      	nop
 8008858:	0800888d 	.word	0x0800888d
 800885c:	080088d5 	.word	0x080088d5
 8008860:	080088d5 	.word	0x080088d5
 8008864:	080088d5 	.word	0x080088d5
 8008868:	0800889f 	.word	0x0800889f
 800886c:	080088d5 	.word	0x080088d5
 8008870:	080088d5 	.word	0x080088d5
 8008874:	080088d5 	.word	0x080088d5
 8008878:	080088b1 	.word	0x080088b1
 800887c:	080088d5 	.word	0x080088d5
 8008880:	080088d5 	.word	0x080088d5
 8008884:	080088d5 	.word	0x080088d5
 8008888:	080088c3 	.word	0x080088c3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68da      	ldr	r2, [r3, #12]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f042 0202 	orr.w	r2, r2, #2
 800889a:	60da      	str	r2, [r3, #12]
      break;
 800889c:	e01b      	b.n	80088d6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68da      	ldr	r2, [r3, #12]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f042 0204 	orr.w	r2, r2, #4
 80088ac:	60da      	str	r2, [r3, #12]
      break;
 80088ae:	e012      	b.n	80088d6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68da      	ldr	r2, [r3, #12]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f042 0208 	orr.w	r2, r2, #8
 80088be:	60da      	str	r2, [r3, #12]
      break;
 80088c0:	e009      	b.n	80088d6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68da      	ldr	r2, [r3, #12]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f042 0210 	orr.w	r2, r2, #16
 80088d0:	60da      	str	r2, [r3, #12]
      break;
 80088d2:	e000      	b.n	80088d6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 80088d4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2201      	movs	r2, #1
 80088dc:	6839      	ldr	r1, [r7, #0]
 80088de:	4618      	mov	r0, r3
 80088e0:	f000 ffea 	bl	80098b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a3d      	ldr	r2, [pc, #244]	; (80089e0 <HAL_TIM_PWM_Start_IT+0x294>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d013      	beq.n	8008916 <HAL_TIM_PWM_Start_IT+0x1ca>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a3c      	ldr	r2, [pc, #240]	; (80089e4 <HAL_TIM_PWM_Start_IT+0x298>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d00e      	beq.n	8008916 <HAL_TIM_PWM_Start_IT+0x1ca>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a3a      	ldr	r2, [pc, #232]	; (80089e8 <HAL_TIM_PWM_Start_IT+0x29c>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d009      	beq.n	8008916 <HAL_TIM_PWM_Start_IT+0x1ca>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a39      	ldr	r2, [pc, #228]	; (80089ec <HAL_TIM_PWM_Start_IT+0x2a0>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d004      	beq.n	8008916 <HAL_TIM_PWM_Start_IT+0x1ca>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a37      	ldr	r2, [pc, #220]	; (80089f0 <HAL_TIM_PWM_Start_IT+0x2a4>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d101      	bne.n	800891a <HAL_TIM_PWM_Start_IT+0x1ce>
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <HAL_TIM_PWM_Start_IT+0x1d0>
 800891a:	2300      	movs	r3, #0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d007      	beq.n	8008930 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800892e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a2a      	ldr	r2, [pc, #168]	; (80089e0 <HAL_TIM_PWM_Start_IT+0x294>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d02c      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008942:	d027      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a2a      	ldr	r2, [pc, #168]	; (80089f4 <HAL_TIM_PWM_Start_IT+0x2a8>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d022      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a29      	ldr	r2, [pc, #164]	; (80089f8 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d01d      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a27      	ldr	r2, [pc, #156]	; (80089fc <HAL_TIM_PWM_Start_IT+0x2b0>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d018      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a1f      	ldr	r2, [pc, #124]	; (80089e4 <HAL_TIM_PWM_Start_IT+0x298>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d013      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a23      	ldr	r2, [pc, #140]	; (8008a00 <HAL_TIM_PWM_Start_IT+0x2b4>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d00e      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a1b      	ldr	r2, [pc, #108]	; (80089e8 <HAL_TIM_PWM_Start_IT+0x29c>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d009      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a1f      	ldr	r2, [pc, #124]	; (8008a04 <HAL_TIM_PWM_Start_IT+0x2b8>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d004      	beq.n	8008994 <HAL_TIM_PWM_Start_IT+0x248>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a1e      	ldr	r2, [pc, #120]	; (8008a08 <HAL_TIM_PWM_Start_IT+0x2bc>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d115      	bne.n	80089c0 <HAL_TIM_PWM_Start_IT+0x274>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	689a      	ldr	r2, [r3, #8]
 800899a:	4b1c      	ldr	r3, [pc, #112]	; (8008a0c <HAL_TIM_PWM_Start_IT+0x2c0>)
 800899c:	4013      	ands	r3, r2
 800899e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2b06      	cmp	r3, #6
 80089a4:	d015      	beq.n	80089d2 <HAL_TIM_PWM_Start_IT+0x286>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089ac:	d011      	beq.n	80089d2 <HAL_TIM_PWM_Start_IT+0x286>
    {
      __HAL_TIM_ENABLE(htim);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 0201 	orr.w	r2, r2, #1
 80089bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089be:	e008      	b.n	80089d2 <HAL_TIM_PWM_Start_IT+0x286>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0201 	orr.w	r2, r2, #1
 80089ce:	601a      	str	r2, [r3, #0]
 80089d0:	e000      	b.n	80089d4 <HAL_TIM_PWM_Start_IT+0x288>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089d4:	2300      	movs	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	40010000 	.word	0x40010000
 80089e4:	40010400 	.word	0x40010400
 80089e8:	40014000 	.word	0x40014000
 80089ec:	40014400 	.word	0x40014400
 80089f0:	40014800 	.word	0x40014800
 80089f4:	40000400 	.word	0x40000400
 80089f8:	40000800 	.word	0x40000800
 80089fc:	40000c00 	.word	0x40000c00
 8008a00:	40001800 	.word	0x40001800
 8008a04:	4000e000 	.word	0x4000e000
 8008a08:	4000e400 	.word	0x4000e400
 8008a0c:	00010007 	.word	0x00010007

08008a10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	2b02      	cmp	r3, #2
 8008a24:	d122      	bne.n	8008a6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68db      	ldr	r3, [r3, #12]
 8008a2c:	f003 0302 	and.w	r3, r3, #2
 8008a30:	2b02      	cmp	r3, #2
 8008a32:	d11b      	bne.n	8008a6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f06f 0202 	mvn.w	r2, #2
 8008a3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	f003 0303 	and.w	r3, r3, #3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d003      	beq.n	8008a5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fb0a 	bl	800906c <HAL_TIM_IC_CaptureCallback>
 8008a58:	e005      	b.n	8008a66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fafc 	bl	8009058 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7f9 f9c9 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	f003 0304 	and.w	r3, r3, #4
 8008a76:	2b04      	cmp	r3, #4
 8008a78:	d122      	bne.n	8008ac0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	f003 0304 	and.w	r3, r3, #4
 8008a84:	2b04      	cmp	r3, #4
 8008a86:	d11b      	bne.n	8008ac0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f06f 0204 	mvn.w	r2, #4
 8008a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2202      	movs	r2, #2
 8008a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	699b      	ldr	r3, [r3, #24]
 8008a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d003      	beq.n	8008aae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fae0 	bl	800906c <HAL_TIM_IC_CaptureCallback>
 8008aac:	e005      	b.n	8008aba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fad2 	bl	8009058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f7f9 f99f 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	f003 0308 	and.w	r3, r3, #8
 8008aca:	2b08      	cmp	r3, #8
 8008acc:	d122      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	f003 0308 	and.w	r3, r3, #8
 8008ad8:	2b08      	cmp	r3, #8
 8008ada:	d11b      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f06f 0208 	mvn.w	r2, #8
 8008ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2204      	movs	r2, #4
 8008aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	69db      	ldr	r3, [r3, #28]
 8008af2:	f003 0303 	and.w	r3, r3, #3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d003      	beq.n	8008b02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fab6 	bl	800906c <HAL_TIM_IC_CaptureCallback>
 8008b00:	e005      	b.n	8008b0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 faa8 	bl	8009058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7f9 f975 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	f003 0310 	and.w	r3, r3, #16
 8008b1e:	2b10      	cmp	r3, #16
 8008b20:	d122      	bne.n	8008b68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	f003 0310 	and.w	r3, r3, #16
 8008b2c:	2b10      	cmp	r3, #16
 8008b2e:	d11b      	bne.n	8008b68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f06f 0210 	mvn.w	r2, #16
 8008b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2208      	movs	r2, #8
 8008b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	69db      	ldr	r3, [r3, #28]
 8008b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fa8c 	bl	800906c <HAL_TIM_IC_CaptureCallback>
 8008b54:	e005      	b.n	8008b62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 fa7e 	bl	8009058 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7f9 f94b 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	f003 0301 	and.w	r3, r3, #1
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d10e      	bne.n	8008b94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d107      	bne.n	8008b94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f06f 0201 	mvn.w	r2, #1
 8008b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7f9 f98a 	bl	8001ea8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b9e:	2b80      	cmp	r3, #128	; 0x80
 8008ba0:	d10e      	bne.n	8008bc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bac:	2b80      	cmp	r3, #128	; 0x80
 8008bae:	d107      	bne.n	8008bc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 ffc6 	bl	8009b4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	691b      	ldr	r3, [r3, #16]
 8008bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bce:	d10e      	bne.n	8008bee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bda:	2b80      	cmp	r3, #128	; 0x80
 8008bdc:	d107      	bne.n	8008bee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 ffb9 	bl	8009b60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bf8:	2b40      	cmp	r3, #64	; 0x40
 8008bfa:	d10e      	bne.n	8008c1a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c06:	2b40      	cmp	r3, #64	; 0x40
 8008c08:	d107      	bne.n	8008c1a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 fa33 	bl	8009080 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	691b      	ldr	r3, [r3, #16]
 8008c20:	f003 0320 	and.w	r3, r3, #32
 8008c24:	2b20      	cmp	r3, #32
 8008c26:	d10e      	bne.n	8008c46 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	f003 0320 	and.w	r3, r3, #32
 8008c32:	2b20      	cmp	r3, #32
 8008c34:	d107      	bne.n	8008c46 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f06f 0220 	mvn.w	r2, #32
 8008c3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 ff79 	bl	8009b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c46:	bf00      	nop
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
	...

08008c50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d101      	bne.n	8008c6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e0fd      	b.n	8008e66 <HAL_TIM_PWM_ConfigChannel+0x216>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2b14      	cmp	r3, #20
 8008c76:	f200 80f0 	bhi.w	8008e5a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8008c7a:	a201      	add	r2, pc, #4	; (adr r2, 8008c80 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c80:	08008cd5 	.word	0x08008cd5
 8008c84:	08008e5b 	.word	0x08008e5b
 8008c88:	08008e5b 	.word	0x08008e5b
 8008c8c:	08008e5b 	.word	0x08008e5b
 8008c90:	08008d15 	.word	0x08008d15
 8008c94:	08008e5b 	.word	0x08008e5b
 8008c98:	08008e5b 	.word	0x08008e5b
 8008c9c:	08008e5b 	.word	0x08008e5b
 8008ca0:	08008d57 	.word	0x08008d57
 8008ca4:	08008e5b 	.word	0x08008e5b
 8008ca8:	08008e5b 	.word	0x08008e5b
 8008cac:	08008e5b 	.word	0x08008e5b
 8008cb0:	08008d97 	.word	0x08008d97
 8008cb4:	08008e5b 	.word	0x08008e5b
 8008cb8:	08008e5b 	.word	0x08008e5b
 8008cbc:	08008e5b 	.word	0x08008e5b
 8008cc0:	08008dd9 	.word	0x08008dd9
 8008cc4:	08008e5b 	.word	0x08008e5b
 8008cc8:	08008e5b 	.word	0x08008e5b
 8008ccc:	08008e5b 	.word	0x08008e5b
 8008cd0:	08008e19 	.word	0x08008e19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68b9      	ldr	r1, [r7, #8]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f000 fa80 	bl	80091e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	699a      	ldr	r2, [r3, #24]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f042 0208 	orr.w	r2, r2, #8
 8008cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	699a      	ldr	r2, [r3, #24]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f022 0204 	bic.w	r2, r2, #4
 8008cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	6999      	ldr	r1, [r3, #24]
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	691a      	ldr	r2, [r3, #16]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	619a      	str	r2, [r3, #24]
      break;
 8008d12:	e0a3      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68b9      	ldr	r1, [r7, #8]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 faf0 	bl	8009300 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699a      	ldr	r2, [r3, #24]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	699a      	ldr	r2, [r3, #24]
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6999      	ldr	r1, [r3, #24]
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	021a      	lsls	r2, r3, #8
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	430a      	orrs	r2, r1
 8008d52:	619a      	str	r2, [r3, #24]
      break;
 8008d54:	e082      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68b9      	ldr	r1, [r7, #8]
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f000 fb59 	bl	8009414 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	69da      	ldr	r2, [r3, #28]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f042 0208 	orr.w	r2, r2, #8
 8008d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	69da      	ldr	r2, [r3, #28]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f022 0204 	bic.w	r2, r2, #4
 8008d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	69d9      	ldr	r1, [r3, #28]
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	691a      	ldr	r2, [r3, #16]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	430a      	orrs	r2, r1
 8008d92:	61da      	str	r2, [r3, #28]
      break;
 8008d94:	e062      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68b9      	ldr	r1, [r7, #8]
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f000 fbbf 	bl	8009520 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	69da      	ldr	r2, [r3, #28]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008db0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	69da      	ldr	r2, [r3, #28]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	69d9      	ldr	r1, [r3, #28]
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	691b      	ldr	r3, [r3, #16]
 8008dcc:	021a      	lsls	r2, r3, #8
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	61da      	str	r2, [r3, #28]
      break;
 8008dd6:	e041      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68b9      	ldr	r1, [r7, #8]
 8008dde:	4618      	mov	r0, r3
 8008de0:	f000 fc06 	bl	80095f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0208 	orr.w	r2, r2, #8
 8008df2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f022 0204 	bic.w	r2, r2, #4
 8008e02:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	691a      	ldr	r2, [r3, #16]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	430a      	orrs	r2, r1
 8008e14:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008e16:	e021      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68b9      	ldr	r1, [r7, #8]
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f000 fc48 	bl	80096b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e32:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e42:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	021a      	lsls	r2, r3, #8
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	430a      	orrs	r2, r1
 8008e56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008e58:	e000      	b.n	8008e5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008e5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop

08008e70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d101      	bne.n	8008e88 <HAL_TIM_ConfigClockSource+0x18>
 8008e84:	2302      	movs	r3, #2
 8008e86:	e0db      	b.n	8009040 <HAL_TIM_ConfigClockSource+0x1d0>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2202      	movs	r2, #2
 8008e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4b69      	ldr	r3, [pc, #420]	; (8009048 <HAL_TIM_ConfigClockSource+0x1d8>)
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008eae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a63      	ldr	r2, [pc, #396]	; (800904c <HAL_TIM_ConfigClockSource+0x1dc>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	f000 80a9 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008ec4:	4a61      	ldr	r2, [pc, #388]	; (800904c <HAL_TIM_ConfigClockSource+0x1dc>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	f200 80ae 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008ecc:	4a60      	ldr	r2, [pc, #384]	; (8009050 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	f000 80a1 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008ed4:	4a5e      	ldr	r2, [pc, #376]	; (8009050 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	f200 80a6 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008edc:	4a5d      	ldr	r2, [pc, #372]	; (8009054 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	f000 8099 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008ee4:	4a5b      	ldr	r2, [pc, #364]	; (8009054 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	f200 809e 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008eec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008ef0:	f000 8091 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008ef4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008ef8:	f200 8096 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008efc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f00:	f000 8089 	beq.w	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008f04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f08:	f200 808e 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f10:	d03e      	beq.n	8008f90 <HAL_TIM_ConfigClockSource+0x120>
 8008f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f16:	f200 8087 	bhi.w	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f1e:	f000 8085 	beq.w	800902c <HAL_TIM_ConfigClockSource+0x1bc>
 8008f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f26:	d87f      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f28:	2b70      	cmp	r3, #112	; 0x70
 8008f2a:	d01a      	beq.n	8008f62 <HAL_TIM_ConfigClockSource+0xf2>
 8008f2c:	2b70      	cmp	r3, #112	; 0x70
 8008f2e:	d87b      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f30:	2b60      	cmp	r3, #96	; 0x60
 8008f32:	d050      	beq.n	8008fd6 <HAL_TIM_ConfigClockSource+0x166>
 8008f34:	2b60      	cmp	r3, #96	; 0x60
 8008f36:	d877      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f38:	2b50      	cmp	r3, #80	; 0x50
 8008f3a:	d03c      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x146>
 8008f3c:	2b50      	cmp	r3, #80	; 0x50
 8008f3e:	d873      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f40:	2b40      	cmp	r3, #64	; 0x40
 8008f42:	d058      	beq.n	8008ff6 <HAL_TIM_ConfigClockSource+0x186>
 8008f44:	2b40      	cmp	r3, #64	; 0x40
 8008f46:	d86f      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f48:	2b30      	cmp	r3, #48	; 0x30
 8008f4a:	d064      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008f4c:	2b30      	cmp	r3, #48	; 0x30
 8008f4e:	d86b      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f50:	2b20      	cmp	r3, #32
 8008f52:	d060      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008f54:	2b20      	cmp	r3, #32
 8008f56:	d867      	bhi.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d05c      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
 8008f5c:	2b10      	cmp	r3, #16
 8008f5e:	d05a      	beq.n	8009016 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008f60:	e062      	b.n	8009028 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6818      	ldr	r0, [r3, #0]
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	6899      	ldr	r1, [r3, #8]
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	f000 fc81 	bl	8009878 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008f84:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	609a      	str	r2, [r3, #8]
      break;
 8008f8e:	e04e      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6818      	ldr	r0, [r3, #0]
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	6899      	ldr	r1, [r3, #8]
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	685a      	ldr	r2, [r3, #4]
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	f000 fc6a 	bl	8009878 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	689a      	ldr	r2, [r3, #8]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fb2:	609a      	str	r2, [r3, #8]
      break;
 8008fb4:	e03b      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6818      	ldr	r0, [r3, #0]
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	6859      	ldr	r1, [r3, #4]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f000 fbda 	bl	800977c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2150      	movs	r1, #80	; 0x50
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f000 fc34 	bl	800983c <TIM_ITRx_SetConfig>
      break;
 8008fd4:	e02b      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	6859      	ldr	r1, [r3, #4]
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	f000 fbf9 	bl	80097da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2160      	movs	r1, #96	; 0x60
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f000 fc24 	bl	800983c <TIM_ITRx_SetConfig>
      break;
 8008ff4:	e01b      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6818      	ldr	r0, [r3, #0]
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	6859      	ldr	r1, [r3, #4]
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	461a      	mov	r2, r3
 8009004:	f000 fbba 	bl	800977c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2140      	movs	r1, #64	; 0x40
 800900e:	4618      	mov	r0, r3
 8009010:	f000 fc14 	bl	800983c <TIM_ITRx_SetConfig>
      break;
 8009014:	e00b      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4619      	mov	r1, r3
 8009020:	4610      	mov	r0, r2
 8009022:	f000 fc0b 	bl	800983c <TIM_ITRx_SetConfig>
        break;
 8009026:	e002      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8009028:	bf00      	nop
 800902a:	e000      	b.n	800902e <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800902c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	ffceff88 	.word	0xffceff88
 800904c:	00100040 	.word	0x00100040
 8009050:	00100030 	.word	0x00100030
 8009054:	00100020 	.word	0x00100020

08009058 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009074:	bf00      	nop
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a44      	ldr	r2, [pc, #272]	; (80091b8 <TIM_Base_SetConfig+0x124>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d013      	beq.n	80090d4 <TIM_Base_SetConfig+0x40>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b2:	d00f      	beq.n	80090d4 <TIM_Base_SetConfig+0x40>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a41      	ldr	r2, [pc, #260]	; (80091bc <TIM_Base_SetConfig+0x128>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d00b      	beq.n	80090d4 <TIM_Base_SetConfig+0x40>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a40      	ldr	r2, [pc, #256]	; (80091c0 <TIM_Base_SetConfig+0x12c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d007      	beq.n	80090d4 <TIM_Base_SetConfig+0x40>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a3f      	ldr	r2, [pc, #252]	; (80091c4 <TIM_Base_SetConfig+0x130>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d003      	beq.n	80090d4 <TIM_Base_SetConfig+0x40>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a3e      	ldr	r2, [pc, #248]	; (80091c8 <TIM_Base_SetConfig+0x134>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d108      	bne.n	80090e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	68fa      	ldr	r2, [r7, #12]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a33      	ldr	r2, [pc, #204]	; (80091b8 <TIM_Base_SetConfig+0x124>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d027      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090f4:	d023      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a30      	ldr	r2, [pc, #192]	; (80091bc <TIM_Base_SetConfig+0x128>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d01f      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a2f      	ldr	r2, [pc, #188]	; (80091c0 <TIM_Base_SetConfig+0x12c>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d01b      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a2e      	ldr	r2, [pc, #184]	; (80091c4 <TIM_Base_SetConfig+0x130>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d017      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a2d      	ldr	r2, [pc, #180]	; (80091c8 <TIM_Base_SetConfig+0x134>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d013      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a2c      	ldr	r2, [pc, #176]	; (80091cc <TIM_Base_SetConfig+0x138>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d00f      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a2b      	ldr	r2, [pc, #172]	; (80091d0 <TIM_Base_SetConfig+0x13c>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d00b      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	4a2a      	ldr	r2, [pc, #168]	; (80091d4 <TIM_Base_SetConfig+0x140>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d007      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	4a29      	ldr	r2, [pc, #164]	; (80091d8 <TIM_Base_SetConfig+0x144>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d003      	beq.n	800913e <TIM_Base_SetConfig+0xaa>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	4a28      	ldr	r2, [pc, #160]	; (80091dc <TIM_Base_SetConfig+0x148>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d108      	bne.n	8009150 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	68fa      	ldr	r2, [r7, #12]
 800914c:	4313      	orrs	r3, r2
 800914e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	4313      	orrs	r3, r2
 800915c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68fa      	ldr	r2, [r7, #12]
 8009162:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a10      	ldr	r2, [pc, #64]	; (80091b8 <TIM_Base_SetConfig+0x124>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d00f      	beq.n	800919c <TIM_Base_SetConfig+0x108>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4a12      	ldr	r2, [pc, #72]	; (80091c8 <TIM_Base_SetConfig+0x134>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d00b      	beq.n	800919c <TIM_Base_SetConfig+0x108>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	4a11      	ldr	r2, [pc, #68]	; (80091cc <TIM_Base_SetConfig+0x138>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d007      	beq.n	800919c <TIM_Base_SetConfig+0x108>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4a10      	ldr	r2, [pc, #64]	; (80091d0 <TIM_Base_SetConfig+0x13c>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d003      	beq.n	800919c <TIM_Base_SetConfig+0x108>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	4a0f      	ldr	r2, [pc, #60]	; (80091d4 <TIM_Base_SetConfig+0x140>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d103      	bne.n	80091a4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	691a      	ldr	r2, [r3, #16]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	615a      	str	r2, [r3, #20]
}
 80091aa:	bf00      	nop
 80091ac:	3714      	adds	r7, #20
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	40010000 	.word	0x40010000
 80091bc:	40000400 	.word	0x40000400
 80091c0:	40000800 	.word	0x40000800
 80091c4:	40000c00 	.word	0x40000c00
 80091c8:	40010400 	.word	0x40010400
 80091cc:	40014000 	.word	0x40014000
 80091d0:	40014400 	.word	0x40014400
 80091d4:	40014800 	.word	0x40014800
 80091d8:	4000e000 	.word	0x4000e000
 80091dc:	4000e400 	.word	0x4000e400

080091e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b087      	sub	sp, #28
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a1b      	ldr	r3, [r3, #32]
 80091ee:	f023 0201 	bic.w	r2, r3, #1
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a1b      	ldr	r3, [r3, #32]
 80091fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	699b      	ldr	r3, [r3, #24]
 8009206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009208:	68fa      	ldr	r2, [r7, #12]
 800920a:	4b37      	ldr	r3, [pc, #220]	; (80092e8 <TIM_OC1_SetConfig+0x108>)
 800920c:	4013      	ands	r3, r2
 800920e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f023 0303 	bic.w	r3, r3, #3
 8009216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	4313      	orrs	r3, r2
 8009220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	f023 0302 	bic.w	r3, r3, #2
 8009228:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	697a      	ldr	r2, [r7, #20]
 8009230:	4313      	orrs	r3, r2
 8009232:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a2d      	ldr	r2, [pc, #180]	; (80092ec <TIM_OC1_SetConfig+0x10c>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d00f      	beq.n	800925c <TIM_OC1_SetConfig+0x7c>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a2c      	ldr	r2, [pc, #176]	; (80092f0 <TIM_OC1_SetConfig+0x110>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d00b      	beq.n	800925c <TIM_OC1_SetConfig+0x7c>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a2b      	ldr	r2, [pc, #172]	; (80092f4 <TIM_OC1_SetConfig+0x114>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d007      	beq.n	800925c <TIM_OC1_SetConfig+0x7c>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a2a      	ldr	r2, [pc, #168]	; (80092f8 <TIM_OC1_SetConfig+0x118>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d003      	beq.n	800925c <TIM_OC1_SetConfig+0x7c>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	4a29      	ldr	r2, [pc, #164]	; (80092fc <TIM_OC1_SetConfig+0x11c>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d10c      	bne.n	8009276 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f023 0308 	bic.w	r3, r3, #8
 8009262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	4313      	orrs	r3, r2
 800926c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	f023 0304 	bic.w	r3, r3, #4
 8009274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a1c      	ldr	r2, [pc, #112]	; (80092ec <TIM_OC1_SetConfig+0x10c>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d00f      	beq.n	800929e <TIM_OC1_SetConfig+0xbe>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4a1b      	ldr	r2, [pc, #108]	; (80092f0 <TIM_OC1_SetConfig+0x110>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d00b      	beq.n	800929e <TIM_OC1_SetConfig+0xbe>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4a1a      	ldr	r2, [pc, #104]	; (80092f4 <TIM_OC1_SetConfig+0x114>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d007      	beq.n	800929e <TIM_OC1_SetConfig+0xbe>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	4a19      	ldr	r2, [pc, #100]	; (80092f8 <TIM_OC1_SetConfig+0x118>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d003      	beq.n	800929e <TIM_OC1_SetConfig+0xbe>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	4a18      	ldr	r2, [pc, #96]	; (80092fc <TIM_OC1_SetConfig+0x11c>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d111      	bne.n	80092c2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	693a      	ldr	r2, [r7, #16]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	693a      	ldr	r2, [r7, #16]
 80092be:	4313      	orrs	r3, r2
 80092c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	685a      	ldr	r2, [r3, #4]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	697a      	ldr	r2, [r7, #20]
 80092da:	621a      	str	r2, [r3, #32]
}
 80092dc:	bf00      	nop
 80092de:	371c      	adds	r7, #28
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr
 80092e8:	fffeff8f 	.word	0xfffeff8f
 80092ec:	40010000 	.word	0x40010000
 80092f0:	40010400 	.word	0x40010400
 80092f4:	40014000 	.word	0x40014000
 80092f8:	40014400 	.word	0x40014400
 80092fc:	40014800 	.word	0x40014800

08009300 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009300:	b480      	push	{r7}
 8009302:	b087      	sub	sp, #28
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6a1b      	ldr	r3, [r3, #32]
 800930e:	f023 0210 	bic.w	r2, r3, #16
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	4b34      	ldr	r3, [pc, #208]	; (80093fc <TIM_OC2_SetConfig+0xfc>)
 800932c:	4013      	ands	r3, r2
 800932e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009336:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	021b      	lsls	r3, r3, #8
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	4313      	orrs	r3, r2
 8009342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f023 0320 	bic.w	r3, r3, #32
 800934a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	697a      	ldr	r2, [r7, #20]
 8009354:	4313      	orrs	r3, r2
 8009356:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	4a29      	ldr	r2, [pc, #164]	; (8009400 <TIM_OC2_SetConfig+0x100>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d003      	beq.n	8009368 <TIM_OC2_SetConfig+0x68>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4a28      	ldr	r2, [pc, #160]	; (8009404 <TIM_OC2_SetConfig+0x104>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d10d      	bne.n	8009384 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800936e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	011b      	lsls	r3, r3, #4
 8009376:	697a      	ldr	r2, [r7, #20]
 8009378:	4313      	orrs	r3, r2
 800937a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009382:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	4a1e      	ldr	r2, [pc, #120]	; (8009400 <TIM_OC2_SetConfig+0x100>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d00f      	beq.n	80093ac <TIM_OC2_SetConfig+0xac>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a1d      	ldr	r2, [pc, #116]	; (8009404 <TIM_OC2_SetConfig+0x104>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d00b      	beq.n	80093ac <TIM_OC2_SetConfig+0xac>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a1c      	ldr	r2, [pc, #112]	; (8009408 <TIM_OC2_SetConfig+0x108>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d007      	beq.n	80093ac <TIM_OC2_SetConfig+0xac>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a1b      	ldr	r2, [pc, #108]	; (800940c <TIM_OC2_SetConfig+0x10c>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d003      	beq.n	80093ac <TIM_OC2_SetConfig+0xac>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a1a      	ldr	r2, [pc, #104]	; (8009410 <TIM_OC2_SetConfig+0x110>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d113      	bne.n	80093d4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	695b      	ldr	r3, [r3, #20]
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	4313      	orrs	r3, r2
 80093c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	693a      	ldr	r2, [r7, #16]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	685a      	ldr	r2, [r3, #4]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	621a      	str	r2, [r3, #32]
}
 80093ee:	bf00      	nop
 80093f0:	371c      	adds	r7, #28
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	feff8fff 	.word	0xfeff8fff
 8009400:	40010000 	.word	0x40010000
 8009404:	40010400 	.word	0x40010400
 8009408:	40014000 	.word	0x40014000
 800940c:	40014400 	.word	0x40014400
 8009410:	40014800 	.word	0x40014800

08009414 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009414:	b480      	push	{r7}
 8009416:	b087      	sub	sp, #28
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a1b      	ldr	r3, [r3, #32]
 8009422:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	69db      	ldr	r3, [r3, #28]
 800943a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f023 0303 	bic.w	r3, r3, #3
 800944a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	4313      	orrs	r3, r2
 8009454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800945c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	021b      	lsls	r3, r3, #8
 8009464:	697a      	ldr	r2, [r7, #20]
 8009466:	4313      	orrs	r3, r2
 8009468:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	4a27      	ldr	r2, [pc, #156]	; (800950c <TIM_OC3_SetConfig+0xf8>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d003      	beq.n	800947a <TIM_OC3_SetConfig+0x66>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	4a26      	ldr	r2, [pc, #152]	; (8009510 <TIM_OC3_SetConfig+0xfc>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d10d      	bne.n	8009496 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009480:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	021b      	lsls	r3, r3, #8
 8009488:	697a      	ldr	r2, [r7, #20]
 800948a:	4313      	orrs	r3, r2
 800948c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009494:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a1c      	ldr	r2, [pc, #112]	; (800950c <TIM_OC3_SetConfig+0xf8>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d00f      	beq.n	80094be <TIM_OC3_SetConfig+0xaa>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a1b      	ldr	r2, [pc, #108]	; (8009510 <TIM_OC3_SetConfig+0xfc>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d00b      	beq.n	80094be <TIM_OC3_SetConfig+0xaa>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a1a      	ldr	r2, [pc, #104]	; (8009514 <TIM_OC3_SetConfig+0x100>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d007      	beq.n	80094be <TIM_OC3_SetConfig+0xaa>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4a19      	ldr	r2, [pc, #100]	; (8009518 <TIM_OC3_SetConfig+0x104>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d003      	beq.n	80094be <TIM_OC3_SetConfig+0xaa>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4a18      	ldr	r2, [pc, #96]	; (800951c <TIM_OC3_SetConfig+0x108>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d113      	bne.n	80094e6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	695b      	ldr	r3, [r3, #20]
 80094d2:	011b      	lsls	r3, r3, #4
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	699b      	ldr	r3, [r3, #24]
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	693a      	ldr	r2, [r7, #16]
 80094ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	621a      	str	r2, [r3, #32]
}
 8009500:	bf00      	nop
 8009502:	371c      	adds	r7, #28
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr
 800950c:	40010000 	.word	0x40010000
 8009510:	40010400 	.word	0x40010400
 8009514:	40014000 	.word	0x40014000
 8009518:	40014400 	.word	0x40014400
 800951c:	40014800 	.word	0x40014800

08009520 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009520:	b480      	push	{r7}
 8009522:	b087      	sub	sp, #28
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	69db      	ldr	r3, [r3, #28]
 8009546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800954e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	021b      	lsls	r3, r3, #8
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	4313      	orrs	r3, r2
 8009562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800956a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	031b      	lsls	r3, r3, #12
 8009572:	693a      	ldr	r2, [r7, #16]
 8009574:	4313      	orrs	r3, r2
 8009576:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	4a18      	ldr	r2, [pc, #96]	; (80095dc <TIM_OC4_SetConfig+0xbc>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d00f      	beq.n	80095a0 <TIM_OC4_SetConfig+0x80>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4a17      	ldr	r2, [pc, #92]	; (80095e0 <TIM_OC4_SetConfig+0xc0>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d00b      	beq.n	80095a0 <TIM_OC4_SetConfig+0x80>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	4a16      	ldr	r2, [pc, #88]	; (80095e4 <TIM_OC4_SetConfig+0xc4>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d007      	beq.n	80095a0 <TIM_OC4_SetConfig+0x80>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4a15      	ldr	r2, [pc, #84]	; (80095e8 <TIM_OC4_SetConfig+0xc8>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d003      	beq.n	80095a0 <TIM_OC4_SetConfig+0x80>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a14      	ldr	r2, [pc, #80]	; (80095ec <TIM_OC4_SetConfig+0xcc>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d109      	bne.n	80095b4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	695b      	ldr	r3, [r3, #20]
 80095ac:	019b      	lsls	r3, r3, #6
 80095ae:	697a      	ldr	r2, [r7, #20]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	685a      	ldr	r2, [r3, #4]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	693a      	ldr	r2, [r7, #16]
 80095cc:	621a      	str	r2, [r3, #32]
}
 80095ce:	bf00      	nop
 80095d0:	371c      	adds	r7, #28
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	40010000 	.word	0x40010000
 80095e0:	40010400 	.word	0x40010400
 80095e4:	40014000 	.word	0x40014000
 80095e8:	40014400 	.word	0x40014400
 80095ec:	40014800 	.word	0x40014800

080095f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b087      	sub	sp, #28
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a1b      	ldr	r3, [r3, #32]
 80095fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800961e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	4313      	orrs	r3, r2
 8009628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009630:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	041b      	lsls	r3, r3, #16
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	4313      	orrs	r3, r2
 800963c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	4a17      	ldr	r2, [pc, #92]	; (80096a0 <TIM_OC5_SetConfig+0xb0>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d00f      	beq.n	8009666 <TIM_OC5_SetConfig+0x76>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	4a16      	ldr	r2, [pc, #88]	; (80096a4 <TIM_OC5_SetConfig+0xb4>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d00b      	beq.n	8009666 <TIM_OC5_SetConfig+0x76>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	4a15      	ldr	r2, [pc, #84]	; (80096a8 <TIM_OC5_SetConfig+0xb8>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d007      	beq.n	8009666 <TIM_OC5_SetConfig+0x76>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	4a14      	ldr	r2, [pc, #80]	; (80096ac <TIM_OC5_SetConfig+0xbc>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d003      	beq.n	8009666 <TIM_OC5_SetConfig+0x76>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4a13      	ldr	r2, [pc, #76]	; (80096b0 <TIM_OC5_SetConfig+0xc0>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d109      	bne.n	800967a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800966c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	021b      	lsls	r3, r3, #8
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	4313      	orrs	r3, r2
 8009678:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	685a      	ldr	r2, [r3, #4]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	693a      	ldr	r2, [r7, #16]
 8009692:	621a      	str	r2, [r3, #32]
}
 8009694:	bf00      	nop
 8009696:	371c      	adds	r7, #28
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr
 80096a0:	40010000 	.word	0x40010000
 80096a4:	40010400 	.word	0x40010400
 80096a8:	40014000 	.word	0x40014000
 80096ac:	40014400 	.word	0x40014400
 80096b0:	40014800 	.word	0x40014800

080096b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a1b      	ldr	r3, [r3, #32]
 80096c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	021b      	lsls	r3, r3, #8
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80096f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	051b      	lsls	r3, r3, #20
 80096fe:	693a      	ldr	r2, [r7, #16]
 8009700:	4313      	orrs	r3, r2
 8009702:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	4a18      	ldr	r2, [pc, #96]	; (8009768 <TIM_OC6_SetConfig+0xb4>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d00f      	beq.n	800972c <TIM_OC6_SetConfig+0x78>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a17      	ldr	r2, [pc, #92]	; (800976c <TIM_OC6_SetConfig+0xb8>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d00b      	beq.n	800972c <TIM_OC6_SetConfig+0x78>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a16      	ldr	r2, [pc, #88]	; (8009770 <TIM_OC6_SetConfig+0xbc>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d007      	beq.n	800972c <TIM_OC6_SetConfig+0x78>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a15      	ldr	r2, [pc, #84]	; (8009774 <TIM_OC6_SetConfig+0xc0>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d003      	beq.n	800972c <TIM_OC6_SetConfig+0x78>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a14      	ldr	r2, [pc, #80]	; (8009778 <TIM_OC6_SetConfig+0xc4>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d109      	bne.n	8009740 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009732:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	695b      	ldr	r3, [r3, #20]
 8009738:	029b      	lsls	r3, r3, #10
 800973a:	697a      	ldr	r2, [r7, #20]
 800973c:	4313      	orrs	r3, r2
 800973e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	697a      	ldr	r2, [r7, #20]
 8009744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	68fa      	ldr	r2, [r7, #12]
 800974a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	685a      	ldr	r2, [r3, #4]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	693a      	ldr	r2, [r7, #16]
 8009758:	621a      	str	r2, [r3, #32]
}
 800975a:	bf00      	nop
 800975c:	371c      	adds	r7, #28
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr
 8009766:	bf00      	nop
 8009768:	40010000 	.word	0x40010000
 800976c:	40010400 	.word	0x40010400
 8009770:	40014000 	.word	0x40014000
 8009774:	40014400 	.word	0x40014400
 8009778:	40014800 	.word	0x40014800

0800977c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800977c:	b480      	push	{r7}
 800977e:	b087      	sub	sp, #28
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6a1b      	ldr	r3, [r3, #32]
 800978c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a1b      	ldr	r3, [r3, #32]
 8009792:	f023 0201 	bic.w	r2, r3, #1
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	011b      	lsls	r3, r3, #4
 80097ac:	693a      	ldr	r2, [r7, #16]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	f023 030a 	bic.w	r3, r3, #10
 80097b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	4313      	orrs	r3, r2
 80097c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	693a      	ldr	r2, [r7, #16]
 80097c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	697a      	ldr	r2, [r7, #20]
 80097cc:	621a      	str	r2, [r3, #32]
}
 80097ce:	bf00      	nop
 80097d0:	371c      	adds	r7, #28
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097da:	b480      	push	{r7}
 80097dc:	b087      	sub	sp, #28
 80097de:	af00      	add	r7, sp, #0
 80097e0:	60f8      	str	r0, [r7, #12]
 80097e2:	60b9      	str	r1, [r7, #8]
 80097e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6a1b      	ldr	r3, [r3, #32]
 80097ea:	f023 0210 	bic.w	r2, r3, #16
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6a1b      	ldr	r3, [r3, #32]
 80097fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009804:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	031b      	lsls	r3, r3, #12
 800980a:	697a      	ldr	r2, [r7, #20]
 800980c:	4313      	orrs	r3, r2
 800980e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009816:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	693a      	ldr	r2, [r7, #16]
 800981e:	4313      	orrs	r3, r2
 8009820:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	697a      	ldr	r2, [r7, #20]
 8009826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	621a      	str	r2, [r3, #32]
}
 800982e:	bf00      	nop
 8009830:	371c      	adds	r7, #28
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
	...

0800983c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800983c:	b480      	push	{r7}
 800983e:	b085      	sub	sp, #20
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	4b09      	ldr	r3, [pc, #36]	; (8009874 <TIM_ITRx_SetConfig+0x38>)
 8009850:	4013      	ands	r3, r2
 8009852:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009854:	683a      	ldr	r2, [r7, #0]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	4313      	orrs	r3, r2
 800985a:	f043 0307 	orr.w	r3, r3, #7
 800985e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	609a      	str	r2, [r3, #8]
}
 8009866:	bf00      	nop
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	ffcfff8f 	.word	0xffcfff8f

08009878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	021a      	lsls	r2, r3, #8
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	431a      	orrs	r2, r3
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	4313      	orrs	r3, r2
 80098a0:	697a      	ldr	r2, [r7, #20]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	609a      	str	r2, [r3, #8]
}
 80098ac:	bf00      	nop
 80098ae:	371c      	adds	r7, #28
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	f003 031f 	and.w	r3, r3, #31
 80098ca:	2201      	movs	r2, #1
 80098cc:	fa02 f303 	lsl.w	r3, r2, r3
 80098d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6a1a      	ldr	r2, [r3, #32]
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	43db      	mvns	r3, r3
 80098da:	401a      	ands	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6a1a      	ldr	r2, [r3, #32]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	f003 031f 	and.w	r3, r3, #31
 80098ea:	6879      	ldr	r1, [r7, #4]
 80098ec:	fa01 f303 	lsl.w	r3, r1, r3
 80098f0:	431a      	orrs	r2, r3
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	621a      	str	r2, [r3, #32]
}
 80098f6:	bf00      	nop
 80098f8:	371c      	adds	r7, #28
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
	...

08009904 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009904:	b480      	push	{r7}
 8009906:	b085      	sub	sp, #20
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009914:	2b01      	cmp	r3, #1
 8009916:	d101      	bne.n	800991c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009918:	2302      	movs	r3, #2
 800991a:	e077      	b.n	8009a0c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2202      	movs	r2, #2
 8009928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a35      	ldr	r2, [pc, #212]	; (8009a18 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d004      	beq.n	8009950 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a34      	ldr	r2, [pc, #208]	; (8009a1c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d108      	bne.n	8009962 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009956:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	4313      	orrs	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009968:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	4313      	orrs	r3, r2
 8009972:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a25      	ldr	r2, [pc, #148]	; (8009a18 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d02c      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800998e:	d027      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a22      	ldr	r2, [pc, #136]	; (8009a20 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d022      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a21      	ldr	r2, [pc, #132]	; (8009a24 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d01d      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a1f      	ldr	r2, [pc, #124]	; (8009a28 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d018      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a1a      	ldr	r2, [pc, #104]	; (8009a1c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d013      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a1b      	ldr	r2, [pc, #108]	; (8009a2c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d00e      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a1a      	ldr	r2, [pc, #104]	; (8009a30 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d009      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a18      	ldr	r2, [pc, #96]	; (8009a34 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d004      	beq.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4a17      	ldr	r2, [pc, #92]	; (8009a38 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d10c      	bne.n	80099fa <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	68ba      	ldr	r2, [r7, #8]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68ba      	ldr	r2, [r7, #8]
 80099f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2201      	movs	r2, #1
 80099fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr
 8009a18:	40010000 	.word	0x40010000
 8009a1c:	40010400 	.word	0x40010400
 8009a20:	40000400 	.word	0x40000400
 8009a24:	40000800 	.word	0x40000800
 8009a28:	40000c00 	.word	0x40000c00
 8009a2c:	40001800 	.word	0x40001800
 8009a30:	40014000 	.word	0x40014000
 8009a34:	4000e000 	.word	0x4000e000
 8009a38:	4000e400 	.word	0x4000e400

08009a3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d101      	bne.n	8009a58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009a54:	2302      	movs	r3, #2
 8009a56:	e065      	b.n	8009b24 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	689b      	ldr	r3, [r3, #8]
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	4313      	orrs	r3, r2
 8009a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	691b      	ldr	r3, [r3, #16]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	695b      	ldr	r3, [r3, #20]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	699b      	ldr	r3, [r3, #24]
 8009acc:	041b      	lsls	r3, r3, #16
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a16      	ldr	r2, [pc, #88]	; (8009b30 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d004      	beq.n	8009ae6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a14      	ldr	r2, [pc, #80]	; (8009b34 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d115      	bne.n	8009b12 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009af0:	051b      	lsls	r3, r3, #20
 8009af2:	4313      	orrs	r3, r2
 8009af4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	69db      	ldr	r3, [r3, #28]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	6a1b      	ldr	r3, [r3, #32]
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b22:	2300      	movs	r3, #0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3714      	adds	r7, #20
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr
 8009b30:	40010000 	.word	0x40010000
 8009b34:	40010400 	.word	0x40010400

08009b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009b54:	bf00      	nop
 8009b56:	370c      	adds	r7, #12
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d101      	bne.n	8009b86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e042      	b.n	8009c0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d106      	bne.n	8009b9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f7f8 fc1f 	bl	80023dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2224      	movs	r2, #36	; 0x24
 8009ba2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f022 0201 	bic.w	r2, r2, #1
 8009bb4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 f82c 	bl	8009c14 <UART_SetConfig>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d101      	bne.n	8009bc6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	e022      	b.n	8009c0c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d002      	beq.n	8009bd4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 fe7e 	bl	800a8d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009be2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	689a      	ldr	r2, [r3, #8]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009bf2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f042 0201 	orr.w	r2, r2, #1
 8009c02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 ff05 	bl	800aa14 <UART_CheckIdleState>
 8009c0a:	4603      	mov	r3, r0
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3708      	adds	r7, #8
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c14:	b5b0      	push	{r4, r5, r7, lr}
 8009c16:	b08e      	sub	sp, #56	; 0x38
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	689a      	ldr	r2, [r3, #8]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	431a      	orrs	r2, r3
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	695b      	ldr	r3, [r3, #20]
 8009c30:	431a      	orrs	r2, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	4bbf      	ldr	r3, [pc, #764]	; (8009f40 <UART_SetConfig+0x32c>)
 8009c42:	4013      	ands	r3, r2
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	6812      	ldr	r2, [r2, #0]
 8009c48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009c4a:	430b      	orrs	r3, r1
 8009c4c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	68da      	ldr	r2, [r3, #12]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	430a      	orrs	r2, r1
 8009c62:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4ab5      	ldr	r2, [pc, #724]	; (8009f44 <UART_SetConfig+0x330>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d004      	beq.n	8009c7e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	689a      	ldr	r2, [r3, #8]
 8009c84:	4bb0      	ldr	r3, [pc, #704]	; (8009f48 <UART_SetConfig+0x334>)
 8009c86:	4013      	ands	r3, r2
 8009c88:	687a      	ldr	r2, [r7, #4]
 8009c8a:	6812      	ldr	r2, [r2, #0]
 8009c8c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009c8e:	430b      	orrs	r3, r1
 8009c90:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c98:	f023 010f 	bic.w	r1, r3, #15
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4aa7      	ldr	r2, [pc, #668]	; (8009f4c <UART_SetConfig+0x338>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d176      	bne.n	8009da0 <UART_SetConfig+0x18c>
 8009cb2:	4ba7      	ldr	r3, [pc, #668]	; (8009f50 <UART_SetConfig+0x33c>)
 8009cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009cba:	2b28      	cmp	r3, #40	; 0x28
 8009cbc:	d86c      	bhi.n	8009d98 <UART_SetConfig+0x184>
 8009cbe:	a201      	add	r2, pc, #4	; (adr r2, 8009cc4 <UART_SetConfig+0xb0>)
 8009cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc4:	08009d69 	.word	0x08009d69
 8009cc8:	08009d99 	.word	0x08009d99
 8009ccc:	08009d99 	.word	0x08009d99
 8009cd0:	08009d99 	.word	0x08009d99
 8009cd4:	08009d99 	.word	0x08009d99
 8009cd8:	08009d99 	.word	0x08009d99
 8009cdc:	08009d99 	.word	0x08009d99
 8009ce0:	08009d99 	.word	0x08009d99
 8009ce4:	08009d71 	.word	0x08009d71
 8009ce8:	08009d99 	.word	0x08009d99
 8009cec:	08009d99 	.word	0x08009d99
 8009cf0:	08009d99 	.word	0x08009d99
 8009cf4:	08009d99 	.word	0x08009d99
 8009cf8:	08009d99 	.word	0x08009d99
 8009cfc:	08009d99 	.word	0x08009d99
 8009d00:	08009d99 	.word	0x08009d99
 8009d04:	08009d79 	.word	0x08009d79
 8009d08:	08009d99 	.word	0x08009d99
 8009d0c:	08009d99 	.word	0x08009d99
 8009d10:	08009d99 	.word	0x08009d99
 8009d14:	08009d99 	.word	0x08009d99
 8009d18:	08009d99 	.word	0x08009d99
 8009d1c:	08009d99 	.word	0x08009d99
 8009d20:	08009d99 	.word	0x08009d99
 8009d24:	08009d81 	.word	0x08009d81
 8009d28:	08009d99 	.word	0x08009d99
 8009d2c:	08009d99 	.word	0x08009d99
 8009d30:	08009d99 	.word	0x08009d99
 8009d34:	08009d99 	.word	0x08009d99
 8009d38:	08009d99 	.word	0x08009d99
 8009d3c:	08009d99 	.word	0x08009d99
 8009d40:	08009d99 	.word	0x08009d99
 8009d44:	08009d89 	.word	0x08009d89
 8009d48:	08009d99 	.word	0x08009d99
 8009d4c:	08009d99 	.word	0x08009d99
 8009d50:	08009d99 	.word	0x08009d99
 8009d54:	08009d99 	.word	0x08009d99
 8009d58:	08009d99 	.word	0x08009d99
 8009d5c:	08009d99 	.word	0x08009d99
 8009d60:	08009d99 	.word	0x08009d99
 8009d64:	08009d91 	.word	0x08009d91
 8009d68:	2301      	movs	r3, #1
 8009d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d6e:	e326      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d70:	2304      	movs	r3, #4
 8009d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d76:	e322      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d78:	2308      	movs	r3, #8
 8009d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d7e:	e31e      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d80:	2310      	movs	r3, #16
 8009d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d86:	e31a      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d88:	2320      	movs	r3, #32
 8009d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d8e:	e316      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d90:	2340      	movs	r3, #64	; 0x40
 8009d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d96:	e312      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009d98:	2380      	movs	r3, #128	; 0x80
 8009d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d9e:	e30e      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a6b      	ldr	r2, [pc, #428]	; (8009f54 <UART_SetConfig+0x340>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d130      	bne.n	8009e0c <UART_SetConfig+0x1f8>
 8009daa:	4b69      	ldr	r3, [pc, #420]	; (8009f50 <UART_SetConfig+0x33c>)
 8009dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dae:	f003 0307 	and.w	r3, r3, #7
 8009db2:	2b05      	cmp	r3, #5
 8009db4:	d826      	bhi.n	8009e04 <UART_SetConfig+0x1f0>
 8009db6:	a201      	add	r2, pc, #4	; (adr r2, 8009dbc <UART_SetConfig+0x1a8>)
 8009db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbc:	08009dd5 	.word	0x08009dd5
 8009dc0:	08009ddd 	.word	0x08009ddd
 8009dc4:	08009de5 	.word	0x08009de5
 8009dc8:	08009ded 	.word	0x08009ded
 8009dcc:	08009df5 	.word	0x08009df5
 8009dd0:	08009dfd 	.word	0x08009dfd
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dda:	e2f0      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ddc:	2304      	movs	r3, #4
 8009dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009de2:	e2ec      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009de4:	2308      	movs	r3, #8
 8009de6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dea:	e2e8      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009dec:	2310      	movs	r3, #16
 8009dee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009df2:	e2e4      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009df4:	2320      	movs	r3, #32
 8009df6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dfa:	e2e0      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009dfc:	2340      	movs	r3, #64	; 0x40
 8009dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e02:	e2dc      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e04:	2380      	movs	r3, #128	; 0x80
 8009e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e0a:	e2d8      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a51      	ldr	r2, [pc, #324]	; (8009f58 <UART_SetConfig+0x344>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d130      	bne.n	8009e78 <UART_SetConfig+0x264>
 8009e16:	4b4e      	ldr	r3, [pc, #312]	; (8009f50 <UART_SetConfig+0x33c>)
 8009e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e1a:	f003 0307 	and.w	r3, r3, #7
 8009e1e:	2b05      	cmp	r3, #5
 8009e20:	d826      	bhi.n	8009e70 <UART_SetConfig+0x25c>
 8009e22:	a201      	add	r2, pc, #4	; (adr r2, 8009e28 <UART_SetConfig+0x214>)
 8009e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e28:	08009e41 	.word	0x08009e41
 8009e2c:	08009e49 	.word	0x08009e49
 8009e30:	08009e51 	.word	0x08009e51
 8009e34:	08009e59 	.word	0x08009e59
 8009e38:	08009e61 	.word	0x08009e61
 8009e3c:	08009e69 	.word	0x08009e69
 8009e40:	2300      	movs	r3, #0
 8009e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e46:	e2ba      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e48:	2304      	movs	r3, #4
 8009e4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e4e:	e2b6      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e50:	2308      	movs	r3, #8
 8009e52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e56:	e2b2      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e58:	2310      	movs	r3, #16
 8009e5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e5e:	e2ae      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e60:	2320      	movs	r3, #32
 8009e62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e66:	e2aa      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e68:	2340      	movs	r3, #64	; 0x40
 8009e6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e6e:	e2a6      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e70:	2380      	movs	r3, #128	; 0x80
 8009e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e76:	e2a2      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a37      	ldr	r2, [pc, #220]	; (8009f5c <UART_SetConfig+0x348>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d130      	bne.n	8009ee4 <UART_SetConfig+0x2d0>
 8009e82:	4b33      	ldr	r3, [pc, #204]	; (8009f50 <UART_SetConfig+0x33c>)
 8009e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e86:	f003 0307 	and.w	r3, r3, #7
 8009e8a:	2b05      	cmp	r3, #5
 8009e8c:	d826      	bhi.n	8009edc <UART_SetConfig+0x2c8>
 8009e8e:	a201      	add	r2, pc, #4	; (adr r2, 8009e94 <UART_SetConfig+0x280>)
 8009e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e94:	08009ead 	.word	0x08009ead
 8009e98:	08009eb5 	.word	0x08009eb5
 8009e9c:	08009ebd 	.word	0x08009ebd
 8009ea0:	08009ec5 	.word	0x08009ec5
 8009ea4:	08009ecd 	.word	0x08009ecd
 8009ea8:	08009ed5 	.word	0x08009ed5
 8009eac:	2300      	movs	r3, #0
 8009eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eb2:	e284      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009eb4:	2304      	movs	r3, #4
 8009eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eba:	e280      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ebc:	2308      	movs	r3, #8
 8009ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ec2:	e27c      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ec4:	2310      	movs	r3, #16
 8009ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eca:	e278      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ecc:	2320      	movs	r3, #32
 8009ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ed2:	e274      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ed4:	2340      	movs	r3, #64	; 0x40
 8009ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eda:	e270      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009edc:	2380      	movs	r3, #128	; 0x80
 8009ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ee2:	e26c      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a1d      	ldr	r2, [pc, #116]	; (8009f60 <UART_SetConfig+0x34c>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d142      	bne.n	8009f74 <UART_SetConfig+0x360>
 8009eee:	4b18      	ldr	r3, [pc, #96]	; (8009f50 <UART_SetConfig+0x33c>)
 8009ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ef2:	f003 0307 	and.w	r3, r3, #7
 8009ef6:	2b05      	cmp	r3, #5
 8009ef8:	d838      	bhi.n	8009f6c <UART_SetConfig+0x358>
 8009efa:	a201      	add	r2, pc, #4	; (adr r2, 8009f00 <UART_SetConfig+0x2ec>)
 8009efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f00:	08009f19 	.word	0x08009f19
 8009f04:	08009f21 	.word	0x08009f21
 8009f08:	08009f29 	.word	0x08009f29
 8009f0c:	08009f31 	.word	0x08009f31
 8009f10:	08009f39 	.word	0x08009f39
 8009f14:	08009f65 	.word	0x08009f65
 8009f18:	2300      	movs	r3, #0
 8009f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f1e:	e24e      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f20:	2304      	movs	r3, #4
 8009f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f26:	e24a      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f28:	2308      	movs	r3, #8
 8009f2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f2e:	e246      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f30:	2310      	movs	r3, #16
 8009f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f36:	e242      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f38:	2320      	movs	r3, #32
 8009f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f3e:	e23e      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f40:	cfff69f3 	.word	0xcfff69f3
 8009f44:	58000c00 	.word	0x58000c00
 8009f48:	11fff4ff 	.word	0x11fff4ff
 8009f4c:	40011000 	.word	0x40011000
 8009f50:	58024400 	.word	0x58024400
 8009f54:	40004400 	.word	0x40004400
 8009f58:	40004800 	.word	0x40004800
 8009f5c:	40004c00 	.word	0x40004c00
 8009f60:	40005000 	.word	0x40005000
 8009f64:	2340      	movs	r3, #64	; 0x40
 8009f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f6a:	e228      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f6c:	2380      	movs	r3, #128	; 0x80
 8009f6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f72:	e224      	b.n	800a3be <UART_SetConfig+0x7aa>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4ab1      	ldr	r2, [pc, #708]	; (800a240 <UART_SetConfig+0x62c>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d176      	bne.n	800a06c <UART_SetConfig+0x458>
 8009f7e:	4bb1      	ldr	r3, [pc, #708]	; (800a244 <UART_SetConfig+0x630>)
 8009f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f86:	2b28      	cmp	r3, #40	; 0x28
 8009f88:	d86c      	bhi.n	800a064 <UART_SetConfig+0x450>
 8009f8a:	a201      	add	r2, pc, #4	; (adr r2, 8009f90 <UART_SetConfig+0x37c>)
 8009f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f90:	0800a035 	.word	0x0800a035
 8009f94:	0800a065 	.word	0x0800a065
 8009f98:	0800a065 	.word	0x0800a065
 8009f9c:	0800a065 	.word	0x0800a065
 8009fa0:	0800a065 	.word	0x0800a065
 8009fa4:	0800a065 	.word	0x0800a065
 8009fa8:	0800a065 	.word	0x0800a065
 8009fac:	0800a065 	.word	0x0800a065
 8009fb0:	0800a03d 	.word	0x0800a03d
 8009fb4:	0800a065 	.word	0x0800a065
 8009fb8:	0800a065 	.word	0x0800a065
 8009fbc:	0800a065 	.word	0x0800a065
 8009fc0:	0800a065 	.word	0x0800a065
 8009fc4:	0800a065 	.word	0x0800a065
 8009fc8:	0800a065 	.word	0x0800a065
 8009fcc:	0800a065 	.word	0x0800a065
 8009fd0:	0800a045 	.word	0x0800a045
 8009fd4:	0800a065 	.word	0x0800a065
 8009fd8:	0800a065 	.word	0x0800a065
 8009fdc:	0800a065 	.word	0x0800a065
 8009fe0:	0800a065 	.word	0x0800a065
 8009fe4:	0800a065 	.word	0x0800a065
 8009fe8:	0800a065 	.word	0x0800a065
 8009fec:	0800a065 	.word	0x0800a065
 8009ff0:	0800a04d 	.word	0x0800a04d
 8009ff4:	0800a065 	.word	0x0800a065
 8009ff8:	0800a065 	.word	0x0800a065
 8009ffc:	0800a065 	.word	0x0800a065
 800a000:	0800a065 	.word	0x0800a065
 800a004:	0800a065 	.word	0x0800a065
 800a008:	0800a065 	.word	0x0800a065
 800a00c:	0800a065 	.word	0x0800a065
 800a010:	0800a055 	.word	0x0800a055
 800a014:	0800a065 	.word	0x0800a065
 800a018:	0800a065 	.word	0x0800a065
 800a01c:	0800a065 	.word	0x0800a065
 800a020:	0800a065 	.word	0x0800a065
 800a024:	0800a065 	.word	0x0800a065
 800a028:	0800a065 	.word	0x0800a065
 800a02c:	0800a065 	.word	0x0800a065
 800a030:	0800a05d 	.word	0x0800a05d
 800a034:	2301      	movs	r3, #1
 800a036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a03a:	e1c0      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a03c:	2304      	movs	r3, #4
 800a03e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a042:	e1bc      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a044:	2308      	movs	r3, #8
 800a046:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a04a:	e1b8      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a04c:	2310      	movs	r3, #16
 800a04e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a052:	e1b4      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a054:	2320      	movs	r3, #32
 800a056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a05a:	e1b0      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a05c:	2340      	movs	r3, #64	; 0x40
 800a05e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a062:	e1ac      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a064:	2380      	movs	r3, #128	; 0x80
 800a066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a06a:	e1a8      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a75      	ldr	r2, [pc, #468]	; (800a248 <UART_SetConfig+0x634>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d130      	bne.n	800a0d8 <UART_SetConfig+0x4c4>
 800a076:	4b73      	ldr	r3, [pc, #460]	; (800a244 <UART_SetConfig+0x630>)
 800a078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a07a:	f003 0307 	and.w	r3, r3, #7
 800a07e:	2b05      	cmp	r3, #5
 800a080:	d826      	bhi.n	800a0d0 <UART_SetConfig+0x4bc>
 800a082:	a201      	add	r2, pc, #4	; (adr r2, 800a088 <UART_SetConfig+0x474>)
 800a084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a088:	0800a0a1 	.word	0x0800a0a1
 800a08c:	0800a0a9 	.word	0x0800a0a9
 800a090:	0800a0b1 	.word	0x0800a0b1
 800a094:	0800a0b9 	.word	0x0800a0b9
 800a098:	0800a0c1 	.word	0x0800a0c1
 800a09c:	0800a0c9 	.word	0x0800a0c9
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0a6:	e18a      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0a8:	2304      	movs	r3, #4
 800a0aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0ae:	e186      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0b0:	2308      	movs	r3, #8
 800a0b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0b6:	e182      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0b8:	2310      	movs	r3, #16
 800a0ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0be:	e17e      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0c0:	2320      	movs	r3, #32
 800a0c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0c6:	e17a      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0c8:	2340      	movs	r3, #64	; 0x40
 800a0ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0ce:	e176      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0d0:	2380      	movs	r3, #128	; 0x80
 800a0d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0d6:	e172      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a5b      	ldr	r2, [pc, #364]	; (800a24c <UART_SetConfig+0x638>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d130      	bne.n	800a144 <UART_SetConfig+0x530>
 800a0e2:	4b58      	ldr	r3, [pc, #352]	; (800a244 <UART_SetConfig+0x630>)
 800a0e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0e6:	f003 0307 	and.w	r3, r3, #7
 800a0ea:	2b05      	cmp	r3, #5
 800a0ec:	d826      	bhi.n	800a13c <UART_SetConfig+0x528>
 800a0ee:	a201      	add	r2, pc, #4	; (adr r2, 800a0f4 <UART_SetConfig+0x4e0>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a10d 	.word	0x0800a10d
 800a0f8:	0800a115 	.word	0x0800a115
 800a0fc:	0800a11d 	.word	0x0800a11d
 800a100:	0800a125 	.word	0x0800a125
 800a104:	0800a12d 	.word	0x0800a12d
 800a108:	0800a135 	.word	0x0800a135
 800a10c:	2300      	movs	r3, #0
 800a10e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a112:	e154      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a114:	2304      	movs	r3, #4
 800a116:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a11a:	e150      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a11c:	2308      	movs	r3, #8
 800a11e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a122:	e14c      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a124:	2310      	movs	r3, #16
 800a126:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a12a:	e148      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a12c:	2320      	movs	r3, #32
 800a12e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a132:	e144      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a134:	2340      	movs	r3, #64	; 0x40
 800a136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a13a:	e140      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a13c:	2380      	movs	r3, #128	; 0x80
 800a13e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a142:	e13c      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a41      	ldr	r2, [pc, #260]	; (800a250 <UART_SetConfig+0x63c>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	f040 8082 	bne.w	800a254 <UART_SetConfig+0x640>
 800a150:	4b3c      	ldr	r3, [pc, #240]	; (800a244 <UART_SetConfig+0x630>)
 800a152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a154:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a158:	2b28      	cmp	r3, #40	; 0x28
 800a15a:	d86d      	bhi.n	800a238 <UART_SetConfig+0x624>
 800a15c:	a201      	add	r2, pc, #4	; (adr r2, 800a164 <UART_SetConfig+0x550>)
 800a15e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a162:	bf00      	nop
 800a164:	0800a209 	.word	0x0800a209
 800a168:	0800a239 	.word	0x0800a239
 800a16c:	0800a239 	.word	0x0800a239
 800a170:	0800a239 	.word	0x0800a239
 800a174:	0800a239 	.word	0x0800a239
 800a178:	0800a239 	.word	0x0800a239
 800a17c:	0800a239 	.word	0x0800a239
 800a180:	0800a239 	.word	0x0800a239
 800a184:	0800a211 	.word	0x0800a211
 800a188:	0800a239 	.word	0x0800a239
 800a18c:	0800a239 	.word	0x0800a239
 800a190:	0800a239 	.word	0x0800a239
 800a194:	0800a239 	.word	0x0800a239
 800a198:	0800a239 	.word	0x0800a239
 800a19c:	0800a239 	.word	0x0800a239
 800a1a0:	0800a239 	.word	0x0800a239
 800a1a4:	0800a219 	.word	0x0800a219
 800a1a8:	0800a239 	.word	0x0800a239
 800a1ac:	0800a239 	.word	0x0800a239
 800a1b0:	0800a239 	.word	0x0800a239
 800a1b4:	0800a239 	.word	0x0800a239
 800a1b8:	0800a239 	.word	0x0800a239
 800a1bc:	0800a239 	.word	0x0800a239
 800a1c0:	0800a239 	.word	0x0800a239
 800a1c4:	0800a221 	.word	0x0800a221
 800a1c8:	0800a239 	.word	0x0800a239
 800a1cc:	0800a239 	.word	0x0800a239
 800a1d0:	0800a239 	.word	0x0800a239
 800a1d4:	0800a239 	.word	0x0800a239
 800a1d8:	0800a239 	.word	0x0800a239
 800a1dc:	0800a239 	.word	0x0800a239
 800a1e0:	0800a239 	.word	0x0800a239
 800a1e4:	0800a229 	.word	0x0800a229
 800a1e8:	0800a239 	.word	0x0800a239
 800a1ec:	0800a239 	.word	0x0800a239
 800a1f0:	0800a239 	.word	0x0800a239
 800a1f4:	0800a239 	.word	0x0800a239
 800a1f8:	0800a239 	.word	0x0800a239
 800a1fc:	0800a239 	.word	0x0800a239
 800a200:	0800a239 	.word	0x0800a239
 800a204:	0800a231 	.word	0x0800a231
 800a208:	2301      	movs	r3, #1
 800a20a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a20e:	e0d6      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a210:	2304      	movs	r3, #4
 800a212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a216:	e0d2      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a218:	2308      	movs	r3, #8
 800a21a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a21e:	e0ce      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a220:	2310      	movs	r3, #16
 800a222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a226:	e0ca      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a228:	2320      	movs	r3, #32
 800a22a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a22e:	e0c6      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a230:	2340      	movs	r3, #64	; 0x40
 800a232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a236:	e0c2      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a238:	2380      	movs	r3, #128	; 0x80
 800a23a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a23e:	e0be      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a240:	40011400 	.word	0x40011400
 800a244:	58024400 	.word	0x58024400
 800a248:	40007800 	.word	0x40007800
 800a24c:	40007c00 	.word	0x40007c00
 800a250:	40011800 	.word	0x40011800
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4aad      	ldr	r2, [pc, #692]	; (800a510 <UART_SetConfig+0x8fc>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d176      	bne.n	800a34c <UART_SetConfig+0x738>
 800a25e:	4bad      	ldr	r3, [pc, #692]	; (800a514 <UART_SetConfig+0x900>)
 800a260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a262:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a266:	2b28      	cmp	r3, #40	; 0x28
 800a268:	d86c      	bhi.n	800a344 <UART_SetConfig+0x730>
 800a26a:	a201      	add	r2, pc, #4	; (adr r2, 800a270 <UART_SetConfig+0x65c>)
 800a26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a270:	0800a315 	.word	0x0800a315
 800a274:	0800a345 	.word	0x0800a345
 800a278:	0800a345 	.word	0x0800a345
 800a27c:	0800a345 	.word	0x0800a345
 800a280:	0800a345 	.word	0x0800a345
 800a284:	0800a345 	.word	0x0800a345
 800a288:	0800a345 	.word	0x0800a345
 800a28c:	0800a345 	.word	0x0800a345
 800a290:	0800a31d 	.word	0x0800a31d
 800a294:	0800a345 	.word	0x0800a345
 800a298:	0800a345 	.word	0x0800a345
 800a29c:	0800a345 	.word	0x0800a345
 800a2a0:	0800a345 	.word	0x0800a345
 800a2a4:	0800a345 	.word	0x0800a345
 800a2a8:	0800a345 	.word	0x0800a345
 800a2ac:	0800a345 	.word	0x0800a345
 800a2b0:	0800a325 	.word	0x0800a325
 800a2b4:	0800a345 	.word	0x0800a345
 800a2b8:	0800a345 	.word	0x0800a345
 800a2bc:	0800a345 	.word	0x0800a345
 800a2c0:	0800a345 	.word	0x0800a345
 800a2c4:	0800a345 	.word	0x0800a345
 800a2c8:	0800a345 	.word	0x0800a345
 800a2cc:	0800a345 	.word	0x0800a345
 800a2d0:	0800a32d 	.word	0x0800a32d
 800a2d4:	0800a345 	.word	0x0800a345
 800a2d8:	0800a345 	.word	0x0800a345
 800a2dc:	0800a345 	.word	0x0800a345
 800a2e0:	0800a345 	.word	0x0800a345
 800a2e4:	0800a345 	.word	0x0800a345
 800a2e8:	0800a345 	.word	0x0800a345
 800a2ec:	0800a345 	.word	0x0800a345
 800a2f0:	0800a335 	.word	0x0800a335
 800a2f4:	0800a345 	.word	0x0800a345
 800a2f8:	0800a345 	.word	0x0800a345
 800a2fc:	0800a345 	.word	0x0800a345
 800a300:	0800a345 	.word	0x0800a345
 800a304:	0800a345 	.word	0x0800a345
 800a308:	0800a345 	.word	0x0800a345
 800a30c:	0800a345 	.word	0x0800a345
 800a310:	0800a33d 	.word	0x0800a33d
 800a314:	2301      	movs	r3, #1
 800a316:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a31a:	e050      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a31c:	2304      	movs	r3, #4
 800a31e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a322:	e04c      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a324:	2308      	movs	r3, #8
 800a326:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a32a:	e048      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a32c:	2310      	movs	r3, #16
 800a32e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a332:	e044      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a334:	2320      	movs	r3, #32
 800a336:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a33a:	e040      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a33c:	2340      	movs	r3, #64	; 0x40
 800a33e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a342:	e03c      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a344:	2380      	movs	r3, #128	; 0x80
 800a346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a34a:	e038      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a71      	ldr	r2, [pc, #452]	; (800a518 <UART_SetConfig+0x904>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d130      	bne.n	800a3b8 <UART_SetConfig+0x7a4>
 800a356:	4b6f      	ldr	r3, [pc, #444]	; (800a514 <UART_SetConfig+0x900>)
 800a358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a35a:	f003 0307 	and.w	r3, r3, #7
 800a35e:	2b05      	cmp	r3, #5
 800a360:	d826      	bhi.n	800a3b0 <UART_SetConfig+0x79c>
 800a362:	a201      	add	r2, pc, #4	; (adr r2, 800a368 <UART_SetConfig+0x754>)
 800a364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a368:	0800a381 	.word	0x0800a381
 800a36c:	0800a389 	.word	0x0800a389
 800a370:	0800a391 	.word	0x0800a391
 800a374:	0800a399 	.word	0x0800a399
 800a378:	0800a3a1 	.word	0x0800a3a1
 800a37c:	0800a3a9 	.word	0x0800a3a9
 800a380:	2302      	movs	r3, #2
 800a382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a386:	e01a      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a388:	2304      	movs	r3, #4
 800a38a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a38e:	e016      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a390:	2308      	movs	r3, #8
 800a392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a396:	e012      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a398:	2310      	movs	r3, #16
 800a39a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a39e:	e00e      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a3a0:	2320      	movs	r3, #32
 800a3a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3a6:	e00a      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a3a8:	2340      	movs	r3, #64	; 0x40
 800a3aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ae:	e006      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a3b0:	2380      	movs	r3, #128	; 0x80
 800a3b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3b6:	e002      	b.n	800a3be <UART_SetConfig+0x7aa>
 800a3b8:	2380      	movs	r3, #128	; 0x80
 800a3ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a55      	ldr	r2, [pc, #340]	; (800a518 <UART_SetConfig+0x904>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	f040 80f0 	bne.w	800a5aa <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a3ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a3ce:	2b20      	cmp	r3, #32
 800a3d0:	dc46      	bgt.n	800a460 <UART_SetConfig+0x84c>
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	db75      	blt.n	800a4c2 <UART_SetConfig+0x8ae>
 800a3d6:	3b02      	subs	r3, #2
 800a3d8:	2b1e      	cmp	r3, #30
 800a3da:	d872      	bhi.n	800a4c2 <UART_SetConfig+0x8ae>
 800a3dc:	a201      	add	r2, pc, #4	; (adr r2, 800a3e4 <UART_SetConfig+0x7d0>)
 800a3de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3e2:	bf00      	nop
 800a3e4:	0800a467 	.word	0x0800a467
 800a3e8:	0800a4c3 	.word	0x0800a4c3
 800a3ec:	0800a46f 	.word	0x0800a46f
 800a3f0:	0800a4c3 	.word	0x0800a4c3
 800a3f4:	0800a4c3 	.word	0x0800a4c3
 800a3f8:	0800a4c3 	.word	0x0800a4c3
 800a3fc:	0800a47f 	.word	0x0800a47f
 800a400:	0800a4c3 	.word	0x0800a4c3
 800a404:	0800a4c3 	.word	0x0800a4c3
 800a408:	0800a4c3 	.word	0x0800a4c3
 800a40c:	0800a4c3 	.word	0x0800a4c3
 800a410:	0800a4c3 	.word	0x0800a4c3
 800a414:	0800a4c3 	.word	0x0800a4c3
 800a418:	0800a4c3 	.word	0x0800a4c3
 800a41c:	0800a48f 	.word	0x0800a48f
 800a420:	0800a4c3 	.word	0x0800a4c3
 800a424:	0800a4c3 	.word	0x0800a4c3
 800a428:	0800a4c3 	.word	0x0800a4c3
 800a42c:	0800a4c3 	.word	0x0800a4c3
 800a430:	0800a4c3 	.word	0x0800a4c3
 800a434:	0800a4c3 	.word	0x0800a4c3
 800a438:	0800a4c3 	.word	0x0800a4c3
 800a43c:	0800a4c3 	.word	0x0800a4c3
 800a440:	0800a4c3 	.word	0x0800a4c3
 800a444:	0800a4c3 	.word	0x0800a4c3
 800a448:	0800a4c3 	.word	0x0800a4c3
 800a44c:	0800a4c3 	.word	0x0800a4c3
 800a450:	0800a4c3 	.word	0x0800a4c3
 800a454:	0800a4c3 	.word	0x0800a4c3
 800a458:	0800a4c3 	.word	0x0800a4c3
 800a45c:	0800a4b5 	.word	0x0800a4b5
 800a460:	2b40      	cmp	r3, #64	; 0x40
 800a462:	d02a      	beq.n	800a4ba <UART_SetConfig+0x8a6>
 800a464:	e02d      	b.n	800a4c2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a466:	f7fd fa5d 	bl	8007924 <HAL_RCCEx_GetD3PCLK1Freq>
 800a46a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a46c:	e02f      	b.n	800a4ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a46e:	f107 0314 	add.w	r3, r7, #20
 800a472:	4618      	mov	r0, r3
 800a474:	f7fd fa6c 	bl	8007950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a47c:	e027      	b.n	800a4ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a47e:	f107 0308 	add.w	r3, r7, #8
 800a482:	4618      	mov	r0, r3
 800a484:	f7fd fbb8 	bl	8007bf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a48c:	e01f      	b.n	800a4ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a48e:	4b21      	ldr	r3, [pc, #132]	; (800a514 <UART_SetConfig+0x900>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f003 0320 	and.w	r3, r3, #32
 800a496:	2b00      	cmp	r3, #0
 800a498:	d009      	beq.n	800a4ae <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a49a:	4b1e      	ldr	r3, [pc, #120]	; (800a514 <UART_SetConfig+0x900>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	08db      	lsrs	r3, r3, #3
 800a4a0:	f003 0303 	and.w	r3, r3, #3
 800a4a4:	4a1d      	ldr	r2, [pc, #116]	; (800a51c <UART_SetConfig+0x908>)
 800a4a6:	fa22 f303 	lsr.w	r3, r2, r3
 800a4aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a4ac:	e00f      	b.n	800a4ce <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 800a4ae:	4b1b      	ldr	r3, [pc, #108]	; (800a51c <UART_SetConfig+0x908>)
 800a4b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4b2:	e00c      	b.n	800a4ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a4b4:	4b1a      	ldr	r3, [pc, #104]	; (800a520 <UART_SetConfig+0x90c>)
 800a4b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4b8:	e009      	b.n	800a4ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a4c0:	e005      	b.n	800a4ce <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a4cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	f000 81e6 	beq.w	800a8a2 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4da:	4a12      	ldr	r2, [pc, #72]	; (800a524 <UART_SetConfig+0x910>)
 800a4dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4e8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	005b      	lsls	r3, r3, #1
 800a4f2:	4413      	add	r3, r2
 800a4f4:	6a3a      	ldr	r2, [r7, #32]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d305      	bcc.n	800a506 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a500:	6a3a      	ldr	r2, [r7, #32]
 800a502:	429a      	cmp	r2, r3
 800a504:	d910      	bls.n	800a528 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a50c:	e1c9      	b.n	800a8a2 <UART_SetConfig+0xc8e>
 800a50e:	bf00      	nop
 800a510:	40011c00 	.word	0x40011c00
 800a514:	58024400 	.word	0x58024400
 800a518:	58000c00 	.word	0x58000c00
 800a51c:	03d09000 	.word	0x03d09000
 800a520:	003d0900 	.word	0x003d0900
 800a524:	0800e488 	.word	0x0800e488
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a52a:	4618      	mov	r0, r3
 800a52c:	f04f 0100 	mov.w	r1, #0
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a534:	4ac1      	ldr	r2, [pc, #772]	; (800a83c <UART_SetConfig+0xc28>)
 800a536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a53a:	b29a      	uxth	r2, r3
 800a53c:	f04f 0300 	mov.w	r3, #0
 800a540:	f7f5 fee6 	bl	8000310 <__aeabi_uldivmod>
 800a544:	4602      	mov	r2, r0
 800a546:	460b      	mov	r3, r1
 800a548:	4610      	mov	r0, r2
 800a54a:	4619      	mov	r1, r3
 800a54c:	f04f 0200 	mov.w	r2, #0
 800a550:	f04f 0300 	mov.w	r3, #0
 800a554:	020b      	lsls	r3, r1, #8
 800a556:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a55a:	0202      	lsls	r2, r0, #8
 800a55c:	6879      	ldr	r1, [r7, #4]
 800a55e:	6849      	ldr	r1, [r1, #4]
 800a560:	0849      	lsrs	r1, r1, #1
 800a562:	4608      	mov	r0, r1
 800a564:	f04f 0100 	mov.w	r1, #0
 800a568:	1814      	adds	r4, r2, r0
 800a56a:	eb43 0501 	adc.w	r5, r3, r1
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	461a      	mov	r2, r3
 800a574:	f04f 0300 	mov.w	r3, #0
 800a578:	4620      	mov	r0, r4
 800a57a:	4629      	mov	r1, r5
 800a57c:	f7f5 fec8 	bl	8000310 <__aeabi_uldivmod>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	4613      	mov	r3, r2
 800a586:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a58e:	d308      	bcc.n	800a5a2 <UART_SetConfig+0x98e>
 800a590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a592:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a596:	d204      	bcs.n	800a5a2 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a59e:	60da      	str	r2, [r3, #12]
 800a5a0:	e17f      	b.n	800a8a2 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a5a8:	e17b      	b.n	800a8a2 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	69db      	ldr	r3, [r3, #28]
 800a5ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5b2:	f040 80be 	bne.w	800a732 <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 800a5b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a5ba:	2b20      	cmp	r3, #32
 800a5bc:	dc48      	bgt.n	800a650 <UART_SetConfig+0xa3c>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	db7b      	blt.n	800a6ba <UART_SetConfig+0xaa6>
 800a5c2:	2b20      	cmp	r3, #32
 800a5c4:	d879      	bhi.n	800a6ba <UART_SetConfig+0xaa6>
 800a5c6:	a201      	add	r2, pc, #4	; (adr r2, 800a5cc <UART_SetConfig+0x9b8>)
 800a5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5cc:	0800a657 	.word	0x0800a657
 800a5d0:	0800a65f 	.word	0x0800a65f
 800a5d4:	0800a6bb 	.word	0x0800a6bb
 800a5d8:	0800a6bb 	.word	0x0800a6bb
 800a5dc:	0800a667 	.word	0x0800a667
 800a5e0:	0800a6bb 	.word	0x0800a6bb
 800a5e4:	0800a6bb 	.word	0x0800a6bb
 800a5e8:	0800a6bb 	.word	0x0800a6bb
 800a5ec:	0800a677 	.word	0x0800a677
 800a5f0:	0800a6bb 	.word	0x0800a6bb
 800a5f4:	0800a6bb 	.word	0x0800a6bb
 800a5f8:	0800a6bb 	.word	0x0800a6bb
 800a5fc:	0800a6bb 	.word	0x0800a6bb
 800a600:	0800a6bb 	.word	0x0800a6bb
 800a604:	0800a6bb 	.word	0x0800a6bb
 800a608:	0800a6bb 	.word	0x0800a6bb
 800a60c:	0800a687 	.word	0x0800a687
 800a610:	0800a6bb 	.word	0x0800a6bb
 800a614:	0800a6bb 	.word	0x0800a6bb
 800a618:	0800a6bb 	.word	0x0800a6bb
 800a61c:	0800a6bb 	.word	0x0800a6bb
 800a620:	0800a6bb 	.word	0x0800a6bb
 800a624:	0800a6bb 	.word	0x0800a6bb
 800a628:	0800a6bb 	.word	0x0800a6bb
 800a62c:	0800a6bb 	.word	0x0800a6bb
 800a630:	0800a6bb 	.word	0x0800a6bb
 800a634:	0800a6bb 	.word	0x0800a6bb
 800a638:	0800a6bb 	.word	0x0800a6bb
 800a63c:	0800a6bb 	.word	0x0800a6bb
 800a640:	0800a6bb 	.word	0x0800a6bb
 800a644:	0800a6bb 	.word	0x0800a6bb
 800a648:	0800a6bb 	.word	0x0800a6bb
 800a64c:	0800a6ad 	.word	0x0800a6ad
 800a650:	2b40      	cmp	r3, #64	; 0x40
 800a652:	d02e      	beq.n	800a6b2 <UART_SetConfig+0xa9e>
 800a654:	e031      	b.n	800a6ba <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a656:	f7fc f9fd 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 800a65a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a65c:	e033      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a65e:	f7fc fa0f 	bl	8006a80 <HAL_RCC_GetPCLK2Freq>
 800a662:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a664:	e02f      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a666:	f107 0314 	add.w	r3, r7, #20
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7fd f970 	bl	8007950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a670:	69bb      	ldr	r3, [r7, #24]
 800a672:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a674:	e027      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a676:	f107 0308 	add.w	r3, r7, #8
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fd fabc 	bl	8007bf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a684:	e01f      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a686:	4b6e      	ldr	r3, [pc, #440]	; (800a840 <UART_SetConfig+0xc2c>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 0320 	and.w	r3, r3, #32
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d009      	beq.n	800a6a6 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a692:	4b6b      	ldr	r3, [pc, #428]	; (800a840 <UART_SetConfig+0xc2c>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	08db      	lsrs	r3, r3, #3
 800a698:	f003 0303 	and.w	r3, r3, #3
 800a69c:	4a69      	ldr	r2, [pc, #420]	; (800a844 <UART_SetConfig+0xc30>)
 800a69e:	fa22 f303 	lsr.w	r3, r2, r3
 800a6a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a6a4:	e00f      	b.n	800a6c6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 800a6a6:	4b67      	ldr	r3, [pc, #412]	; (800a844 <UART_SetConfig+0xc30>)
 800a6a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a6aa:	e00c      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a6ac:	4b66      	ldr	r3, [pc, #408]	; (800a848 <UART_SetConfig+0xc34>)
 800a6ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a6b0:	e009      	b.n	800a6c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a6b8:	e005      	b.n	800a6c6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a6c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f000 80ea 	beq.w	800a8a2 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d2:	4a5a      	ldr	r2, [pc, #360]	; (800a83c <UART_SetConfig+0xc28>)
 800a6d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6d8:	461a      	mov	r2, r3
 800a6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6e0:	005a      	lsls	r2, r3, #1
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	085b      	lsrs	r3, r3, #1
 800a6e8:	441a      	add	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6f8:	2b0f      	cmp	r3, #15
 800a6fa:	d916      	bls.n	800a72a <UART_SetConfig+0xb16>
 800a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a702:	d212      	bcs.n	800a72a <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a706:	b29b      	uxth	r3, r3
 800a708:	f023 030f 	bic.w	r3, r3, #15
 800a70c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a710:	085b      	lsrs	r3, r3, #1
 800a712:	b29b      	uxth	r3, r3
 800a714:	f003 0307 	and.w	r3, r3, #7
 800a718:	b29a      	uxth	r2, r3
 800a71a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a71c:	4313      	orrs	r3, r2
 800a71e:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a726:	60da      	str	r2, [r3, #12]
 800a728:	e0bb      	b.n	800a8a2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800a72a:	2301      	movs	r3, #1
 800a72c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a730:	e0b7      	b.n	800a8a2 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a732:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a736:	2b20      	cmp	r3, #32
 800a738:	dc4a      	bgt.n	800a7d0 <UART_SetConfig+0xbbc>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	f2c0 8086 	blt.w	800a84c <UART_SetConfig+0xc38>
 800a740:	2b20      	cmp	r3, #32
 800a742:	f200 8083 	bhi.w	800a84c <UART_SetConfig+0xc38>
 800a746:	a201      	add	r2, pc, #4	; (adr r2, 800a74c <UART_SetConfig+0xb38>)
 800a748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a74c:	0800a7d7 	.word	0x0800a7d7
 800a750:	0800a7df 	.word	0x0800a7df
 800a754:	0800a84d 	.word	0x0800a84d
 800a758:	0800a84d 	.word	0x0800a84d
 800a75c:	0800a7e7 	.word	0x0800a7e7
 800a760:	0800a84d 	.word	0x0800a84d
 800a764:	0800a84d 	.word	0x0800a84d
 800a768:	0800a84d 	.word	0x0800a84d
 800a76c:	0800a7f7 	.word	0x0800a7f7
 800a770:	0800a84d 	.word	0x0800a84d
 800a774:	0800a84d 	.word	0x0800a84d
 800a778:	0800a84d 	.word	0x0800a84d
 800a77c:	0800a84d 	.word	0x0800a84d
 800a780:	0800a84d 	.word	0x0800a84d
 800a784:	0800a84d 	.word	0x0800a84d
 800a788:	0800a84d 	.word	0x0800a84d
 800a78c:	0800a807 	.word	0x0800a807
 800a790:	0800a84d 	.word	0x0800a84d
 800a794:	0800a84d 	.word	0x0800a84d
 800a798:	0800a84d 	.word	0x0800a84d
 800a79c:	0800a84d 	.word	0x0800a84d
 800a7a0:	0800a84d 	.word	0x0800a84d
 800a7a4:	0800a84d 	.word	0x0800a84d
 800a7a8:	0800a84d 	.word	0x0800a84d
 800a7ac:	0800a84d 	.word	0x0800a84d
 800a7b0:	0800a84d 	.word	0x0800a84d
 800a7b4:	0800a84d 	.word	0x0800a84d
 800a7b8:	0800a84d 	.word	0x0800a84d
 800a7bc:	0800a84d 	.word	0x0800a84d
 800a7c0:	0800a84d 	.word	0x0800a84d
 800a7c4:	0800a84d 	.word	0x0800a84d
 800a7c8:	0800a84d 	.word	0x0800a84d
 800a7cc:	0800a82d 	.word	0x0800a82d
 800a7d0:	2b40      	cmp	r3, #64	; 0x40
 800a7d2:	d02e      	beq.n	800a832 <UART_SetConfig+0xc1e>
 800a7d4:	e03a      	b.n	800a84c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7d6:	f7fc f93d 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 800a7da:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a7dc:	e03c      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7de:	f7fc f94f 	bl	8006a80 <HAL_RCC_GetPCLK2Freq>
 800a7e2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a7e4:	e038      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7e6:	f107 0314 	add.w	r3, r7, #20
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7fd f8b0 	bl	8007950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7f0:	69bb      	ldr	r3, [r7, #24]
 800a7f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7f4:	e030      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7f6:	f107 0308 	add.w	r3, r7, #8
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f7fd f9fc 	bl	8007bf8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a804:	e028      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a806:	4b0e      	ldr	r3, [pc, #56]	; (800a840 <UART_SetConfig+0xc2c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 0320 	and.w	r3, r3, #32
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d009      	beq.n	800a826 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <UART_SetConfig+0xc2c>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	08db      	lsrs	r3, r3, #3
 800a818:	f003 0303 	and.w	r3, r3, #3
 800a81c:	4a09      	ldr	r2, [pc, #36]	; (800a844 <UART_SetConfig+0xc30>)
 800a81e:	fa22 f303 	lsr.w	r3, r2, r3
 800a822:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a824:	e018      	b.n	800a858 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 800a826:	4b07      	ldr	r3, [pc, #28]	; (800a844 <UART_SetConfig+0xc30>)
 800a828:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a82a:	e015      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a82c:	4b06      	ldr	r3, [pc, #24]	; (800a848 <UART_SetConfig+0xc34>)
 800a82e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a830:	e012      	b.n	800a858 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a836:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a838:	e00e      	b.n	800a858 <UART_SetConfig+0xc44>
 800a83a:	bf00      	nop
 800a83c:	0800e488 	.word	0x0800e488
 800a840:	58024400 	.word	0x58024400
 800a844:	03d09000 	.word	0x03d09000
 800a848:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800a84c:	2300      	movs	r3, #0
 800a84e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a850:	2301      	movs	r3, #1
 800a852:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a856:	bf00      	nop
    }

    if (pclk != 0U)
 800a858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d021      	beq.n	800a8a2 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a862:	4a1a      	ldr	r2, [pc, #104]	; (800a8cc <UART_SetConfig+0xcb8>)
 800a864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a868:	461a      	mov	r2, r3
 800a86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86c:	fbb3 f2f2 	udiv	r2, r3, r2
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	085b      	lsrs	r3, r3, #1
 800a876:	441a      	add	r2, r3
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a880:	b29b      	uxth	r3, r3
 800a882:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a886:	2b0f      	cmp	r3, #15
 800a888:	d908      	bls.n	800a89c <UART_SetConfig+0xc88>
 800a88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a88c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a890:	d204      	bcs.n	800a89c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a898:	60da      	str	r2, [r3, #12]
 800a89a:	e002      	b.n	800a8a2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a8be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3738      	adds	r7, #56	; 0x38
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bdb0      	pop	{r4, r5, r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	0800e488 	.word	0x0800e488

0800a8d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8dc:	f003 0301 	and.w	r3, r3, #1
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d00a      	beq.n	800a8fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	430a      	orrs	r2, r1
 800a8f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8fe:	f003 0302 	and.w	r3, r3, #2
 800a902:	2b00      	cmp	r3, #0
 800a904:	d00a      	beq.n	800a91c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	430a      	orrs	r2, r1
 800a91a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a920:	f003 0304 	and.w	r3, r3, #4
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00a      	beq.n	800a93e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	430a      	orrs	r2, r1
 800a93c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a942:	f003 0308 	and.w	r3, r3, #8
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00a      	beq.n	800a960 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	430a      	orrs	r2, r1
 800a95e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a964:	f003 0310 	and.w	r3, r3, #16
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00a      	beq.n	800a982 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	430a      	orrs	r2, r1
 800a980:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a986:	f003 0320 	and.w	r3, r3, #32
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d00a      	beq.n	800a9a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d01a      	beq.n	800a9e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	685b      	ldr	r3, [r3, #4]
 800a9b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	430a      	orrs	r2, r1
 800a9c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9ce:	d10a      	bne.n	800a9e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d00a      	beq.n	800aa08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	430a      	orrs	r2, r1
 800aa06:	605a      	str	r2, [r3, #4]
  }
}
 800aa08:	bf00      	nop
 800aa0a:	370c      	adds	r7, #12
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa12:	4770      	bx	lr

0800aa14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b086      	sub	sp, #24
 800aa18:	af02      	add	r7, sp, #8
 800aa1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa24:	f7f7 fecc 	bl	80027c0 <HAL_GetTick>
 800aa28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f003 0308 	and.w	r3, r3, #8
 800aa34:	2b08      	cmp	r3, #8
 800aa36:	d10e      	bne.n	800aa56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	2200      	movs	r2, #0
 800aa42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f82f 	bl	800aaaa <UART_WaitOnFlagUntilTimeout>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d001      	beq.n	800aa56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa52:	2303      	movs	r3, #3
 800aa54:	e025      	b.n	800aaa2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0304 	and.w	r3, r3, #4
 800aa60:	2b04      	cmp	r3, #4
 800aa62:	d10e      	bne.n	800aa82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aa68:	9300      	str	r3, [sp, #0]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 f819 	bl	800aaaa <UART_WaitOnFlagUntilTimeout>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa7e:	2303      	movs	r3, #3
 800aa80:	e00f      	b.n	800aaa2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2220      	movs	r2, #32
 800aa86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2220      	movs	r2, #32
 800aa8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2200      	movs	r2, #0
 800aa96:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aaa0:	2300      	movs	r3, #0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b084      	sub	sp, #16
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	60f8      	str	r0, [r7, #12]
 800aab2:	60b9      	str	r1, [r7, #8]
 800aab4:	603b      	str	r3, [r7, #0]
 800aab6:	4613      	mov	r3, r2
 800aab8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aaba:	e062      	b.n	800ab82 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aac2:	d05e      	beq.n	800ab82 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aac4:	f7f7 fe7c 	bl	80027c0 <HAL_GetTick>
 800aac8:	4602      	mov	r2, r0
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	1ad3      	subs	r3, r2, r3
 800aace:	69ba      	ldr	r2, [r7, #24]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d302      	bcc.n	800aada <UART_WaitOnFlagUntilTimeout+0x30>
 800aad4:	69bb      	ldr	r3, [r7, #24]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d11d      	bne.n	800ab16 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800aae8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	689a      	ldr	r2, [r3, #8]
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f022 0201 	bic.w	r2, r2, #1
 800aaf8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2220      	movs	r2, #32
 800aafe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2220      	movs	r2, #32
 800ab06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e045      	b.n	800aba2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 0304 	and.w	r3, r3, #4
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d02e      	beq.n	800ab82 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	69db      	ldr	r3, [r3, #28]
 800ab2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab32:	d126      	bne.n	800ab82 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab3c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ab4c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	689a      	ldr	r2, [r3, #8]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f022 0201 	bic.w	r2, r2, #1
 800ab5c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2220      	movs	r2, #32
 800ab62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2220      	movs	r2, #32
 800ab6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2220      	movs	r2, #32
 800ab72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	e00f      	b.n	800aba2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	69da      	ldr	r2, [r3, #28]
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	4013      	ands	r3, r2
 800ab8c:	68ba      	ldr	r2, [r7, #8]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	bf0c      	ite	eq
 800ab92:	2301      	moveq	r3, #1
 800ab94:	2300      	movne	r3, #0
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	461a      	mov	r2, r3
 800ab9a:	79fb      	ldrb	r3, [r7, #7]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d08d      	beq.n	800aabc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800abaa:	b480      	push	{r7}
 800abac:	b085      	sub	sp, #20
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d101      	bne.n	800abc0 <HAL_UARTEx_DisableFifoMode+0x16>
 800abbc:	2302      	movs	r3, #2
 800abbe:	e027      	b.n	800ac10 <HAL_UARTEx_DisableFifoMode+0x66>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2201      	movs	r2, #1
 800abc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2224      	movs	r2, #36	; 0x24
 800abcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f022 0201 	bic.w	r2, r2, #1
 800abe6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800abee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2220      	movs	r2, #32
 800ac02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3714      	adds	r7, #20
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d101      	bne.n	800ac34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ac30:	2302      	movs	r3, #2
 800ac32:	e02d      	b.n	800ac90 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2201      	movs	r2, #1
 800ac38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2224      	movs	r2, #36	; 0x24
 800ac40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f022 0201 	bic.w	r2, r2, #1
 800ac5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	683a      	ldr	r2, [r7, #0]
 800ac6c:	430a      	orrs	r2, r1
 800ac6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 f84f 	bl	800ad14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	68fa      	ldr	r2, [r7, #12]
 800ac7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2220      	movs	r2, #32
 800ac82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac8e:	2300      	movs	r3, #0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3710      	adds	r7, #16
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d101      	bne.n	800acb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800acac:	2302      	movs	r3, #2
 800acae:	e02d      	b.n	800ad0c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2224      	movs	r2, #36	; 0x24
 800acbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f022 0201 	bic.w	r2, r2, #1
 800acd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	689b      	ldr	r3, [r3, #8]
 800acde:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	430a      	orrs	r2, r1
 800acea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 f811 	bl	800ad14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2220      	movs	r2, #32
 800acfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3710      	adds	r7, #16
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b085      	sub	sp, #20
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d108      	bne.n	800ad36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2201      	movs	r2, #1
 800ad28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ad34:	e031      	b.n	800ad9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ad36:	2310      	movs	r3, #16
 800ad38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ad3a:	2310      	movs	r3, #16
 800ad3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	689b      	ldr	r3, [r3, #8]
 800ad44:	0e5b      	lsrs	r3, r3, #25
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	f003 0307 	and.w	r3, r3, #7
 800ad4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	689b      	ldr	r3, [r3, #8]
 800ad54:	0f5b      	lsrs	r3, r3, #29
 800ad56:	b2db      	uxtb	r3, r3
 800ad58:	f003 0307 	and.w	r3, r3, #7
 800ad5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad5e:	7bbb      	ldrb	r3, [r7, #14]
 800ad60:	7b3a      	ldrb	r2, [r7, #12]
 800ad62:	4911      	ldr	r1, [pc, #68]	; (800ada8 <UARTEx_SetNbDataToProcess+0x94>)
 800ad64:	5c8a      	ldrb	r2, [r1, r2]
 800ad66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad6a:	7b3a      	ldrb	r2, [r7, #12]
 800ad6c:	490f      	ldr	r1, [pc, #60]	; (800adac <UARTEx_SetNbDataToProcess+0x98>)
 800ad6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad70:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad74:	b29a      	uxth	r2, r3
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
 800ad7e:	7b7a      	ldrb	r2, [r7, #13]
 800ad80:	4909      	ldr	r1, [pc, #36]	; (800ada8 <UARTEx_SetNbDataToProcess+0x94>)
 800ad82:	5c8a      	ldrb	r2, [r1, r2]
 800ad84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad88:	7b7a      	ldrb	r2, [r7, #13]
 800ad8a:	4908      	ldr	r1, [pc, #32]	; (800adac <UARTEx_SetNbDataToProcess+0x98>)
 800ad8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad8e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ad9a:	bf00      	nop
 800ad9c:	3714      	adds	r7, #20
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr
 800ada6:	bf00      	nop
 800ada8:	0800e4a0 	.word	0x0800e4a0
 800adac:	0800e4a8 	.word	0x0800e4a8

0800adb0 <__NVIC_SetPriority>:
{
 800adb0:	b480      	push	{r7}
 800adb2:	b083      	sub	sp, #12
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	4603      	mov	r3, r0
 800adb8:	6039      	str	r1, [r7, #0]
 800adba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800adbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	db0a      	blt.n	800adda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	b2da      	uxtb	r2, r3
 800adc8:	490c      	ldr	r1, [pc, #48]	; (800adfc <__NVIC_SetPriority+0x4c>)
 800adca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800adce:	0112      	lsls	r2, r2, #4
 800add0:	b2d2      	uxtb	r2, r2
 800add2:	440b      	add	r3, r1
 800add4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800add8:	e00a      	b.n	800adf0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	b2da      	uxtb	r2, r3
 800adde:	4908      	ldr	r1, [pc, #32]	; (800ae00 <__NVIC_SetPriority+0x50>)
 800ade0:	88fb      	ldrh	r3, [r7, #6]
 800ade2:	f003 030f 	and.w	r3, r3, #15
 800ade6:	3b04      	subs	r3, #4
 800ade8:	0112      	lsls	r2, r2, #4
 800adea:	b2d2      	uxtb	r2, r2
 800adec:	440b      	add	r3, r1
 800adee:	761a      	strb	r2, [r3, #24]
}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr
 800adfc:	e000e100 	.word	0xe000e100
 800ae00:	e000ed00 	.word	0xe000ed00

0800ae04 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ae04:	b580      	push	{r7, lr}
 800ae06:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ae08:	4b05      	ldr	r3, [pc, #20]	; (800ae20 <SysTick_Handler+0x1c>)
 800ae0a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ae0c:	f002 f976 	bl	800d0fc <xTaskGetSchedulerState>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	d001      	beq.n	800ae1a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ae16:	f002 ff97 	bl	800dd48 <xPortSysTickHandler>
  }
}
 800ae1a:	bf00      	nop
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	e000e010 	.word	0xe000e010

0800ae24 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ae24:	b580      	push	{r7, lr}
 800ae26:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ae28:	2100      	movs	r1, #0
 800ae2a:	f06f 0004 	mvn.w	r0, #4
 800ae2e:	f7ff ffbf 	bl	800adb0 <__NVIC_SetPriority>
#endif
}
 800ae32:	bf00      	nop
 800ae34:	bd80      	pop	{r7, pc}
	...

0800ae38 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae3e:	f3ef 8305 	mrs	r3, IPSR
 800ae42:	603b      	str	r3, [r7, #0]
  return(result);
 800ae44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d003      	beq.n	800ae52 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ae4a:	f06f 0305 	mvn.w	r3, #5
 800ae4e:	607b      	str	r3, [r7, #4]
 800ae50:	e00f      	b.n	800ae72 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ae52:	4b0a      	ldr	r3, [pc, #40]	; (800ae7c <osKernelInitialize+0x44>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d108      	bne.n	800ae6c <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800ae5a:	4809      	ldr	r0, [pc, #36]	; (800ae80 <osKernelInitialize+0x48>)
 800ae5c:	f003 f968 	bl	800e130 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800ae60:	4b06      	ldr	r3, [pc, #24]	; (800ae7c <osKernelInitialize+0x44>)
 800ae62:	2201      	movs	r2, #1
 800ae64:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ae66:	2300      	movs	r3, #0
 800ae68:	607b      	str	r3, [r7, #4]
 800ae6a:	e002      	b.n	800ae72 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800ae6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae70:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae72:	687b      	ldr	r3, [r7, #4]
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3708      	adds	r7, #8
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}
 800ae7c:	20000130 	.word	0x20000130
 800ae80:	20000014 	.word	0x20000014

0800ae84 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae8a:	f3ef 8305 	mrs	r3, IPSR
 800ae8e:	603b      	str	r3, [r7, #0]
  return(result);
 800ae90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d003      	beq.n	800ae9e <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae96:	f06f 0305 	mvn.w	r3, #5
 800ae9a:	607b      	str	r3, [r7, #4]
 800ae9c:	e010      	b.n	800aec0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae9e:	4b0b      	ldr	r3, [pc, #44]	; (800aecc <osKernelStart+0x48>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d109      	bne.n	800aeba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aea6:	f7ff ffbd 	bl	800ae24 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aeaa:	4b08      	ldr	r3, [pc, #32]	; (800aecc <osKernelStart+0x48>)
 800aeac:	2202      	movs	r2, #2
 800aeae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aeb0:	f001 fc10 	bl	800c6d4 <vTaskStartScheduler>
      stat = osOK;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	607b      	str	r3, [r7, #4]
 800aeb8:	e002      	b.n	800aec0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aeba:	f04f 33ff 	mov.w	r3, #4294967295
 800aebe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aec0:	687b      	ldr	r3, [r7, #4]
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3708      	adds	r7, #8
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	20000130 	.word	0x20000130

0800aed0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b08e      	sub	sp, #56	; 0x38
 800aed4:	af04      	add	r7, sp, #16
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	60b9      	str	r1, [r7, #8]
 800aeda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aedc:	2300      	movs	r3, #0
 800aede:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aee0:	f3ef 8305 	mrs	r3, IPSR
 800aee4:	617b      	str	r3, [r7, #20]
  return(result);
 800aee6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d17f      	bne.n	800afec <osThreadNew+0x11c>
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d07c      	beq.n	800afec <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800aef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aef6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aef8:	2318      	movs	r3, #24
 800aefa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aefc:	2300      	movs	r3, #0
 800aefe:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800af00:	f04f 33ff 	mov.w	r3, #4294967295
 800af04:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d045      	beq.n	800af98 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d002      	beq.n	800af1a <osThreadNew+0x4a>
        name = attr->name;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	699b      	ldr	r3, [r3, #24]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d002      	beq.n	800af28 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	699b      	ldr	r3, [r3, #24]
 800af26:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af28:	69fb      	ldr	r3, [r7, #28]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d008      	beq.n	800af40 <osThreadNew+0x70>
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	2b38      	cmp	r3, #56	; 0x38
 800af32:	d805      	bhi.n	800af40 <osThreadNew+0x70>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	f003 0301 	and.w	r3, r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d001      	beq.n	800af44 <osThreadNew+0x74>
        return (NULL);
 800af40:	2300      	movs	r3, #0
 800af42:	e054      	b.n	800afee <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	695b      	ldr	r3, [r3, #20]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d003      	beq.n	800af54 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	695b      	ldr	r3, [r3, #20]
 800af50:	089b      	lsrs	r3, r3, #2
 800af52:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d00e      	beq.n	800af7a <osThreadNew+0xaa>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	2b5b      	cmp	r3, #91	; 0x5b
 800af62:	d90a      	bls.n	800af7a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d006      	beq.n	800af7a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	695b      	ldr	r3, [r3, #20]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d002      	beq.n	800af7a <osThreadNew+0xaa>
        mem = 1;
 800af74:	2301      	movs	r3, #1
 800af76:	61bb      	str	r3, [r7, #24]
 800af78:	e010      	b.n	800af9c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d10c      	bne.n	800af9c <osThreadNew+0xcc>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d108      	bne.n	800af9c <osThreadNew+0xcc>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	691b      	ldr	r3, [r3, #16]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d104      	bne.n	800af9c <osThreadNew+0xcc>
          mem = 0;
 800af92:	2300      	movs	r3, #0
 800af94:	61bb      	str	r3, [r7, #24]
 800af96:	e001      	b.n	800af9c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800af98:	2300      	movs	r3, #0
 800af9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	d110      	bne.n	800afc4 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800afaa:	9202      	str	r2, [sp, #8]
 800afac:	9301      	str	r3, [sp, #4]
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	9300      	str	r3, [sp, #0]
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	6a3a      	ldr	r2, [r7, #32]
 800afb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800afb8:	68f8      	ldr	r0, [r7, #12]
 800afba:	f001 f9b5 	bl	800c328 <xTaskCreateStatic>
 800afbe:	4603      	mov	r3, r0
 800afc0:	613b      	str	r3, [r7, #16]
 800afc2:	e013      	b.n	800afec <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d110      	bne.n	800afec <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800afca:	6a3b      	ldr	r3, [r7, #32]
 800afcc:	b29a      	uxth	r2, r3
 800afce:	f107 0310 	add.w	r3, r7, #16
 800afd2:	9301      	str	r3, [sp, #4]
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	9300      	str	r3, [sp, #0]
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	f001 fa00 	bl	800c3e2 <xTaskCreate>
 800afe2:	4603      	mov	r3, r0
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d001      	beq.n	800afec <osThreadNew+0x11c>
            hTask = NULL;
 800afe8:	2300      	movs	r3, #0
 800afea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800afec:	693b      	ldr	r3, [r7, #16]
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3728      	adds	r7, #40	; 0x28
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}

0800aff6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800aff6:	b580      	push	{r7, lr}
 800aff8:	b084      	sub	sp, #16
 800affa:	af00      	add	r7, sp, #0
 800affc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800affe:	f3ef 8305 	mrs	r3, IPSR
 800b002:	60bb      	str	r3, [r7, #8]
  return(result);
 800b004:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b006:	2b00      	cmp	r3, #0
 800b008:	d003      	beq.n	800b012 <osDelay+0x1c>
    stat = osErrorISR;
 800b00a:	f06f 0305 	mvn.w	r3, #5
 800b00e:	60fb      	str	r3, [r7, #12]
 800b010:	e007      	b.n	800b022 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b012:	2300      	movs	r3, #0
 800b014:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d002      	beq.n	800b022 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f001 fb25 	bl	800c66c <vTaskDelay>
    }
  }

  return (stat);
 800b022:	68fb      	ldr	r3, [r7, #12]
}
 800b024:	4618      	mov	r0, r3
 800b026:	3710      	adds	r7, #16
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800b034:	2300      	movs	r3, #0
 800b036:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b038:	f3ef 8305 	mrs	r3, IPSR
 800b03c:	60fb      	str	r3, [r7, #12]
  return(result);
 800b03e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800b040:	2b00      	cmp	r3, #0
 800b042:	d12d      	bne.n	800b0a0 <osEventFlagsNew+0x74>
    mem = -1;
 800b044:	f04f 33ff 	mov.w	r3, #4294967295
 800b048:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d015      	beq.n	800b07c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d006      	beq.n	800b066 <osEventFlagsNew+0x3a>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	68db      	ldr	r3, [r3, #12]
 800b05c:	2b1f      	cmp	r3, #31
 800b05e:	d902      	bls.n	800b066 <osEventFlagsNew+0x3a>
        mem = 1;
 800b060:	2301      	movs	r3, #1
 800b062:	613b      	str	r3, [r7, #16]
 800b064:	e00c      	b.n	800b080 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	689b      	ldr	r3, [r3, #8]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d108      	bne.n	800b080 <osEventFlagsNew+0x54>
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	68db      	ldr	r3, [r3, #12]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d104      	bne.n	800b080 <osEventFlagsNew+0x54>
          mem = 0;
 800b076:	2300      	movs	r3, #0
 800b078:	613b      	str	r3, [r7, #16]
 800b07a:	e001      	b.n	800b080 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800b07c:	2300      	movs	r3, #0
 800b07e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	2b01      	cmp	r3, #1
 800b084:	d106      	bne.n	800b094 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	689b      	ldr	r3, [r3, #8]
 800b08a:	4618      	mov	r0, r3
 800b08c:	f000 f940 	bl	800b310 <xEventGroupCreateStatic>
 800b090:	6178      	str	r0, [r7, #20]
 800b092:	e005      	b.n	800b0a0 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d102      	bne.n	800b0a0 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800b09a:	f000 f970 	bl	800b37e <xEventGroupCreate>
 800b09e:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800b0a0:	697b      	ldr	r3, [r7, #20]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3718      	adds	r7, #24
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
	...

0800b0ac <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b086      	sub	sp, #24
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d004      	beq.n	800b0ca <osEventFlagsSet+0x1e>
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d003      	beq.n	800b0d2 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800b0ca:	f06f 0303 	mvn.w	r3, #3
 800b0ce:	617b      	str	r3, [r7, #20]
 800b0d0:	e028      	b.n	800b124 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0d2:	f3ef 8305 	mrs	r3, IPSR
 800b0d6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d01d      	beq.n	800b11a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800b0e2:	f107 0308 	add.w	r3, r7, #8
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	6839      	ldr	r1, [r7, #0]
 800b0ea:	6938      	ldr	r0, [r7, #16]
 800b0ec:	f000 fb68 	bl	800b7c0 <xEventGroupSetBitsFromISR>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d103      	bne.n	800b0fe <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800b0f6:	f06f 0302 	mvn.w	r3, #2
 800b0fa:	617b      	str	r3, [r7, #20]
 800b0fc:	e012      	b.n	800b124 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d00d      	beq.n	800b124 <osEventFlagsSet+0x78>
 800b108:	4b09      	ldr	r3, [pc, #36]	; (800b130 <osEventFlagsSet+0x84>)
 800b10a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b10e:	601a      	str	r2, [r3, #0]
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	f3bf 8f6f 	isb	sy
 800b118:	e004      	b.n	800b124 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6938      	ldr	r0, [r7, #16]
 800b11e:	f000 fa87 	bl	800b630 <xEventGroupSetBits>
 800b122:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800b124:	697b      	ldr	r3, [r7, #20]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3718      	adds	r7, #24
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	e000ed04 	.word	0xe000ed04

0800b134 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 800b134:	b580      	push	{r7, lr}
 800b136:	b086      	sub	sp, #24
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d004      	beq.n	800b152 <osEventFlagsClear+0x1e>
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d003      	beq.n	800b15a <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 800b152:	f06f 0303 	mvn.w	r3, #3
 800b156:	617b      	str	r3, [r7, #20]
 800b158:	e019      	b.n	800b18e <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b15a:	f3ef 8305 	mrs	r3, IPSR
 800b15e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b160:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00e      	beq.n	800b184 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800b166:	6938      	ldr	r0, [r7, #16]
 800b168:	f000 fa3e 	bl	800b5e8 <xEventGroupGetBitsFromISR>
 800b16c:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 800b16e:	6839      	ldr	r1, [r7, #0]
 800b170:	6938      	ldr	r0, [r7, #16]
 800b172:	f000 fa25 	bl	800b5c0 <xEventGroupClearBitsFromISR>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d108      	bne.n	800b18e <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 800b17c:	f06f 0302 	mvn.w	r3, #2
 800b180:	617b      	str	r3, [r7, #20]
 800b182:	e004      	b.n	800b18e <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 800b184:	6839      	ldr	r1, [r7, #0]
 800b186:	6938      	ldr	r0, [r7, #16]
 800b188:	f000 f9e2 	bl	800b550 <xEventGroupClearBits>
 800b18c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800b18e:	697b      	ldr	r3, [r7, #20]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3718      	adds	r7, #24
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 800b198:	b580      	push	{r7, lr}
 800b19a:	b086      	sub	sp, #24
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d102      	bne.n	800b1b0 <osEventFlagsGet+0x18>
    rflags = 0U;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	617b      	str	r3, [r7, #20]
 800b1ae:	e00f      	b.n	800b1d0 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1b0:	f3ef 8305 	mrs	r3, IPSR
 800b1b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d004      	beq.n	800b1c6 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800b1bc:	6938      	ldr	r0, [r7, #16]
 800b1be:	f000 fa13 	bl	800b5e8 <xEventGroupGetBitsFromISR>
 800b1c2:	6178      	str	r0, [r7, #20]
 800b1c4:	e004      	b.n	800b1d0 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	6938      	ldr	r0, [r7, #16]
 800b1ca:	f000 f9c1 	bl	800b550 <xEventGroupClearBits>
 800b1ce:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800b1d0:	697b      	ldr	r3, [r7, #20]
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3718      	adds	r7, #24
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}

0800b1da <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800b1da:	b580      	push	{r7, lr}
 800b1dc:	b08c      	sub	sp, #48	; 0x30
 800b1de:	af02      	add	r7, sp, #8
 800b1e0:	60f8      	str	r0, [r7, #12]
 800b1e2:	60b9      	str	r1, [r7, #8]
 800b1e4:	607a      	str	r2, [r7, #4]
 800b1e6:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800b1ec:	69bb      	ldr	r3, [r7, #24]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d004      	beq.n	800b1fc <osEventFlagsWait+0x22>
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d003      	beq.n	800b204 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800b1fc:	f06f 0303 	mvn.w	r3, #3
 800b200:	61fb      	str	r3, [r7, #28]
 800b202:	e04b      	b.n	800b29c <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b204:	f3ef 8305 	mrs	r3, IPSR
 800b208:	617b      	str	r3, [r7, #20]
  return(result);
 800b20a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d003      	beq.n	800b218 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800b210:	f06f 0305 	mvn.w	r3, #5
 800b214:	61fb      	str	r3, [r7, #28]
 800b216:	e041      	b.n	800b29c <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f003 0301 	and.w	r3, r3, #1
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d002      	beq.n	800b228 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800b222:	2301      	movs	r3, #1
 800b224:	627b      	str	r3, [r7, #36]	; 0x24
 800b226:	e001      	b.n	800b22c <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800b228:	2300      	movs	r3, #0
 800b22a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f003 0302 	and.w	r3, r3, #2
 800b232:	2b00      	cmp	r3, #0
 800b234:	d002      	beq.n	800b23c <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800b236:	2300      	movs	r3, #0
 800b238:	623b      	str	r3, [r7, #32]
 800b23a:	e001      	b.n	800b240 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800b23c:	2301      	movs	r3, #1
 800b23e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b246:	6a3a      	ldr	r2, [r7, #32]
 800b248:	68b9      	ldr	r1, [r7, #8]
 800b24a:	69b8      	ldr	r0, [r7, #24]
 800b24c:	f000 f8b2 	bl	800b3b4 <xEventGroupWaitBits>
 800b250:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f003 0301 	and.w	r3, r3, #1
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d010      	beq.n	800b27e <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800b25c:	68ba      	ldr	r2, [r7, #8]
 800b25e:	69fb      	ldr	r3, [r7, #28]
 800b260:	4013      	ands	r3, r2
 800b262:	68ba      	ldr	r2, [r7, #8]
 800b264:	429a      	cmp	r2, r3
 800b266:	d019      	beq.n	800b29c <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d003      	beq.n	800b276 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800b26e:	f06f 0301 	mvn.w	r3, #1
 800b272:	61fb      	str	r3, [r7, #28]
 800b274:	e012      	b.n	800b29c <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800b276:	f06f 0302 	mvn.w	r3, #2
 800b27a:	61fb      	str	r3, [r7, #28]
 800b27c:	e00e      	b.n	800b29c <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	69fb      	ldr	r3, [r7, #28]
 800b282:	4013      	ands	r3, r2
 800b284:	2b00      	cmp	r3, #0
 800b286:	d109      	bne.n	800b29c <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d003      	beq.n	800b296 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800b28e:	f06f 0301 	mvn.w	r3, #1
 800b292:	61fb      	str	r3, [r7, #28]
 800b294:	e002      	b.n	800b29c <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800b296:	f06f 0302 	mvn.w	r3, #2
 800b29a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800b29c:	69fb      	ldr	r3, [r7, #28]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3728      	adds	r7, #40	; 0x28
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b2a8:	b480      	push	{r7}
 800b2aa:	b085      	sub	sp, #20
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	4a07      	ldr	r2, [pc, #28]	; (800b2d4 <vApplicationGetIdleTaskMemory+0x2c>)
 800b2b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	4a06      	ldr	r2, [pc, #24]	; (800b2d8 <vApplicationGetIdleTaskMemory+0x30>)
 800b2be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b2c6:	601a      	str	r2, [r3, #0]
}
 800b2c8:	bf00      	nop
 800b2ca:	3714      	adds	r7, #20
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr
 800b2d4:	20008134 	.word	0x20008134
 800b2d8:	20008190 	.word	0x20008190

0800b2dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4a07      	ldr	r2, [pc, #28]	; (800b308 <vApplicationGetTimerTaskMemory+0x2c>)
 800b2ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	4a06      	ldr	r2, [pc, #24]	; (800b30c <vApplicationGetTimerTaskMemory+0x30>)
 800b2f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b2fa:	601a      	str	r2, [r3, #0]
}
 800b2fc:	bf00      	nop
 800b2fe:	3714      	adds	r7, #20
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr
 800b308:	20008590 	.word	0x20008590
 800b30c:	200085ec 	.word	0x200085ec

0800b310 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800b310:	b580      	push	{r7, lr}
 800b312:	b086      	sub	sp, #24
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d10a      	bne.n	800b334 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b322:	f383 8811 	msr	BASEPRI, r3
 800b326:	f3bf 8f6f 	isb	sy
 800b32a:	f3bf 8f4f 	dsb	sy
 800b32e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b330:	bf00      	nop
 800b332:	e7fe      	b.n	800b332 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800b334:	2320      	movs	r3, #32
 800b336:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	2b20      	cmp	r3, #32
 800b33c:	d00a      	beq.n	800b354 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	60fb      	str	r3, [r7, #12]
}
 800b350:	bf00      	nop
 800b352:	e7fe      	b.n	800b352 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d00a      	beq.n	800b374 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	2200      	movs	r2, #0
 800b362:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	3304      	adds	r3, #4
 800b368:	4618      	mov	r0, r3
 800b36a:	f000 fa3d 	bl	800b7e8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	2201      	movs	r2, #1
 800b372:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800b374:	697b      	ldr	r3, [r7, #20]
	}
 800b376:	4618      	mov	r0, r3
 800b378:	3718      	adds	r7, #24
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}

0800b37e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800b37e:	b580      	push	{r7, lr}
 800b380:	b082      	sub	sp, #8
 800b382:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800b384:	2020      	movs	r0, #32
 800b386:	f002 fd6f 	bl	800de68 <pvPortMalloc>
 800b38a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d00a      	beq.n	800b3a8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2200      	movs	r2, #0
 800b396:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	3304      	adds	r3, #4
 800b39c:	4618      	mov	r0, r3
 800b39e:	f000 fa23 	bl	800b7e8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800b3a8:	687b      	ldr	r3, [r7, #4]
	}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
	...

0800b3b4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b090      	sub	sp, #64	; 0x40
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]
 800b3c0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d10a      	bne.n	800b3ea <xEventGroupWaitBits+0x36>
	__asm volatile
 800b3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d8:	f383 8811 	msr	BASEPRI, r3
 800b3dc:	f3bf 8f6f 	isb	sy
 800b3e0:	f3bf 8f4f 	dsb	sy
 800b3e4:	623b      	str	r3, [r7, #32]
}
 800b3e6:	bf00      	nop
 800b3e8:	e7fe      	b.n	800b3e8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d00a      	beq.n	800b40a <xEventGroupWaitBits+0x56>
	__asm volatile
 800b3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f8:	f383 8811 	msr	BASEPRI, r3
 800b3fc:	f3bf 8f6f 	isb	sy
 800b400:	f3bf 8f4f 	dsb	sy
 800b404:	61fb      	str	r3, [r7, #28]
}
 800b406:	bf00      	nop
 800b408:	e7fe      	b.n	800b408 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10a      	bne.n	800b426 <xEventGroupWaitBits+0x72>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	61bb      	str	r3, [r7, #24]
}
 800b422:	bf00      	nop
 800b424:	e7fe      	b.n	800b424 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b426:	f001 fe69 	bl	800d0fc <xTaskGetSchedulerState>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d102      	bne.n	800b436 <xEventGroupWaitBits+0x82>
 800b430:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b432:	2b00      	cmp	r3, #0
 800b434:	d101      	bne.n	800b43a <xEventGroupWaitBits+0x86>
 800b436:	2301      	movs	r3, #1
 800b438:	e000      	b.n	800b43c <xEventGroupWaitBits+0x88>
 800b43a:	2300      	movs	r3, #0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10a      	bne.n	800b456 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800b440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b444:	f383 8811 	msr	BASEPRI, r3
 800b448:	f3bf 8f6f 	isb	sy
 800b44c:	f3bf 8f4f 	dsb	sy
 800b450:	617b      	str	r3, [r7, #20]
}
 800b452:	bf00      	nop
 800b454:	e7fe      	b.n	800b454 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800b456:	f001 f9a3 	bl	800c7a0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800b45a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800b460:	683a      	ldr	r2, [r7, #0]
 800b462:	68b9      	ldr	r1, [r7, #8]
 800b464:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b466:	f000 f988 	bl	800b77a <prvTestWaitCondition>
 800b46a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800b46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00e      	beq.n	800b490 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800b472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b474:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800b476:	2300      	movs	r3, #0
 800b478:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d028      	beq.n	800b4d2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800b480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	43db      	mvns	r3, r3
 800b488:	401a      	ands	r2, r3
 800b48a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	e020      	b.n	800b4d2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800b490:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b492:	2b00      	cmp	r3, #0
 800b494:	d104      	bne.n	800b4a0 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800b496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b498:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800b49a:	2301      	movs	r3, #1
 800b49c:	633b      	str	r3, [r7, #48]	; 0x30
 800b49e:	e018      	b.n	800b4d2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d003      	beq.n	800b4ae <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800b4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b4ac:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d003      	beq.n	800b4bc <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800b4b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b4ba:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800b4bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4be:	1d18      	adds	r0, r3, #4
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	f001 fb8d 	bl	800cbe8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800b4d2:	f001 f973 	bl	800c7bc <xTaskResumeAll>
 800b4d6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800b4d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d031      	beq.n	800b542 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800b4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d107      	bne.n	800b4f4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800b4e4:	4b19      	ldr	r3, [pc, #100]	; (800b54c <xEventGroupWaitBits+0x198>)
 800b4e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ea:	601a      	str	r2, [r3, #0]
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800b4f4:	f001 fe8e 	bl	800d214 <uxTaskResetEventItemValue>
 800b4f8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800b4fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b500:	2b00      	cmp	r3, #0
 800b502:	d11a      	bne.n	800b53a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800b504:	f002 fb8e 	bl	800dc24 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800b508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800b50e:	683a      	ldr	r2, [r7, #0]
 800b510:	68b9      	ldr	r1, [r7, #8]
 800b512:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b514:	f000 f931 	bl	800b77a <prvTestWaitCondition>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d009      	beq.n	800b532 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d006      	beq.n	800b532 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800b524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b526:	681a      	ldr	r2, [r3, #0]
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	43db      	mvns	r3, r3
 800b52c:	401a      	ands	r2, r3
 800b52e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b530:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800b532:	2301      	movs	r3, #1
 800b534:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800b536:	f002 fba5 	bl	800dc84 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800b53a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b53c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b540:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800b542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b544:	4618      	mov	r0, r3
 800b546:	3740      	adds	r7, #64	; 0x40
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	e000ed04 	.word	0xe000ed04

0800b550 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b086      	sub	sp, #24
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10a      	bne.n	800b57a <xEventGroupClearBits+0x2a>
	__asm volatile
 800b564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	60fb      	str	r3, [r7, #12]
}
 800b576:	bf00      	nop
 800b578:	e7fe      	b.n	800b578 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b580:	2b00      	cmp	r3, #0
 800b582:	d00a      	beq.n	800b59a <xEventGroupClearBits+0x4a>
	__asm volatile
 800b584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b588:	f383 8811 	msr	BASEPRI, r3
 800b58c:	f3bf 8f6f 	isb	sy
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	60bb      	str	r3, [r7, #8]
}
 800b596:	bf00      	nop
 800b598:	e7fe      	b.n	800b598 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800b59a:	f002 fb43 	bl	800dc24 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	43db      	mvns	r3, r3
 800b5ac:	401a      	ands	r2, r3
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800b5b2:	f002 fb67 	bl	800dc84 <vPortExitCritical>

	return uxReturn;
 800b5b6:	693b      	ldr	r3, [r7, #16]
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3718      	adds	r7, #24
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	683a      	ldr	r2, [r7, #0]
 800b5ce:	6879      	ldr	r1, [r7, #4]
 800b5d0:	4804      	ldr	r0, [pc, #16]	; (800b5e4 <xEventGroupClearBitsFromISR+0x24>)
 800b5d2:	f002 f9db 	bl	800d98c <xTimerPendFunctionCallFromISR>
 800b5d6:	60f8      	str	r0, [r7, #12]

		return xReturn;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
	}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3710      	adds	r7, #16
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	0800b761 	.word	0x0800b761

0800b5e8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b089      	sub	sp, #36	; 0x24
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b5f4:	f3ef 8211 	mrs	r2, BASEPRI
 800b5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5fc:	f383 8811 	msr	BASEPRI, r3
 800b600:	f3bf 8f6f 	isb	sy
 800b604:	f3bf 8f4f 	dsb	sy
 800b608:	60fa      	str	r2, [r7, #12]
 800b60a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b60c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b60e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800b610:	69fb      	ldr	r3, [r7, #28]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	617b      	str	r3, [r7, #20]
 800b616:	69bb      	ldr	r3, [r7, #24]
 800b618:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b620:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800b622:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800b624:	4618      	mov	r0, r3
 800b626:	3724      	adds	r7, #36	; 0x24
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b08e      	sub	sp, #56	; 0x38
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800b63a:	2300      	movs	r3, #0
 800b63c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800b642:	2300      	movs	r3, #0
 800b644:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10a      	bne.n	800b662 <xEventGroupSetBits+0x32>
	__asm volatile
 800b64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b650:	f383 8811 	msr	BASEPRI, r3
 800b654:	f3bf 8f6f 	isb	sy
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	613b      	str	r3, [r7, #16]
}
 800b65e:	bf00      	nop
 800b660:	e7fe      	b.n	800b660 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d00a      	beq.n	800b682 <xEventGroupSetBits+0x52>
	__asm volatile
 800b66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b670:	f383 8811 	msr	BASEPRI, r3
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	60fb      	str	r3, [r7, #12]
}
 800b67e:	bf00      	nop
 800b680:	e7fe      	b.n	800b680 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800b682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b684:	3304      	adds	r3, #4
 800b686:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68a:	3308      	adds	r3, #8
 800b68c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800b68e:	f001 f887 	bl	800c7a0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800b692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b694:	68db      	ldr	r3, [r3, #12]
 800b696:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800b698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	431a      	orrs	r2, r3
 800b6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6a2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800b6a4:	e03c      	b.n	800b720 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800b6a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800b6ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800b6bc:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b6c4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d108      	bne.n	800b6e2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800b6d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00b      	beq.n	800b6f4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b6e0:	e008      	b.n	800b6f4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800b6e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	4013      	ands	r3, r2
 800b6ea:	69ba      	ldr	r2, [r7, #24]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d101      	bne.n	800b6f4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800b6f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d010      	beq.n	800b71c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b700:	2b00      	cmp	r3, #0
 800b702:	d003      	beq.n	800b70c <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800b704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b706:	69bb      	ldr	r3, [r7, #24]
 800b708:	4313      	orrs	r3, r2
 800b70a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800b70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b714:	4619      	mov	r1, r3
 800b716:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b718:	f001 fb32 	bl	800cd80 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800b71c:	69fb      	ldr	r3, [r7, #28]
 800b71e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800b720:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	429a      	cmp	r2, r3
 800b726:	d1be      	bne.n	800b6a6 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800b728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b72e:	43db      	mvns	r3, r3
 800b730:	401a      	ands	r2, r3
 800b732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b734:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800b736:	f001 f841 	bl	800c7bc <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800b73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b73c:	681b      	ldr	r3, [r3, #0]
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3738      	adds	r7, #56	; 0x38
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800b746:	b580      	push	{r7, lr}
 800b748:	b082      	sub	sp, #8
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
 800b74e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800b750:	6839      	ldr	r1, [r7, #0]
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f7ff ff6c 	bl	800b630 <xEventGroupSetBits>
}
 800b758:	bf00      	nop
 800b75a:	3708      	adds	r7, #8
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b082      	sub	sp, #8
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800b76a:	6839      	ldr	r1, [r7, #0]
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f7ff feef 	bl	800b550 <xEventGroupClearBits>
}
 800b772:	bf00      	nop
 800b774:	3708      	adds	r7, #8
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}

0800b77a <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800b77a:	b480      	push	{r7}
 800b77c:	b087      	sub	sp, #28
 800b77e:	af00      	add	r7, sp, #0
 800b780:	60f8      	str	r0, [r7, #12]
 800b782:	60b9      	str	r1, [r7, #8]
 800b784:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800b786:	2300      	movs	r3, #0
 800b788:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d107      	bne.n	800b7a0 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800b790:	68fa      	ldr	r2, [r7, #12]
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	4013      	ands	r3, r2
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00a      	beq.n	800b7b0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800b79a:	2301      	movs	r3, #1
 800b79c:	617b      	str	r3, [r7, #20]
 800b79e:	e007      	b.n	800b7b0 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800b7a0:	68fa      	ldr	r2, [r7, #12]
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	4013      	ands	r3, r2
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d101      	bne.n	800b7b0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800b7b0:	697b      	ldr	r3, [r7, #20]
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	371c      	adds	r7, #28
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr
	...

0800b7c0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b086      	sub	sp, #24
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	60f8      	str	r0, [r7, #12]
 800b7c8:	60b9      	str	r1, [r7, #8]
 800b7ca:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	68ba      	ldr	r2, [r7, #8]
 800b7d0:	68f9      	ldr	r1, [r7, #12]
 800b7d2:	4804      	ldr	r0, [pc, #16]	; (800b7e4 <xEventGroupSetBitsFromISR+0x24>)
 800b7d4:	f002 f8da 	bl	800d98c <xTimerPendFunctionCallFromISR>
 800b7d8:	6178      	str	r0, [r7, #20]

		return xReturn;
 800b7da:	697b      	ldr	r3, [r7, #20]
	}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	3718      	adds	r7, #24
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}
 800b7e4:	0800b747 	.word	0x0800b747

0800b7e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b083      	sub	sp, #12
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f103 0208 	add.w	r2, r3, #8
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b800:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f103 0208 	add.w	r2, r3, #8
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f103 0208 	add.w	r2, r3, #8
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2200      	movs	r2, #0
 800b81a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b81c:	bf00      	nop
 800b81e:	370c      	adds	r7, #12
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr

0800b828 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b828:	b480      	push	{r7}
 800b82a:	b083      	sub	sp, #12
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2200      	movs	r2, #0
 800b834:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b836:	bf00      	nop
 800b838:	370c      	adds	r7, #12
 800b83a:	46bd      	mov	sp, r7
 800b83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b840:	4770      	bx	lr

0800b842 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b842:	b480      	push	{r7}
 800b844:	b085      	sub	sp, #20
 800b846:	af00      	add	r7, sp, #0
 800b848:	6078      	str	r0, [r7, #4]
 800b84a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	689a      	ldr	r2, [r3, #8]
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	689b      	ldr	r3, [r3, #8]
 800b864:	683a      	ldr	r2, [r7, #0]
 800b866:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	683a      	ldr	r2, [r7, #0]
 800b86c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	1c5a      	adds	r2, r3, #1
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	601a      	str	r2, [r3, #0]
}
 800b87e:	bf00      	nop
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr

0800b88a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b88a:	b480      	push	{r7}
 800b88c:	b085      	sub	sp, #20
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8a0:	d103      	bne.n	800b8aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	691b      	ldr	r3, [r3, #16]
 800b8a6:	60fb      	str	r3, [r7, #12]
 800b8a8:	e00c      	b.n	800b8c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	3308      	adds	r3, #8
 800b8ae:	60fb      	str	r3, [r7, #12]
 800b8b0:	e002      	b.n	800b8b8 <vListInsert+0x2e>
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	685b      	ldr	r3, [r3, #4]
 800b8b6:	60fb      	str	r3, [r7, #12]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	68ba      	ldr	r2, [r7, #8]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d2f6      	bcs.n	800b8b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	685a      	ldr	r2, [r3, #4]
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	683a      	ldr	r2, [r7, #0]
 800b8d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	68fa      	ldr	r2, [r7, #12]
 800b8d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	683a      	ldr	r2, [r7, #0]
 800b8de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	1c5a      	adds	r2, r3, #1
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	601a      	str	r2, [r3, #0]
}
 800b8f0:	bf00      	nop
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b085      	sub	sp, #20
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	6892      	ldr	r2, [r2, #8]
 800b912:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	689b      	ldr	r3, [r3, #8]
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	6852      	ldr	r2, [r2, #4]
 800b91c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	685b      	ldr	r3, [r3, #4]
 800b922:	687a      	ldr	r2, [r7, #4]
 800b924:	429a      	cmp	r2, r3
 800b926:	d103      	bne.n	800b930 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	689a      	ldr	r2, [r3, #8]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	1e5a      	subs	r2, r3, #1
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
}
 800b944:	4618      	mov	r0, r3
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d10a      	bne.n	800b97a <xQueueGenericReset+0x2a>
	__asm volatile
 800b964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b968:	f383 8811 	msr	BASEPRI, r3
 800b96c:	f3bf 8f6f 	isb	sy
 800b970:	f3bf 8f4f 	dsb	sy
 800b974:	60bb      	str	r3, [r7, #8]
}
 800b976:	bf00      	nop
 800b978:	e7fe      	b.n	800b978 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b97a:	f002 f953 	bl	800dc24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681a      	ldr	r2, [r3, #0]
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b986:	68f9      	ldr	r1, [r7, #12]
 800b988:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b98a:	fb01 f303 	mul.w	r3, r1, r3
 800b98e:	441a      	add	r2, r3
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2200      	movs	r2, #0
 800b998:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681a      	ldr	r2, [r3, #0]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9aa:	3b01      	subs	r3, #1
 800b9ac:	68f9      	ldr	r1, [r7, #12]
 800b9ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b9b0:	fb01 f303 	mul.w	r3, r1, r3
 800b9b4:	441a      	add	r2, r3
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	22ff      	movs	r2, #255	; 0xff
 800b9be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	22ff      	movs	r2, #255	; 0xff
 800b9c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d114      	bne.n	800b9fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	691b      	ldr	r3, [r3, #16]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d01a      	beq.n	800ba0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	3310      	adds	r3, #16
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f001 f96b 	bl	800ccb8 <xTaskRemoveFromEventList>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d012      	beq.n	800ba0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b9e8:	4b0c      	ldr	r3, [pc, #48]	; (800ba1c <xQueueGenericReset+0xcc>)
 800b9ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	f3bf 8f4f 	dsb	sy
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	e009      	b.n	800ba0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	3310      	adds	r3, #16
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7ff fef2 	bl	800b7e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	3324      	adds	r3, #36	; 0x24
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7ff feed 	bl	800b7e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ba0e:	f002 f939 	bl	800dc84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ba12:	2301      	movs	r3, #1
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3710      	adds	r7, #16
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	e000ed04 	.word	0xe000ed04

0800ba20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b08e      	sub	sp, #56	; 0x38
 800ba24:	af02      	add	r7, sp, #8
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	60b9      	str	r1, [r7, #8]
 800ba2a:	607a      	str	r2, [r7, #4]
 800ba2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d10a      	bne.n	800ba4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ba34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba38:	f383 8811 	msr	BASEPRI, r3
 800ba3c:	f3bf 8f6f 	isb	sy
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ba46:	bf00      	nop
 800ba48:	e7fe      	b.n	800ba48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d10a      	bne.n	800ba66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ba50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba54:	f383 8811 	msr	BASEPRI, r3
 800ba58:	f3bf 8f6f 	isb	sy
 800ba5c:	f3bf 8f4f 	dsb	sy
 800ba60:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba62:	bf00      	nop
 800ba64:	e7fe      	b.n	800ba64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d002      	beq.n	800ba72 <xQueueGenericCreateStatic+0x52>
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <xQueueGenericCreateStatic+0x56>
 800ba72:	2301      	movs	r3, #1
 800ba74:	e000      	b.n	800ba78 <xQueueGenericCreateStatic+0x58>
 800ba76:	2300      	movs	r3, #0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d10a      	bne.n	800ba92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ba7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba80:	f383 8811 	msr	BASEPRI, r3
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	623b      	str	r3, [r7, #32]
}
 800ba8e:	bf00      	nop
 800ba90:	e7fe      	b.n	800ba90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d102      	bne.n	800ba9e <xQueueGenericCreateStatic+0x7e>
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d101      	bne.n	800baa2 <xQueueGenericCreateStatic+0x82>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e000      	b.n	800baa4 <xQueueGenericCreateStatic+0x84>
 800baa2:	2300      	movs	r3, #0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10a      	bne.n	800babe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800baa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baac:	f383 8811 	msr	BASEPRI, r3
 800bab0:	f3bf 8f6f 	isb	sy
 800bab4:	f3bf 8f4f 	dsb	sy
 800bab8:	61fb      	str	r3, [r7, #28]
}
 800baba:	bf00      	nop
 800babc:	e7fe      	b.n	800babc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800babe:	2350      	movs	r3, #80	; 0x50
 800bac0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	2b50      	cmp	r3, #80	; 0x50
 800bac6:	d00a      	beq.n	800bade <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800bac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bacc:	f383 8811 	msr	BASEPRI, r3
 800bad0:	f3bf 8f6f 	isb	sy
 800bad4:	f3bf 8f4f 	dsb	sy
 800bad8:	61bb      	str	r3, [r7, #24]
}
 800bada:	bf00      	nop
 800badc:	e7fe      	b.n	800badc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bade:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d00d      	beq.n	800bb06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800baea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baec:	2201      	movs	r2, #1
 800baee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800baf2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800baf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baf8:	9300      	str	r3, [sp, #0]
 800bafa:	4613      	mov	r3, r2
 800bafc:	687a      	ldr	r2, [r7, #4]
 800bafe:	68b9      	ldr	r1, [r7, #8]
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f000 f805 	bl	800bb10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3730      	adds	r7, #48	; 0x30
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b084      	sub	sp, #16
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60f8      	str	r0, [r7, #12]
 800bb18:	60b9      	str	r1, [r7, #8]
 800bb1a:	607a      	str	r2, [r7, #4]
 800bb1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d103      	bne.n	800bb2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	69ba      	ldr	r2, [r7, #24]
 800bb28:	601a      	str	r2, [r3, #0]
 800bb2a:	e002      	b.n	800bb32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bb2c:	69bb      	ldr	r3, [r7, #24]
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bb32:	69bb      	ldr	r3, [r7, #24]
 800bb34:	68fa      	ldr	r2, [r7, #12]
 800bb36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	68ba      	ldr	r2, [r7, #8]
 800bb3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bb3e:	2101      	movs	r1, #1
 800bb40:	69b8      	ldr	r0, [r7, #24]
 800bb42:	f7ff ff05 	bl	800b950 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	78fa      	ldrb	r2, [r7, #3]
 800bb4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bb4e:	bf00      	nop
 800bb50:	3710      	adds	r7, #16
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
	...

0800bb58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b08e      	sub	sp, #56	; 0x38
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	60b9      	str	r1, [r7, #8]
 800bb62:	607a      	str	r2, [r7, #4]
 800bb64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bb66:	2300      	movs	r3, #0
 800bb68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10a      	bne.n	800bb8a <xQueueGenericSend+0x32>
	__asm volatile
 800bb74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb78:	f383 8811 	msr	BASEPRI, r3
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb86:	bf00      	nop
 800bb88:	e7fe      	b.n	800bb88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d103      	bne.n	800bb98 <xQueueGenericSend+0x40>
 800bb90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d101      	bne.n	800bb9c <xQueueGenericSend+0x44>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e000      	b.n	800bb9e <xQueueGenericSend+0x46>
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <xQueueGenericSend+0x60>
	__asm volatile
 800bba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbb4:	bf00      	nop
 800bbb6:	e7fe      	b.n	800bbb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	d103      	bne.n	800bbc6 <xQueueGenericSend+0x6e>
 800bbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbc2:	2b01      	cmp	r3, #1
 800bbc4:	d101      	bne.n	800bbca <xQueueGenericSend+0x72>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e000      	b.n	800bbcc <xQueueGenericSend+0x74>
 800bbca:	2300      	movs	r3, #0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d10a      	bne.n	800bbe6 <xQueueGenericSend+0x8e>
	__asm volatile
 800bbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd4:	f383 8811 	msr	BASEPRI, r3
 800bbd8:	f3bf 8f6f 	isb	sy
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	623b      	str	r3, [r7, #32]
}
 800bbe2:	bf00      	nop
 800bbe4:	e7fe      	b.n	800bbe4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bbe6:	f001 fa89 	bl	800d0fc <xTaskGetSchedulerState>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d102      	bne.n	800bbf6 <xQueueGenericSend+0x9e>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d101      	bne.n	800bbfa <xQueueGenericSend+0xa2>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e000      	b.n	800bbfc <xQueueGenericSend+0xa4>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d10a      	bne.n	800bc16 <xQueueGenericSend+0xbe>
	__asm volatile
 800bc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc04:	f383 8811 	msr	BASEPRI, r3
 800bc08:	f3bf 8f6f 	isb	sy
 800bc0c:	f3bf 8f4f 	dsb	sy
 800bc10:	61fb      	str	r3, [r7, #28]
}
 800bc12:	bf00      	nop
 800bc14:	e7fe      	b.n	800bc14 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc16:	f002 f805 	bl	800dc24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d302      	bcc.n	800bc2c <xQueueGenericSend+0xd4>
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	2b02      	cmp	r3, #2
 800bc2a:	d129      	bne.n	800bc80 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc2c:	683a      	ldr	r2, [r7, #0]
 800bc2e:	68b9      	ldr	r1, [r7, #8]
 800bc30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc32:	f000 fa0b 	bl	800c04c <prvCopyDataToQueue>
 800bc36:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d010      	beq.n	800bc62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc42:	3324      	adds	r3, #36	; 0x24
 800bc44:	4618      	mov	r0, r3
 800bc46:	f001 f837 	bl	800ccb8 <xTaskRemoveFromEventList>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d013      	beq.n	800bc78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bc50:	4b3f      	ldr	r3, [pc, #252]	; (800bd50 <xQueueGenericSend+0x1f8>)
 800bc52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc56:	601a      	str	r2, [r3, #0]
 800bc58:	f3bf 8f4f 	dsb	sy
 800bc5c:	f3bf 8f6f 	isb	sy
 800bc60:	e00a      	b.n	800bc78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bc62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d007      	beq.n	800bc78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bc68:	4b39      	ldr	r3, [pc, #228]	; (800bd50 <xQueueGenericSend+0x1f8>)
 800bc6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc6e:	601a      	str	r2, [r3, #0]
 800bc70:	f3bf 8f4f 	dsb	sy
 800bc74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bc78:	f002 f804 	bl	800dc84 <vPortExitCritical>
				return pdPASS;
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	e063      	b.n	800bd48 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d103      	bne.n	800bc8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bc86:	f001 fffd 	bl	800dc84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	e05c      	b.n	800bd48 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d106      	bne.n	800bca2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc94:	f107 0314 	add.w	r3, r7, #20
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f001 f8d3 	bl	800ce44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc9e:	2301      	movs	r3, #1
 800bca0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bca2:	f001 ffef 	bl	800dc84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bca6:	f000 fd7b 	bl	800c7a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bcaa:	f001 ffbb 	bl	800dc24 <vPortEnterCritical>
 800bcae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bcb4:	b25b      	sxtb	r3, r3
 800bcb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcba:	d103      	bne.n	800bcc4 <xQueueGenericSend+0x16c>
 800bcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcca:	b25b      	sxtb	r3, r3
 800bccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcd0:	d103      	bne.n	800bcda <xQueueGenericSend+0x182>
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcda:	f001 ffd3 	bl	800dc84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bcde:	1d3a      	adds	r2, r7, #4
 800bce0:	f107 0314 	add.w	r3, r7, #20
 800bce4:	4611      	mov	r1, r2
 800bce6:	4618      	mov	r0, r3
 800bce8:	f001 f8c2 	bl	800ce70 <xTaskCheckForTimeOut>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d124      	bne.n	800bd3c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bcf2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bcf4:	f000 faa2 	bl	800c23c <prvIsQueueFull>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d018      	beq.n	800bd30 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bcfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd00:	3310      	adds	r3, #16
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	4611      	mov	r1, r2
 800bd06:	4618      	mov	r0, r3
 800bd08:	f000 ff4a 	bl	800cba0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd0e:	f000 fa2d 	bl	800c16c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd12:	f000 fd53 	bl	800c7bc <xTaskResumeAll>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	f47f af7c 	bne.w	800bc16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bd1e:	4b0c      	ldr	r3, [pc, #48]	; (800bd50 <xQueueGenericSend+0x1f8>)
 800bd20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd24:	601a      	str	r2, [r3, #0]
 800bd26:	f3bf 8f4f 	dsb	sy
 800bd2a:	f3bf 8f6f 	isb	sy
 800bd2e:	e772      	b.n	800bc16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd32:	f000 fa1b 	bl	800c16c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd36:	f000 fd41 	bl	800c7bc <xTaskResumeAll>
 800bd3a:	e76c      	b.n	800bc16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd3e:	f000 fa15 	bl	800c16c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd42:	f000 fd3b 	bl	800c7bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bd46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3738      	adds	r7, #56	; 0x38
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}
 800bd50:	e000ed04 	.word	0xe000ed04

0800bd54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b090      	sub	sp, #64	; 0x40
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	60f8      	str	r0, [r7, #12]
 800bd5c:	60b9      	str	r1, [r7, #8]
 800bd5e:	607a      	str	r2, [r7, #4]
 800bd60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bd66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d10a      	bne.n	800bd82 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd70:	f383 8811 	msr	BASEPRI, r3
 800bd74:	f3bf 8f6f 	isb	sy
 800bd78:	f3bf 8f4f 	dsb	sy
 800bd7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bd7e:	bf00      	nop
 800bd80:	e7fe      	b.n	800bd80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d103      	bne.n	800bd90 <xQueueGenericSendFromISR+0x3c>
 800bd88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d101      	bne.n	800bd94 <xQueueGenericSendFromISR+0x40>
 800bd90:	2301      	movs	r3, #1
 800bd92:	e000      	b.n	800bd96 <xQueueGenericSendFromISR+0x42>
 800bd94:	2300      	movs	r3, #0
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d10a      	bne.n	800bdb0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd9e:	f383 8811 	msr	BASEPRI, r3
 800bda2:	f3bf 8f6f 	isb	sy
 800bda6:	f3bf 8f4f 	dsb	sy
 800bdaa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bdac:	bf00      	nop
 800bdae:	e7fe      	b.n	800bdae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	2b02      	cmp	r3, #2
 800bdb4:	d103      	bne.n	800bdbe <xQueueGenericSendFromISR+0x6a>
 800bdb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	d101      	bne.n	800bdc2 <xQueueGenericSendFromISR+0x6e>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e000      	b.n	800bdc4 <xQueueGenericSendFromISR+0x70>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d10a      	bne.n	800bdde <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	623b      	str	r3, [r7, #32]
}
 800bdda:	bf00      	nop
 800bddc:	e7fe      	b.n	800bddc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bdde:	f002 f803 	bl	800dde8 <vPortValidateInterruptPriority>
	__asm volatile
 800bde2:	f3ef 8211 	mrs	r2, BASEPRI
 800bde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdea:	f383 8811 	msr	BASEPRI, r3
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	f3bf 8f4f 	dsb	sy
 800bdf6:	61fa      	str	r2, [r7, #28]
 800bdf8:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800bdfa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bdfc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bdfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be06:	429a      	cmp	r2, r3
 800be08:	d302      	bcc.n	800be10 <xQueueGenericSendFromISR+0xbc>
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d12f      	bne.n	800be70 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be1e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800be20:	683a      	ldr	r2, [r7, #0]
 800be22:	68b9      	ldr	r1, [r7, #8]
 800be24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be26:	f000 f911 	bl	800c04c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800be2a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800be2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be32:	d112      	bne.n	800be5a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d016      	beq.n	800be6a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be3e:	3324      	adds	r3, #36	; 0x24
 800be40:	4618      	mov	r0, r3
 800be42:	f000 ff39 	bl	800ccb8 <xTaskRemoveFromEventList>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d00e      	beq.n	800be6a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00b      	beq.n	800be6a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2201      	movs	r2, #1
 800be56:	601a      	str	r2, [r3, #0]
 800be58:	e007      	b.n	800be6a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800be5a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800be5e:	3301      	adds	r3, #1
 800be60:	b2db      	uxtb	r3, r3
 800be62:	b25a      	sxtb	r2, r3
 800be64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800be6a:	2301      	movs	r3, #1
 800be6c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800be6e:	e001      	b.n	800be74 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800be70:	2300      	movs	r3, #0
 800be72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be76:	617b      	str	r3, [r7, #20]
	__asm volatile
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	f383 8811 	msr	BASEPRI, r3
}
 800be7e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800be80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800be82:	4618      	mov	r0, r3
 800be84:	3740      	adds	r7, #64	; 0x40
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b08c      	sub	sp, #48	; 0x30
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800be98:	2300      	movs	r3, #0
 800be9a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d10a      	bne.n	800bebc <xQueueReceive+0x30>
	__asm volatile
 800bea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beaa:	f383 8811 	msr	BASEPRI, r3
 800beae:	f3bf 8f6f 	isb	sy
 800beb2:	f3bf 8f4f 	dsb	sy
 800beb6:	623b      	str	r3, [r7, #32]
}
 800beb8:	bf00      	nop
 800beba:	e7fe      	b.n	800beba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d103      	bne.n	800beca <xQueueReceive+0x3e>
 800bec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d101      	bne.n	800bece <xQueueReceive+0x42>
 800beca:	2301      	movs	r3, #1
 800becc:	e000      	b.n	800bed0 <xQueueReceive+0x44>
 800bece:	2300      	movs	r3, #0
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d10a      	bne.n	800beea <xQueueReceive+0x5e>
	__asm volatile
 800bed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed8:	f383 8811 	msr	BASEPRI, r3
 800bedc:	f3bf 8f6f 	isb	sy
 800bee0:	f3bf 8f4f 	dsb	sy
 800bee4:	61fb      	str	r3, [r7, #28]
}
 800bee6:	bf00      	nop
 800bee8:	e7fe      	b.n	800bee8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800beea:	f001 f907 	bl	800d0fc <xTaskGetSchedulerState>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d102      	bne.n	800befa <xQueueReceive+0x6e>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d101      	bne.n	800befe <xQueueReceive+0x72>
 800befa:	2301      	movs	r3, #1
 800befc:	e000      	b.n	800bf00 <xQueueReceive+0x74>
 800befe:	2300      	movs	r3, #0
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d10a      	bne.n	800bf1a <xQueueReceive+0x8e>
	__asm volatile
 800bf04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf08:	f383 8811 	msr	BASEPRI, r3
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	61bb      	str	r3, [r7, #24]
}
 800bf16:	bf00      	nop
 800bf18:	e7fe      	b.n	800bf18 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf1a:	f001 fe83 	bl	800dc24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d01f      	beq.n	800bf6a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf2a:	68b9      	ldr	r1, [r7, #8]
 800bf2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf2e:	f000 f8f7 	bl	800c120 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf34:	1e5a      	subs	r2, r3, #1
 800bf36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3c:	691b      	ldr	r3, [r3, #16]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d00f      	beq.n	800bf62 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf44:	3310      	adds	r3, #16
 800bf46:	4618      	mov	r0, r3
 800bf48:	f000 feb6 	bl	800ccb8 <xTaskRemoveFromEventList>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d007      	beq.n	800bf62 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bf52:	4b3d      	ldr	r3, [pc, #244]	; (800c048 <xQueueReceive+0x1bc>)
 800bf54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf58:	601a      	str	r2, [r3, #0]
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bf62:	f001 fe8f 	bl	800dc84 <vPortExitCritical>
				return pdPASS;
 800bf66:	2301      	movs	r3, #1
 800bf68:	e069      	b.n	800c03e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d103      	bne.n	800bf78 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf70:	f001 fe88 	bl	800dc84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bf74:	2300      	movs	r3, #0
 800bf76:	e062      	b.n	800c03e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d106      	bne.n	800bf8c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf7e:	f107 0310 	add.w	r3, r7, #16
 800bf82:	4618      	mov	r0, r3
 800bf84:	f000 ff5e 	bl	800ce44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf88:	2301      	movs	r3, #1
 800bf8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf8c:	f001 fe7a 	bl	800dc84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf90:	f000 fc06 	bl	800c7a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf94:	f001 fe46 	bl	800dc24 <vPortEnterCritical>
 800bf98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf9e:	b25b      	sxtb	r3, r3
 800bfa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfa4:	d103      	bne.n	800bfae <xQueueReceive+0x122>
 800bfa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfb4:	b25b      	sxtb	r3, r3
 800bfb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfba:	d103      	bne.n	800bfc4 <xQueueReceive+0x138>
 800bfbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfc4:	f001 fe5e 	bl	800dc84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bfc8:	1d3a      	adds	r2, r7, #4
 800bfca:	f107 0310 	add.w	r3, r7, #16
 800bfce:	4611      	mov	r1, r2
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f000 ff4d 	bl	800ce70 <xTaskCheckForTimeOut>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d123      	bne.n	800c024 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bfdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfde:	f000 f917 	bl	800c210 <prvIsQueueEmpty>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d017      	beq.n	800c018 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bfe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfea:	3324      	adds	r3, #36	; 0x24
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	4611      	mov	r1, r2
 800bff0:	4618      	mov	r0, r3
 800bff2:	f000 fdd5 	bl	800cba0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bff8:	f000 f8b8 	bl	800c16c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bffc:	f000 fbde 	bl	800c7bc <xTaskResumeAll>
 800c000:	4603      	mov	r3, r0
 800c002:	2b00      	cmp	r3, #0
 800c004:	d189      	bne.n	800bf1a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c006:	4b10      	ldr	r3, [pc, #64]	; (800c048 <xQueueReceive+0x1bc>)
 800c008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c00c:	601a      	str	r2, [r3, #0]
 800c00e:	f3bf 8f4f 	dsb	sy
 800c012:	f3bf 8f6f 	isb	sy
 800c016:	e780      	b.n	800bf1a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c01a:	f000 f8a7 	bl	800c16c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c01e:	f000 fbcd 	bl	800c7bc <xTaskResumeAll>
 800c022:	e77a      	b.n	800bf1a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c024:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c026:	f000 f8a1 	bl	800c16c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c02a:	f000 fbc7 	bl	800c7bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c02e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c030:	f000 f8ee 	bl	800c210 <prvIsQueueEmpty>
 800c034:	4603      	mov	r3, r0
 800c036:	2b00      	cmp	r3, #0
 800c038:	f43f af6f 	beq.w	800bf1a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c03c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3730      	adds	r7, #48	; 0x30
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}
 800c046:	bf00      	nop
 800c048:	e000ed04 	.word	0xe000ed04

0800c04c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b086      	sub	sp, #24
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c058:	2300      	movs	r3, #0
 800c05a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c060:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c066:	2b00      	cmp	r3, #0
 800c068:	d10d      	bne.n	800c086 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d14d      	bne.n	800c10e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	689b      	ldr	r3, [r3, #8]
 800c076:	4618      	mov	r0, r3
 800c078:	f001 f85e 	bl	800d138 <xTaskPriorityDisinherit>
 800c07c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2200      	movs	r2, #0
 800c082:	609a      	str	r2, [r3, #8]
 800c084:	e043      	b.n	800c10e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d119      	bne.n	800c0c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6858      	ldr	r0, [r3, #4]
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c094:	461a      	mov	r2, r3
 800c096:	68b9      	ldr	r1, [r7, #8]
 800c098:	f002 f938 	bl	800e30c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	685a      	ldr	r2, [r3, #4]
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a4:	441a      	add	r2, r3
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	685a      	ldr	r2, [r3, #4]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	689b      	ldr	r3, [r3, #8]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d32b      	bcc.n	800c10e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	605a      	str	r2, [r3, #4]
 800c0be:	e026      	b.n	800c10e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	68d8      	ldr	r0, [r3, #12]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	68b9      	ldr	r1, [r7, #8]
 800c0cc:	f002 f91e 	bl	800e30c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	68da      	ldr	r2, [r3, #12]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0d8:	425b      	negs	r3, r3
 800c0da:	441a      	add	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	68da      	ldr	r2, [r3, #12]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d207      	bcs.n	800c0fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	689a      	ldr	r2, [r3, #8]
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0f4:	425b      	negs	r3, r3
 800c0f6:	441a      	add	r2, r3
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2b02      	cmp	r3, #2
 800c100:	d105      	bne.n	800c10e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d002      	beq.n	800c10e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	3b01      	subs	r3, #1
 800c10c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	1c5a      	adds	r2, r3, #1
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c116:	697b      	ldr	r3, [r7, #20]
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3718      	adds	r7, #24
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b082      	sub	sp, #8
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d018      	beq.n	800c164 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	68da      	ldr	r2, [r3, #12]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c13a:	441a      	add	r2, r3
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	68da      	ldr	r2, [r3, #12]
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	429a      	cmp	r2, r3
 800c14a:	d303      	bcc.n	800c154 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	68d9      	ldr	r1, [r3, #12]
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c15c:	461a      	mov	r2, r3
 800c15e:	6838      	ldr	r0, [r7, #0]
 800c160:	f002 f8d4 	bl	800e30c <memcpy>
	}
}
 800c164:	bf00      	nop
 800c166:	3708      	adds	r7, #8
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c174:	f001 fd56 	bl	800dc24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c17e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c180:	e011      	b.n	800c1a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c186:	2b00      	cmp	r3, #0
 800c188:	d012      	beq.n	800c1b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	3324      	adds	r3, #36	; 0x24
 800c18e:	4618      	mov	r0, r3
 800c190:	f000 fd92 	bl	800ccb8 <xTaskRemoveFromEventList>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d001      	beq.n	800c19e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c19a:	f000 fecb 	bl	800cf34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c19e:	7bfb      	ldrb	r3, [r7, #15]
 800c1a0:	3b01      	subs	r3, #1
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c1a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	dce9      	bgt.n	800c182 <prvUnlockQueue+0x16>
 800c1ae:	e000      	b.n	800c1b2 <prvUnlockQueue+0x46>
					break;
 800c1b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	22ff      	movs	r2, #255	; 0xff
 800c1b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c1ba:	f001 fd63 	bl	800dc84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c1be:	f001 fd31 	bl	800dc24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c1ca:	e011      	b.n	800c1f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	691b      	ldr	r3, [r3, #16]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d012      	beq.n	800c1fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	3310      	adds	r3, #16
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f000 fd6d 	bl	800ccb8 <xTaskRemoveFromEventList>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c1e4:	f000 fea6 	bl	800cf34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c1e8:	7bbb      	ldrb	r3, [r7, #14]
 800c1ea:	3b01      	subs	r3, #1
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c1f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	dce9      	bgt.n	800c1cc <prvUnlockQueue+0x60>
 800c1f8:	e000      	b.n	800c1fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c1fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	22ff      	movs	r2, #255	; 0xff
 800c200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c204:	f001 fd3e 	bl	800dc84 <vPortExitCritical>
}
 800c208:	bf00      	nop
 800c20a:	3710      	adds	r7, #16
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b084      	sub	sp, #16
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c218:	f001 fd04 	bl	800dc24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c220:	2b00      	cmp	r3, #0
 800c222:	d102      	bne.n	800c22a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c224:	2301      	movs	r3, #1
 800c226:	60fb      	str	r3, [r7, #12]
 800c228:	e001      	b.n	800c22e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c22a:	2300      	movs	r3, #0
 800c22c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c22e:	f001 fd29 	bl	800dc84 <vPortExitCritical>

	return xReturn;
 800c232:	68fb      	ldr	r3, [r7, #12]
}
 800c234:	4618      	mov	r0, r3
 800c236:	3710      	adds	r7, #16
 800c238:	46bd      	mov	sp, r7
 800c23a:	bd80      	pop	{r7, pc}

0800c23c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b084      	sub	sp, #16
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c244:	f001 fcee 	bl	800dc24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c250:	429a      	cmp	r2, r3
 800c252:	d102      	bne.n	800c25a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c254:	2301      	movs	r3, #1
 800c256:	60fb      	str	r3, [r7, #12]
 800c258:	e001      	b.n	800c25e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c25a:	2300      	movs	r3, #0
 800c25c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c25e:	f001 fd11 	bl	800dc84 <vPortExitCritical>

	return xReturn;
 800c262:	68fb      	ldr	r3, [r7, #12]
}
 800c264:	4618      	mov	r0, r3
 800c266:	3710      	adds	r7, #16
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c26c:	b480      	push	{r7}
 800c26e:	b085      	sub	sp, #20
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c276:	2300      	movs	r3, #0
 800c278:	60fb      	str	r3, [r7, #12]
 800c27a:	e014      	b.n	800c2a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c27c:	4a0f      	ldr	r2, [pc, #60]	; (800c2bc <vQueueAddToRegistry+0x50>)
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d10b      	bne.n	800c2a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c288:	490c      	ldr	r1, [pc, #48]	; (800c2bc <vQueueAddToRegistry+0x50>)
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	683a      	ldr	r2, [r7, #0]
 800c28e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c292:	4a0a      	ldr	r2, [pc, #40]	; (800c2bc <vQueueAddToRegistry+0x50>)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	00db      	lsls	r3, r3, #3
 800c298:	4413      	add	r3, r2
 800c29a:	687a      	ldr	r2, [r7, #4]
 800c29c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c29e:	e006      	b.n	800c2ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	60fb      	str	r3, [r7, #12]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2b07      	cmp	r3, #7
 800c2aa:	d9e7      	bls.n	800c27c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c2ac:	bf00      	nop
 800c2ae:	bf00      	nop
 800c2b0:	3714      	adds	r7, #20
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr
 800c2ba:	bf00      	nop
 800c2bc:	20011230 	.word	0x20011230

0800c2c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	60f8      	str	r0, [r7, #12]
 800c2c8:	60b9      	str	r1, [r7, #8]
 800c2ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c2d0:	f001 fca8 	bl	800dc24 <vPortEnterCritical>
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2da:	b25b      	sxtb	r3, r3
 800c2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2e0:	d103      	bne.n	800c2ea <vQueueWaitForMessageRestricted+0x2a>
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2f0:	b25b      	sxtb	r3, r3
 800c2f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f6:	d103      	bne.n	800c300 <vQueueWaitForMessageRestricted+0x40>
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c300:	f001 fcc0 	bl	800dc84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d106      	bne.n	800c31a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	3324      	adds	r3, #36	; 0x24
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	68b9      	ldr	r1, [r7, #8]
 800c314:	4618      	mov	r0, r3
 800c316:	f000 fca3 	bl	800cc60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c31a:	6978      	ldr	r0, [r7, #20]
 800c31c:	f7ff ff26 	bl	800c16c <prvUnlockQueue>
	}
 800c320:	bf00      	nop
 800c322:	3718      	adds	r7, #24
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}

0800c328 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b08e      	sub	sp, #56	; 0x38
 800c32c:	af04      	add	r7, sp, #16
 800c32e:	60f8      	str	r0, [r7, #12]
 800c330:	60b9      	str	r1, [r7, #8]
 800c332:	607a      	str	r2, [r7, #4]
 800c334:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d10a      	bne.n	800c352 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c340:	f383 8811 	msr	BASEPRI, r3
 800c344:	f3bf 8f6f 	isb	sy
 800c348:	f3bf 8f4f 	dsb	sy
 800c34c:	623b      	str	r3, [r7, #32]
}
 800c34e:	bf00      	nop
 800c350:	e7fe      	b.n	800c350 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c354:	2b00      	cmp	r3, #0
 800c356:	d10a      	bne.n	800c36e <xTaskCreateStatic+0x46>
	__asm volatile
 800c358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c35c:	f383 8811 	msr	BASEPRI, r3
 800c360:	f3bf 8f6f 	isb	sy
 800c364:	f3bf 8f4f 	dsb	sy
 800c368:	61fb      	str	r3, [r7, #28]
}
 800c36a:	bf00      	nop
 800c36c:	e7fe      	b.n	800c36c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c36e:	235c      	movs	r3, #92	; 0x5c
 800c370:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	2b5c      	cmp	r3, #92	; 0x5c
 800c376:	d00a      	beq.n	800c38e <xTaskCreateStatic+0x66>
	__asm volatile
 800c378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c37c:	f383 8811 	msr	BASEPRI, r3
 800c380:	f3bf 8f6f 	isb	sy
 800c384:	f3bf 8f4f 	dsb	sy
 800c388:	61bb      	str	r3, [r7, #24]
}
 800c38a:	bf00      	nop
 800c38c:	e7fe      	b.n	800c38c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c38e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c392:	2b00      	cmp	r3, #0
 800c394:	d01e      	beq.n	800c3d4 <xTaskCreateStatic+0xac>
 800c396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d01b      	beq.n	800c3d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c39e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c3a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a8:	2202      	movs	r2, #2
 800c3aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	9303      	str	r3, [sp, #12]
 800c3b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3b4:	9302      	str	r3, [sp, #8]
 800c3b6:	f107 0314 	add.w	r3, r7, #20
 800c3ba:	9301      	str	r3, [sp, #4]
 800c3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	68b9      	ldr	r1, [r7, #8]
 800c3c6:	68f8      	ldr	r0, [r7, #12]
 800c3c8:	f000 f850 	bl	800c46c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c3cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c3ce:	f000 f8dd 	bl	800c58c <prvAddNewTaskToReadyList>
 800c3d2:	e001      	b.n	800c3d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c3d8:	697b      	ldr	r3, [r7, #20]
	}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3728      	adds	r7, #40	; 0x28
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}

0800c3e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c3e2:	b580      	push	{r7, lr}
 800c3e4:	b08c      	sub	sp, #48	; 0x30
 800c3e6:	af04      	add	r7, sp, #16
 800c3e8:	60f8      	str	r0, [r7, #12]
 800c3ea:	60b9      	str	r1, [r7, #8]
 800c3ec:	603b      	str	r3, [r7, #0]
 800c3ee:	4613      	mov	r3, r2
 800c3f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c3f2:	88fb      	ldrh	r3, [r7, #6]
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f001 fd36 	bl	800de68 <pvPortMalloc>
 800c3fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d00e      	beq.n	800c422 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c404:	205c      	movs	r0, #92	; 0x5c
 800c406:	f001 fd2f 	bl	800de68 <pvPortMalloc>
 800c40a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c40c:	69fb      	ldr	r3, [r7, #28]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d003      	beq.n	800c41a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c412:	69fb      	ldr	r3, [r7, #28]
 800c414:	697a      	ldr	r2, [r7, #20]
 800c416:	631a      	str	r2, [r3, #48]	; 0x30
 800c418:	e005      	b.n	800c426 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c41a:	6978      	ldr	r0, [r7, #20]
 800c41c:	f001 fdcc 	bl	800dfb8 <vPortFree>
 800c420:	e001      	b.n	800c426 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c422:	2300      	movs	r3, #0
 800c424:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c426:	69fb      	ldr	r3, [r7, #28]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d017      	beq.n	800c45c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c42c:	69fb      	ldr	r3, [r7, #28]
 800c42e:	2200      	movs	r2, #0
 800c430:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c434:	88fa      	ldrh	r2, [r7, #6]
 800c436:	2300      	movs	r3, #0
 800c438:	9303      	str	r3, [sp, #12]
 800c43a:	69fb      	ldr	r3, [r7, #28]
 800c43c:	9302      	str	r3, [sp, #8]
 800c43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c440:	9301      	str	r3, [sp, #4]
 800c442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c444:	9300      	str	r3, [sp, #0]
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	68b9      	ldr	r1, [r7, #8]
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f000 f80e 	bl	800c46c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c450:	69f8      	ldr	r0, [r7, #28]
 800c452:	f000 f89b 	bl	800c58c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c456:	2301      	movs	r3, #1
 800c458:	61bb      	str	r3, [r7, #24]
 800c45a:	e002      	b.n	800c462 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c45c:	f04f 33ff 	mov.w	r3, #4294967295
 800c460:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c462:	69bb      	ldr	r3, [r7, #24]
	}
 800c464:	4618      	mov	r0, r3
 800c466:	3720      	adds	r7, #32
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b088      	sub	sp, #32
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	607a      	str	r2, [r7, #4]
 800c478:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	461a      	mov	r2, r3
 800c484:	21a5      	movs	r1, #165	; 0xa5
 800c486:	f001 ff4f 	bl	800e328 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c48c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c48e:	6879      	ldr	r1, [r7, #4]
 800c490:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c494:	440b      	add	r3, r1
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	4413      	add	r3, r2
 800c49a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c49c:	69bb      	ldr	r3, [r7, #24]
 800c49e:	f023 0307 	bic.w	r3, r3, #7
 800c4a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c4a4:	69bb      	ldr	r3, [r7, #24]
 800c4a6:	f003 0307 	and.w	r3, r3, #7
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d00a      	beq.n	800c4c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b2:	f383 8811 	msr	BASEPRI, r3
 800c4b6:	f3bf 8f6f 	isb	sy
 800c4ba:	f3bf 8f4f 	dsb	sy
 800c4be:	617b      	str	r3, [r7, #20]
}
 800c4c0:	bf00      	nop
 800c4c2:	e7fe      	b.n	800c4c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d01f      	beq.n	800c50a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	61fb      	str	r3, [r7, #28]
 800c4ce:	e012      	b.n	800c4f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c4d0:	68ba      	ldr	r2, [r7, #8]
 800c4d2:	69fb      	ldr	r3, [r7, #28]
 800c4d4:	4413      	add	r3, r2
 800c4d6:	7819      	ldrb	r1, [r3, #0]
 800c4d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	4413      	add	r3, r2
 800c4de:	3334      	adds	r3, #52	; 0x34
 800c4e0:	460a      	mov	r2, r1
 800c4e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c4e4:	68ba      	ldr	r2, [r7, #8]
 800c4e6:	69fb      	ldr	r3, [r7, #28]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d006      	beq.n	800c4fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	61fb      	str	r3, [r7, #28]
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	2b0f      	cmp	r3, #15
 800c4fa:	d9e9      	bls.n	800c4d0 <prvInitialiseNewTask+0x64>
 800c4fc:	e000      	b.n	800c500 <prvInitialiseNewTask+0x94>
			{
				break;
 800c4fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c502:	2200      	movs	r2, #0
 800c504:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c508:	e003      	b.n	800c512 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50c:	2200      	movs	r2, #0
 800c50e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c514:	2b37      	cmp	r3, #55	; 0x37
 800c516:	d901      	bls.n	800c51c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c518:	2337      	movs	r3, #55	; 0x37
 800c51a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c51e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c520:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c526:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52a:	2200      	movs	r2, #0
 800c52c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c530:	3304      	adds	r3, #4
 800c532:	4618      	mov	r0, r3
 800c534:	f7ff f978 	bl	800b828 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c53a:	3318      	adds	r3, #24
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7ff f973 	bl	800b828 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c546:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c54a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c550:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c556:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c55a:	2200      	movs	r2, #0
 800c55c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c560:	2200      	movs	r2, #0
 800c562:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c566:	683a      	ldr	r2, [r7, #0]
 800c568:	68f9      	ldr	r1, [r7, #12]
 800c56a:	69b8      	ldr	r0, [r7, #24]
 800c56c:	f001 fa2e 	bl	800d9cc <pxPortInitialiseStack>
 800c570:	4602      	mov	r2, r0
 800c572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c574:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d002      	beq.n	800c582 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c57c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c57e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c582:	bf00      	nop
 800c584:	3720      	adds	r7, #32
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
	...

0800c58c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b082      	sub	sp, #8
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c594:	f001 fb46 	bl	800dc24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c598:	4b2d      	ldr	r3, [pc, #180]	; (800c650 <prvAddNewTaskToReadyList+0xc4>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	3301      	adds	r3, #1
 800c59e:	4a2c      	ldr	r2, [pc, #176]	; (800c650 <prvAddNewTaskToReadyList+0xc4>)
 800c5a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c5a2:	4b2c      	ldr	r3, [pc, #176]	; (800c654 <prvAddNewTaskToReadyList+0xc8>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d109      	bne.n	800c5be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c5aa:	4a2a      	ldr	r2, [pc, #168]	; (800c654 <prvAddNewTaskToReadyList+0xc8>)
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c5b0:	4b27      	ldr	r3, [pc, #156]	; (800c650 <prvAddNewTaskToReadyList+0xc4>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d110      	bne.n	800c5da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c5b8:	f000 fce2 	bl	800cf80 <prvInitialiseTaskLists>
 800c5bc:	e00d      	b.n	800c5da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c5be:	4b26      	ldr	r3, [pc, #152]	; (800c658 <prvAddNewTaskToReadyList+0xcc>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d109      	bne.n	800c5da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c5c6:	4b23      	ldr	r3, [pc, #140]	; (800c654 <prvAddNewTaskToReadyList+0xc8>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d0:	429a      	cmp	r2, r3
 800c5d2:	d802      	bhi.n	800c5da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c5d4:	4a1f      	ldr	r2, [pc, #124]	; (800c654 <prvAddNewTaskToReadyList+0xc8>)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c5da:	4b20      	ldr	r3, [pc, #128]	; (800c65c <prvAddNewTaskToReadyList+0xd0>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	3301      	adds	r3, #1
 800c5e0:	4a1e      	ldr	r2, [pc, #120]	; (800c65c <prvAddNewTaskToReadyList+0xd0>)
 800c5e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c5e4:	4b1d      	ldr	r3, [pc, #116]	; (800c65c <prvAddNewTaskToReadyList+0xd0>)
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f0:	4b1b      	ldr	r3, [pc, #108]	; (800c660 <prvAddNewTaskToReadyList+0xd4>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d903      	bls.n	800c600 <prvAddNewTaskToReadyList+0x74>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5fc:	4a18      	ldr	r2, [pc, #96]	; (800c660 <prvAddNewTaskToReadyList+0xd4>)
 800c5fe:	6013      	str	r3, [r2, #0]
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c604:	4613      	mov	r3, r2
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	4413      	add	r3, r2
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	4a15      	ldr	r2, [pc, #84]	; (800c664 <prvAddNewTaskToReadyList+0xd8>)
 800c60e:	441a      	add	r2, r3
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	3304      	adds	r3, #4
 800c614:	4619      	mov	r1, r3
 800c616:	4610      	mov	r0, r2
 800c618:	f7ff f913 	bl	800b842 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c61c:	f001 fb32 	bl	800dc84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c620:	4b0d      	ldr	r3, [pc, #52]	; (800c658 <prvAddNewTaskToReadyList+0xcc>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d00e      	beq.n	800c646 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c628:	4b0a      	ldr	r3, [pc, #40]	; (800c654 <prvAddNewTaskToReadyList+0xc8>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c632:	429a      	cmp	r2, r3
 800c634:	d207      	bcs.n	800c646 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c636:	4b0c      	ldr	r3, [pc, #48]	; (800c668 <prvAddNewTaskToReadyList+0xdc>)
 800c638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c63c:	601a      	str	r2, [r3, #0]
 800c63e:	f3bf 8f4f 	dsb	sy
 800c642:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c646:	bf00      	nop
 800c648:	3708      	adds	r7, #8
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}
 800c64e:	bf00      	nop
 800c650:	200092c0 	.word	0x200092c0
 800c654:	20008dec 	.word	0x20008dec
 800c658:	200092cc 	.word	0x200092cc
 800c65c:	200092dc 	.word	0x200092dc
 800c660:	200092c8 	.word	0x200092c8
 800c664:	20008df0 	.word	0x20008df0
 800c668:	e000ed04 	.word	0xe000ed04

0800c66c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c674:	2300      	movs	r3, #0
 800c676:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d017      	beq.n	800c6ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c67e:	4b13      	ldr	r3, [pc, #76]	; (800c6cc <vTaskDelay+0x60>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d00a      	beq.n	800c69c <vTaskDelay+0x30>
	__asm volatile
 800c686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c68a:	f383 8811 	msr	BASEPRI, r3
 800c68e:	f3bf 8f6f 	isb	sy
 800c692:	f3bf 8f4f 	dsb	sy
 800c696:	60bb      	str	r3, [r7, #8]
}
 800c698:	bf00      	nop
 800c69a:	e7fe      	b.n	800c69a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c69c:	f000 f880 	bl	800c7a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f000 fdce 	bl	800d244 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c6a8:	f000 f888 	bl	800c7bc <xTaskResumeAll>
 800c6ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d107      	bne.n	800c6c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c6b4:	4b06      	ldr	r3, [pc, #24]	; (800c6d0 <vTaskDelay+0x64>)
 800c6b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6ba:	601a      	str	r2, [r3, #0]
 800c6bc:	f3bf 8f4f 	dsb	sy
 800c6c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c6c4:	bf00      	nop
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}
 800c6cc:	200092e8 	.word	0x200092e8
 800c6d0:	e000ed04 	.word	0xe000ed04

0800c6d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b08a      	sub	sp, #40	; 0x28
 800c6d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c6e2:	463a      	mov	r2, r7
 800c6e4:	1d39      	adds	r1, r7, #4
 800c6e6:	f107 0308 	add.w	r3, r7, #8
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7fe fddc 	bl	800b2a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	68ba      	ldr	r2, [r7, #8]
 800c6f6:	9202      	str	r2, [sp, #8]
 800c6f8:	9301      	str	r3, [sp, #4]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	9300      	str	r3, [sp, #0]
 800c6fe:	2300      	movs	r3, #0
 800c700:	460a      	mov	r2, r1
 800c702:	4921      	ldr	r1, [pc, #132]	; (800c788 <vTaskStartScheduler+0xb4>)
 800c704:	4821      	ldr	r0, [pc, #132]	; (800c78c <vTaskStartScheduler+0xb8>)
 800c706:	f7ff fe0f 	bl	800c328 <xTaskCreateStatic>
 800c70a:	4603      	mov	r3, r0
 800c70c:	4a20      	ldr	r2, [pc, #128]	; (800c790 <vTaskStartScheduler+0xbc>)
 800c70e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c710:	4b1f      	ldr	r3, [pc, #124]	; (800c790 <vTaskStartScheduler+0xbc>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d002      	beq.n	800c71e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c718:	2301      	movs	r3, #1
 800c71a:	617b      	str	r3, [r7, #20]
 800c71c:	e001      	b.n	800c722 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c71e:	2300      	movs	r3, #0
 800c720:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	2b01      	cmp	r3, #1
 800c726:	d102      	bne.n	800c72e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c728:	f000 fde0 	bl	800d2ec <xTimerCreateTimerTask>
 800c72c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	2b01      	cmp	r3, #1
 800c732:	d116      	bne.n	800c762 <vTaskStartScheduler+0x8e>
	__asm volatile
 800c734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c738:	f383 8811 	msr	BASEPRI, r3
 800c73c:	f3bf 8f6f 	isb	sy
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	613b      	str	r3, [r7, #16]
}
 800c746:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c748:	4b12      	ldr	r3, [pc, #72]	; (800c794 <vTaskStartScheduler+0xc0>)
 800c74a:	f04f 32ff 	mov.w	r2, #4294967295
 800c74e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c750:	4b11      	ldr	r3, [pc, #68]	; (800c798 <vTaskStartScheduler+0xc4>)
 800c752:	2201      	movs	r2, #1
 800c754:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c756:	4b11      	ldr	r3, [pc, #68]	; (800c79c <vTaskStartScheduler+0xc8>)
 800c758:	2200      	movs	r2, #0
 800c75a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c75c:	f001 f9c0 	bl	800dae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c760:	e00e      	b.n	800c780 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c768:	d10a      	bne.n	800c780 <vTaskStartScheduler+0xac>
	__asm volatile
 800c76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c76e:	f383 8811 	msr	BASEPRI, r3
 800c772:	f3bf 8f6f 	isb	sy
 800c776:	f3bf 8f4f 	dsb	sy
 800c77a:	60fb      	str	r3, [r7, #12]
}
 800c77c:	bf00      	nop
 800c77e:	e7fe      	b.n	800c77e <vTaskStartScheduler+0xaa>
}
 800c780:	bf00      	nop
 800c782:	3718      	adds	r7, #24
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	0800e3a4 	.word	0x0800e3a4
 800c78c:	0800cf4d 	.word	0x0800cf4d
 800c790:	200092e4 	.word	0x200092e4
 800c794:	200092e0 	.word	0x200092e0
 800c798:	200092cc 	.word	0x200092cc
 800c79c:	200092c4 	.word	0x200092c4

0800c7a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c7a4:	4b04      	ldr	r3, [pc, #16]	; (800c7b8 <vTaskSuspendAll+0x18>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	3301      	adds	r3, #1
 800c7aa:	4a03      	ldr	r2, [pc, #12]	; (800c7b8 <vTaskSuspendAll+0x18>)
 800c7ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c7ae:	bf00      	nop
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr
 800c7b8:	200092e8 	.word	0x200092e8

0800c7bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b084      	sub	sp, #16
 800c7c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c7ca:	4b42      	ldr	r3, [pc, #264]	; (800c8d4 <xTaskResumeAll+0x118>)
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d10a      	bne.n	800c7e8 <xTaskResumeAll+0x2c>
	__asm volatile
 800c7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7d6:	f383 8811 	msr	BASEPRI, r3
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	f3bf 8f4f 	dsb	sy
 800c7e2:	603b      	str	r3, [r7, #0]
}
 800c7e4:	bf00      	nop
 800c7e6:	e7fe      	b.n	800c7e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c7e8:	f001 fa1c 	bl	800dc24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c7ec:	4b39      	ldr	r3, [pc, #228]	; (800c8d4 <xTaskResumeAll+0x118>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	3b01      	subs	r3, #1
 800c7f2:	4a38      	ldr	r2, [pc, #224]	; (800c8d4 <xTaskResumeAll+0x118>)
 800c7f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7f6:	4b37      	ldr	r3, [pc, #220]	; (800c8d4 <xTaskResumeAll+0x118>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d162      	bne.n	800c8c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c7fe:	4b36      	ldr	r3, [pc, #216]	; (800c8d8 <xTaskResumeAll+0x11c>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d05e      	beq.n	800c8c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c806:	e02f      	b.n	800c868 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c808:	4b34      	ldr	r3, [pc, #208]	; (800c8dc <xTaskResumeAll+0x120>)
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	3318      	adds	r3, #24
 800c814:	4618      	mov	r0, r3
 800c816:	f7ff f871 	bl	800b8fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	3304      	adds	r3, #4
 800c81e:	4618      	mov	r0, r3
 800c820:	f7ff f86c 	bl	800b8fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c828:	4b2d      	ldr	r3, [pc, #180]	; (800c8e0 <xTaskResumeAll+0x124>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d903      	bls.n	800c838 <xTaskResumeAll+0x7c>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c834:	4a2a      	ldr	r2, [pc, #168]	; (800c8e0 <xTaskResumeAll+0x124>)
 800c836:	6013      	str	r3, [r2, #0]
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c83c:	4613      	mov	r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	4413      	add	r3, r2
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	4a27      	ldr	r2, [pc, #156]	; (800c8e4 <xTaskResumeAll+0x128>)
 800c846:	441a      	add	r2, r3
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	3304      	adds	r3, #4
 800c84c:	4619      	mov	r1, r3
 800c84e:	4610      	mov	r0, r2
 800c850:	f7fe fff7 	bl	800b842 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c858:	4b23      	ldr	r3, [pc, #140]	; (800c8e8 <xTaskResumeAll+0x12c>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c85e:	429a      	cmp	r2, r3
 800c860:	d302      	bcc.n	800c868 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c862:	4b22      	ldr	r3, [pc, #136]	; (800c8ec <xTaskResumeAll+0x130>)
 800c864:	2201      	movs	r2, #1
 800c866:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c868:	4b1c      	ldr	r3, [pc, #112]	; (800c8dc <xTaskResumeAll+0x120>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1cb      	bne.n	800c808 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d001      	beq.n	800c87a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c876:	f000 fc21 	bl	800d0bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c87a:	4b1d      	ldr	r3, [pc, #116]	; (800c8f0 <xTaskResumeAll+0x134>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d010      	beq.n	800c8a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c886:	f000 f847 	bl	800c918 <xTaskIncrementTick>
 800c88a:	4603      	mov	r3, r0
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d002      	beq.n	800c896 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c890:	4b16      	ldr	r3, [pc, #88]	; (800c8ec <xTaskResumeAll+0x130>)
 800c892:	2201      	movs	r2, #1
 800c894:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	3b01      	subs	r3, #1
 800c89a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d1f1      	bne.n	800c886 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c8a2:	4b13      	ldr	r3, [pc, #76]	; (800c8f0 <xTaskResumeAll+0x134>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c8a8:	4b10      	ldr	r3, [pc, #64]	; (800c8ec <xTaskResumeAll+0x130>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d009      	beq.n	800c8c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c8b0:	2301      	movs	r3, #1
 800c8b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c8b4:	4b0f      	ldr	r3, [pc, #60]	; (800c8f4 <xTaskResumeAll+0x138>)
 800c8b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ba:	601a      	str	r2, [r3, #0]
 800c8bc:	f3bf 8f4f 	dsb	sy
 800c8c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8c4:	f001 f9de 	bl	800dc84 <vPortExitCritical>

	return xAlreadyYielded;
 800c8c8:	68bb      	ldr	r3, [r7, #8]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3710      	adds	r7, #16
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	200092e8 	.word	0x200092e8
 800c8d8:	200092c0 	.word	0x200092c0
 800c8dc:	20009280 	.word	0x20009280
 800c8e0:	200092c8 	.word	0x200092c8
 800c8e4:	20008df0 	.word	0x20008df0
 800c8e8:	20008dec 	.word	0x20008dec
 800c8ec:	200092d4 	.word	0x200092d4
 800c8f0:	200092d0 	.word	0x200092d0
 800c8f4:	e000ed04 	.word	0xe000ed04

0800c8f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b083      	sub	sp, #12
 800c8fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c8fe:	4b05      	ldr	r3, [pc, #20]	; (800c914 <xTaskGetTickCount+0x1c>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c904:	687b      	ldr	r3, [r7, #4]
}
 800c906:	4618      	mov	r0, r3
 800c908:	370c      	adds	r7, #12
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr
 800c912:	bf00      	nop
 800c914:	200092c4 	.word	0x200092c4

0800c918 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b086      	sub	sp, #24
 800c91c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c91e:	2300      	movs	r3, #0
 800c920:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c922:	4b53      	ldr	r3, [pc, #332]	; (800ca70 <xTaskIncrementTick+0x158>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	2b00      	cmp	r3, #0
 800c928:	f040 8095 	bne.w	800ca56 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c92c:	4b51      	ldr	r3, [pc, #324]	; (800ca74 <xTaskIncrementTick+0x15c>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	3301      	adds	r3, #1
 800c932:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c934:	4a4f      	ldr	r2, [pc, #316]	; (800ca74 <xTaskIncrementTick+0x15c>)
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d120      	bne.n	800c982 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c940:	4b4d      	ldr	r3, [pc, #308]	; (800ca78 <xTaskIncrementTick+0x160>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00a      	beq.n	800c960 <xTaskIncrementTick+0x48>
	__asm volatile
 800c94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94e:	f383 8811 	msr	BASEPRI, r3
 800c952:	f3bf 8f6f 	isb	sy
 800c956:	f3bf 8f4f 	dsb	sy
 800c95a:	603b      	str	r3, [r7, #0]
}
 800c95c:	bf00      	nop
 800c95e:	e7fe      	b.n	800c95e <xTaskIncrementTick+0x46>
 800c960:	4b45      	ldr	r3, [pc, #276]	; (800ca78 <xTaskIncrementTick+0x160>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	60fb      	str	r3, [r7, #12]
 800c966:	4b45      	ldr	r3, [pc, #276]	; (800ca7c <xTaskIncrementTick+0x164>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	4a43      	ldr	r2, [pc, #268]	; (800ca78 <xTaskIncrementTick+0x160>)
 800c96c:	6013      	str	r3, [r2, #0]
 800c96e:	4a43      	ldr	r2, [pc, #268]	; (800ca7c <xTaskIncrementTick+0x164>)
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	6013      	str	r3, [r2, #0]
 800c974:	4b42      	ldr	r3, [pc, #264]	; (800ca80 <xTaskIncrementTick+0x168>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	3301      	adds	r3, #1
 800c97a:	4a41      	ldr	r2, [pc, #260]	; (800ca80 <xTaskIncrementTick+0x168>)
 800c97c:	6013      	str	r3, [r2, #0]
 800c97e:	f000 fb9d 	bl	800d0bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c982:	4b40      	ldr	r3, [pc, #256]	; (800ca84 <xTaskIncrementTick+0x16c>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	693a      	ldr	r2, [r7, #16]
 800c988:	429a      	cmp	r2, r3
 800c98a:	d349      	bcc.n	800ca20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c98c:	4b3a      	ldr	r3, [pc, #232]	; (800ca78 <xTaskIncrementTick+0x160>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d104      	bne.n	800c9a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c996:	4b3b      	ldr	r3, [pc, #236]	; (800ca84 <xTaskIncrementTick+0x16c>)
 800c998:	f04f 32ff 	mov.w	r2, #4294967295
 800c99c:	601a      	str	r2, [r3, #0]
					break;
 800c99e:	e03f      	b.n	800ca20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9a0:	4b35      	ldr	r3, [pc, #212]	; (800ca78 <xTaskIncrementTick+0x160>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	68db      	ldr	r3, [r3, #12]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	685b      	ldr	r3, [r3, #4]
 800c9ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c9b0:	693a      	ldr	r2, [r7, #16]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	d203      	bcs.n	800c9c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c9b8:	4a32      	ldr	r2, [pc, #200]	; (800ca84 <xTaskIncrementTick+0x16c>)
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c9be:	e02f      	b.n	800ca20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	3304      	adds	r3, #4
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f7fe ff99 	bl	800b8fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d004      	beq.n	800c9dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	3318      	adds	r3, #24
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f7fe ff90 	bl	800b8fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9e0:	4b29      	ldr	r3, [pc, #164]	; (800ca88 <xTaskIncrementTick+0x170>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d903      	bls.n	800c9f0 <xTaskIncrementTick+0xd8>
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9ec:	4a26      	ldr	r2, [pc, #152]	; (800ca88 <xTaskIncrementTick+0x170>)
 800c9ee:	6013      	str	r3, [r2, #0]
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9f4:	4613      	mov	r3, r2
 800c9f6:	009b      	lsls	r3, r3, #2
 800c9f8:	4413      	add	r3, r2
 800c9fa:	009b      	lsls	r3, r3, #2
 800c9fc:	4a23      	ldr	r2, [pc, #140]	; (800ca8c <xTaskIncrementTick+0x174>)
 800c9fe:	441a      	add	r2, r3
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	3304      	adds	r3, #4
 800ca04:	4619      	mov	r1, r3
 800ca06:	4610      	mov	r0, r2
 800ca08:	f7fe ff1b 	bl	800b842 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca10:	4b1f      	ldr	r3, [pc, #124]	; (800ca90 <xTaskIncrementTick+0x178>)
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d3b8      	bcc.n	800c98c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca1e:	e7b5      	b.n	800c98c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ca20:	4b1b      	ldr	r3, [pc, #108]	; (800ca90 <xTaskIncrementTick+0x178>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca26:	4919      	ldr	r1, [pc, #100]	; (800ca8c <xTaskIncrementTick+0x174>)
 800ca28:	4613      	mov	r3, r2
 800ca2a:	009b      	lsls	r3, r3, #2
 800ca2c:	4413      	add	r3, r2
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	440b      	add	r3, r1
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d901      	bls.n	800ca3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ca38:	2301      	movs	r3, #1
 800ca3a:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800ca3c:	4b15      	ldr	r3, [pc, #84]	; (800ca94 <xTaskIncrementTick+0x17c>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d101      	bne.n	800ca48 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 800ca44:	f7f3 fde7 	bl	8000616 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ca48:	4b13      	ldr	r3, [pc, #76]	; (800ca98 <xTaskIncrementTick+0x180>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d009      	beq.n	800ca64 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 800ca50:	2301      	movs	r3, #1
 800ca52:	617b      	str	r3, [r7, #20]
 800ca54:	e006      	b.n	800ca64 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ca56:	4b0f      	ldr	r3, [pc, #60]	; (800ca94 <xTaskIncrementTick+0x17c>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	3301      	adds	r3, #1
 800ca5c:	4a0d      	ldr	r2, [pc, #52]	; (800ca94 <xTaskIncrementTick+0x17c>)
 800ca5e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800ca60:	f7f3 fdd9 	bl	8000616 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800ca64:	697b      	ldr	r3, [r7, #20]
}
 800ca66:	4618      	mov	r0, r3
 800ca68:	3718      	adds	r7, #24
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	bd80      	pop	{r7, pc}
 800ca6e:	bf00      	nop
 800ca70:	200092e8 	.word	0x200092e8
 800ca74:	200092c4 	.word	0x200092c4
 800ca78:	20009278 	.word	0x20009278
 800ca7c:	2000927c 	.word	0x2000927c
 800ca80:	200092d8 	.word	0x200092d8
 800ca84:	200092e0 	.word	0x200092e0
 800ca88:	200092c8 	.word	0x200092c8
 800ca8c:	20008df0 	.word	0x20008df0
 800ca90:	20008dec 	.word	0x20008dec
 800ca94:	200092d0 	.word	0x200092d0
 800ca98:	200092d4 	.word	0x200092d4

0800ca9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b086      	sub	sp, #24
 800caa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800caa2:	4b3a      	ldr	r3, [pc, #232]	; (800cb8c <vTaskSwitchContext+0xf0>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d003      	beq.n	800cab2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800caaa:	4b39      	ldr	r3, [pc, #228]	; (800cb90 <vTaskSwitchContext+0xf4>)
 800caac:	2201      	movs	r2, #1
 800caae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cab0:	e068      	b.n	800cb84 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800cab2:	4b37      	ldr	r3, [pc, #220]	; (800cb90 <vTaskSwitchContext+0xf4>)
 800cab4:	2200      	movs	r2, #0
 800cab6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800cab8:	4b36      	ldr	r3, [pc, #216]	; (800cb94 <vTaskSwitchContext+0xf8>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cabe:	613b      	str	r3, [r7, #16]
 800cac0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800cac4:	60fb      	str	r3, [r7, #12]
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	68fa      	ldr	r2, [r7, #12]
 800cacc:	429a      	cmp	r2, r3
 800cace:	d111      	bne.n	800caf4 <vTaskSwitchContext+0x58>
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	3304      	adds	r3, #4
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	68fa      	ldr	r2, [r7, #12]
 800cad8:	429a      	cmp	r2, r3
 800cada:	d10b      	bne.n	800caf4 <vTaskSwitchContext+0x58>
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	3308      	adds	r3, #8
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d105      	bne.n	800caf4 <vTaskSwitchContext+0x58>
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	330c      	adds	r3, #12
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	68fa      	ldr	r2, [r7, #12]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d008      	beq.n	800cb06 <vTaskSwitchContext+0x6a>
 800caf4:	4b27      	ldr	r3, [pc, #156]	; (800cb94 <vTaskSwitchContext+0xf8>)
 800caf6:	681a      	ldr	r2, [r3, #0]
 800caf8:	4b26      	ldr	r3, [pc, #152]	; (800cb94 <vTaskSwitchContext+0xf8>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	3334      	adds	r3, #52	; 0x34
 800cafe:	4619      	mov	r1, r3
 800cb00:	4610      	mov	r0, r2
 800cb02:	f7f3 fd8f 	bl	8000624 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb06:	4b24      	ldr	r3, [pc, #144]	; (800cb98 <vTaskSwitchContext+0xfc>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	617b      	str	r3, [r7, #20]
 800cb0c:	e010      	b.n	800cb30 <vTaskSwitchContext+0x94>
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d10a      	bne.n	800cb2a <vTaskSwitchContext+0x8e>
	__asm volatile
 800cb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb18:	f383 8811 	msr	BASEPRI, r3
 800cb1c:	f3bf 8f6f 	isb	sy
 800cb20:	f3bf 8f4f 	dsb	sy
 800cb24:	607b      	str	r3, [r7, #4]
}
 800cb26:	bf00      	nop
 800cb28:	e7fe      	b.n	800cb28 <vTaskSwitchContext+0x8c>
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	617b      	str	r3, [r7, #20]
 800cb30:	491a      	ldr	r1, [pc, #104]	; (800cb9c <vTaskSwitchContext+0x100>)
 800cb32:	697a      	ldr	r2, [r7, #20]
 800cb34:	4613      	mov	r3, r2
 800cb36:	009b      	lsls	r3, r3, #2
 800cb38:	4413      	add	r3, r2
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	440b      	add	r3, r1
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d0e4      	beq.n	800cb0e <vTaskSwitchContext+0x72>
 800cb44:	697a      	ldr	r2, [r7, #20]
 800cb46:	4613      	mov	r3, r2
 800cb48:	009b      	lsls	r3, r3, #2
 800cb4a:	4413      	add	r3, r2
 800cb4c:	009b      	lsls	r3, r3, #2
 800cb4e:	4a13      	ldr	r2, [pc, #76]	; (800cb9c <vTaskSwitchContext+0x100>)
 800cb50:	4413      	add	r3, r2
 800cb52:	60bb      	str	r3, [r7, #8]
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	685a      	ldr	r2, [r3, #4]
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	605a      	str	r2, [r3, #4]
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	685a      	ldr	r2, [r3, #4]
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	3308      	adds	r3, #8
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d104      	bne.n	800cb74 <vTaskSwitchContext+0xd8>
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	685a      	ldr	r2, [r3, #4]
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	605a      	str	r2, [r3, #4]
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	685b      	ldr	r3, [r3, #4]
 800cb78:	68db      	ldr	r3, [r3, #12]
 800cb7a:	4a06      	ldr	r2, [pc, #24]	; (800cb94 <vTaskSwitchContext+0xf8>)
 800cb7c:	6013      	str	r3, [r2, #0]
 800cb7e:	4a06      	ldr	r2, [pc, #24]	; (800cb98 <vTaskSwitchContext+0xfc>)
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	6013      	str	r3, [r2, #0]
}
 800cb84:	bf00      	nop
 800cb86:	3718      	adds	r7, #24
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	200092e8 	.word	0x200092e8
 800cb90:	200092d4 	.word	0x200092d4
 800cb94:	20008dec 	.word	0x20008dec
 800cb98:	200092c8 	.word	0x200092c8
 800cb9c:	20008df0 	.word	0x20008df0

0800cba0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b084      	sub	sp, #16
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
 800cba8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d10a      	bne.n	800cbc6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cbb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb4:	f383 8811 	msr	BASEPRI, r3
 800cbb8:	f3bf 8f6f 	isb	sy
 800cbbc:	f3bf 8f4f 	dsb	sy
 800cbc0:	60fb      	str	r3, [r7, #12]
}
 800cbc2:	bf00      	nop
 800cbc4:	e7fe      	b.n	800cbc4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cbc6:	4b07      	ldr	r3, [pc, #28]	; (800cbe4 <vTaskPlaceOnEventList+0x44>)
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	3318      	adds	r3, #24
 800cbcc:	4619      	mov	r1, r3
 800cbce:	6878      	ldr	r0, [r7, #4]
 800cbd0:	f7fe fe5b 	bl	800b88a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cbd4:	2101      	movs	r1, #1
 800cbd6:	6838      	ldr	r0, [r7, #0]
 800cbd8:	f000 fb34 	bl	800d244 <prvAddCurrentTaskToDelayedList>
}
 800cbdc:	bf00      	nop
 800cbde:	3710      	adds	r7, #16
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	20008dec 	.word	0x20008dec

0800cbe8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d10a      	bne.n	800cc10 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800cbfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbfe:	f383 8811 	msr	BASEPRI, r3
 800cc02:	f3bf 8f6f 	isb	sy
 800cc06:	f3bf 8f4f 	dsb	sy
 800cc0a:	617b      	str	r3, [r7, #20]
}
 800cc0c:	bf00      	nop
 800cc0e:	e7fe      	b.n	800cc0e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800cc10:	4b11      	ldr	r3, [pc, #68]	; (800cc58 <vTaskPlaceOnUnorderedEventList+0x70>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d10a      	bne.n	800cc2e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800cc18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc1c:	f383 8811 	msr	BASEPRI, r3
 800cc20:	f3bf 8f6f 	isb	sy
 800cc24:	f3bf 8f4f 	dsb	sy
 800cc28:	613b      	str	r3, [r7, #16]
}
 800cc2a:	bf00      	nop
 800cc2c:	e7fe      	b.n	800cc2c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800cc2e:	4b0b      	ldr	r3, [pc, #44]	; (800cc5c <vTaskPlaceOnUnorderedEventList+0x74>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	68ba      	ldr	r2, [r7, #8]
 800cc34:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800cc38:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc3a:	4b08      	ldr	r3, [pc, #32]	; (800cc5c <vTaskPlaceOnUnorderedEventList+0x74>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	3318      	adds	r3, #24
 800cc40:	4619      	mov	r1, r3
 800cc42:	68f8      	ldr	r0, [r7, #12]
 800cc44:	f7fe fdfd 	bl	800b842 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc48:	2101      	movs	r1, #1
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 fafa 	bl	800d244 <prvAddCurrentTaskToDelayedList>
}
 800cc50:	bf00      	nop
 800cc52:	3718      	adds	r7, #24
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}
 800cc58:	200092e8 	.word	0x200092e8
 800cc5c:	20008dec 	.word	0x20008dec

0800cc60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b086      	sub	sp, #24
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d10a      	bne.n	800cc88 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc76:	f383 8811 	msr	BASEPRI, r3
 800cc7a:	f3bf 8f6f 	isb	sy
 800cc7e:	f3bf 8f4f 	dsb	sy
 800cc82:	617b      	str	r3, [r7, #20]
}
 800cc84:	bf00      	nop
 800cc86:	e7fe      	b.n	800cc86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc88:	4b0a      	ldr	r3, [pc, #40]	; (800ccb4 <vTaskPlaceOnEventListRestricted+0x54>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	3318      	adds	r3, #24
 800cc8e:	4619      	mov	r1, r3
 800cc90:	68f8      	ldr	r0, [r7, #12]
 800cc92:	f7fe fdd6 	bl	800b842 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d002      	beq.n	800cca2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cc9c:	f04f 33ff 	mov.w	r3, #4294967295
 800cca0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cca2:	6879      	ldr	r1, [r7, #4]
 800cca4:	68b8      	ldr	r0, [r7, #8]
 800cca6:	f000 facd 	bl	800d244 <prvAddCurrentTaskToDelayedList>
	}
 800ccaa:	bf00      	nop
 800ccac:	3718      	adds	r7, #24
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	20008dec 	.word	0x20008dec

0800ccb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b086      	sub	sp, #24
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	68db      	ldr	r3, [r3, #12]
 800ccc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ccc8:	693b      	ldr	r3, [r7, #16]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d10a      	bne.n	800cce4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	60fb      	str	r3, [r7, #12]
}
 800cce0:	bf00      	nop
 800cce2:	e7fe      	b.n	800cce2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	3318      	adds	r3, #24
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7fe fe07 	bl	800b8fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccee:	4b1e      	ldr	r3, [pc, #120]	; (800cd68 <xTaskRemoveFromEventList+0xb0>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d11d      	bne.n	800cd32 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	3304      	adds	r3, #4
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f7fe fdfe 	bl	800b8fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd04:	4b19      	ldr	r3, [pc, #100]	; (800cd6c <xTaskRemoveFromEventList+0xb4>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	429a      	cmp	r2, r3
 800cd0a:	d903      	bls.n	800cd14 <xTaskRemoveFromEventList+0x5c>
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd10:	4a16      	ldr	r2, [pc, #88]	; (800cd6c <xTaskRemoveFromEventList+0xb4>)
 800cd12:	6013      	str	r3, [r2, #0]
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd18:	4613      	mov	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	4413      	add	r3, r2
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	4a13      	ldr	r2, [pc, #76]	; (800cd70 <xTaskRemoveFromEventList+0xb8>)
 800cd22:	441a      	add	r2, r3
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	3304      	adds	r3, #4
 800cd28:	4619      	mov	r1, r3
 800cd2a:	4610      	mov	r0, r2
 800cd2c:	f7fe fd89 	bl	800b842 <vListInsertEnd>
 800cd30:	e005      	b.n	800cd3e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	3318      	adds	r3, #24
 800cd36:	4619      	mov	r1, r3
 800cd38:	480e      	ldr	r0, [pc, #56]	; (800cd74 <xTaskRemoveFromEventList+0xbc>)
 800cd3a:	f7fe fd82 	bl	800b842 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd42:	4b0d      	ldr	r3, [pc, #52]	; (800cd78 <xTaskRemoveFromEventList+0xc0>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d905      	bls.n	800cd58 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd50:	4b0a      	ldr	r3, [pc, #40]	; (800cd7c <xTaskRemoveFromEventList+0xc4>)
 800cd52:	2201      	movs	r2, #1
 800cd54:	601a      	str	r2, [r3, #0]
 800cd56:	e001      	b.n	800cd5c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cd58:	2300      	movs	r3, #0
 800cd5a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cd5c:	697b      	ldr	r3, [r7, #20]
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3718      	adds	r7, #24
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
 800cd66:	bf00      	nop
 800cd68:	200092e8 	.word	0x200092e8
 800cd6c:	200092c8 	.word	0x200092c8
 800cd70:	20008df0 	.word	0x20008df0
 800cd74:	20009280 	.word	0x20009280
 800cd78:	20008dec 	.word	0x20008dec
 800cd7c:	200092d4 	.word	0x200092d4

0800cd80 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b086      	sub	sp, #24
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800cd8a:	4b29      	ldr	r3, [pc, #164]	; (800ce30 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d10a      	bne.n	800cda8 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800cd92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd96:	f383 8811 	msr	BASEPRI, r3
 800cd9a:	f3bf 8f6f 	isb	sy
 800cd9e:	f3bf 8f4f 	dsb	sy
 800cda2:	613b      	str	r3, [r7, #16]
}
 800cda4:	bf00      	nop
 800cda6:	e7fe      	b.n	800cda6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	68db      	ldr	r3, [r3, #12]
 800cdb6:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800cdb8:	697b      	ldr	r3, [r7, #20]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d10a      	bne.n	800cdd4 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800cdbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc2:	f383 8811 	msr	BASEPRI, r3
 800cdc6:	f3bf 8f6f 	isb	sy
 800cdca:	f3bf 8f4f 	dsb	sy
 800cdce:	60fb      	str	r3, [r7, #12]
}
 800cdd0:	bf00      	nop
 800cdd2:	e7fe      	b.n	800cdd2 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7fe fd91 	bl	800b8fc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	3304      	adds	r3, #4
 800cdde:	4618      	mov	r0, r3
 800cde0:	f7fe fd8c 	bl	800b8fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cde8:	4b12      	ldr	r3, [pc, #72]	; (800ce34 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d903      	bls.n	800cdf8 <vTaskRemoveFromUnorderedEventList+0x78>
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdf4:	4a0f      	ldr	r2, [pc, #60]	; (800ce34 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800cdf6:	6013      	str	r3, [r2, #0]
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdfc:	4613      	mov	r3, r2
 800cdfe:	009b      	lsls	r3, r3, #2
 800ce00:	4413      	add	r3, r2
 800ce02:	009b      	lsls	r3, r3, #2
 800ce04:	4a0c      	ldr	r2, [pc, #48]	; (800ce38 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800ce06:	441a      	add	r2, r3
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	3304      	adds	r3, #4
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	4610      	mov	r0, r2
 800ce10:	f7fe fd17 	bl	800b842 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ce14:	697b      	ldr	r3, [r7, #20]
 800ce16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce18:	4b08      	ldr	r3, [pc, #32]	; (800ce3c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	d902      	bls.n	800ce28 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800ce22:	4b07      	ldr	r3, [pc, #28]	; (800ce40 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800ce24:	2201      	movs	r2, #1
 800ce26:	601a      	str	r2, [r3, #0]
	}
}
 800ce28:	bf00      	nop
 800ce2a:	3718      	adds	r7, #24
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	200092e8 	.word	0x200092e8
 800ce34:	200092c8 	.word	0x200092c8
 800ce38:	20008df0 	.word	0x20008df0
 800ce3c:	20008dec 	.word	0x20008dec
 800ce40:	200092d4 	.word	0x200092d4

0800ce44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ce44:	b480      	push	{r7}
 800ce46:	b083      	sub	sp, #12
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ce4c:	4b06      	ldr	r3, [pc, #24]	; (800ce68 <vTaskInternalSetTimeOutState+0x24>)
 800ce4e:	681a      	ldr	r2, [r3, #0]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ce54:	4b05      	ldr	r3, [pc, #20]	; (800ce6c <vTaskInternalSetTimeOutState+0x28>)
 800ce56:	681a      	ldr	r2, [r3, #0]
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	605a      	str	r2, [r3, #4]
}
 800ce5c:	bf00      	nop
 800ce5e:	370c      	adds	r7, #12
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr
 800ce68:	200092d8 	.word	0x200092d8
 800ce6c:	200092c4 	.word	0x200092c4

0800ce70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b088      	sub	sp, #32
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
 800ce78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d10a      	bne.n	800ce96 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ce80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce84:	f383 8811 	msr	BASEPRI, r3
 800ce88:	f3bf 8f6f 	isb	sy
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	613b      	str	r3, [r7, #16]
}
 800ce92:	bf00      	nop
 800ce94:	e7fe      	b.n	800ce94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d10a      	bne.n	800ceb2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ce9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea0:	f383 8811 	msr	BASEPRI, r3
 800cea4:	f3bf 8f6f 	isb	sy
 800cea8:	f3bf 8f4f 	dsb	sy
 800ceac:	60fb      	str	r3, [r7, #12]
}
 800ceae:	bf00      	nop
 800ceb0:	e7fe      	b.n	800ceb0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ceb2:	f000 feb7 	bl	800dc24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ceb6:	4b1d      	ldr	r3, [pc, #116]	; (800cf2c <xTaskCheckForTimeOut+0xbc>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	69ba      	ldr	r2, [r7, #24]
 800cec2:	1ad3      	subs	r3, r2, r3
 800cec4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cece:	d102      	bne.n	800ced6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ced0:	2300      	movs	r3, #0
 800ced2:	61fb      	str	r3, [r7, #28]
 800ced4:	e023      	b.n	800cf1e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	4b15      	ldr	r3, [pc, #84]	; (800cf30 <xTaskCheckForTimeOut+0xc0>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	429a      	cmp	r2, r3
 800cee0:	d007      	beq.n	800cef2 <xTaskCheckForTimeOut+0x82>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	685b      	ldr	r3, [r3, #4]
 800cee6:	69ba      	ldr	r2, [r7, #24]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d302      	bcc.n	800cef2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ceec:	2301      	movs	r3, #1
 800ceee:	61fb      	str	r3, [r7, #28]
 800cef0:	e015      	b.n	800cf1e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	697a      	ldr	r2, [r7, #20]
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d20b      	bcs.n	800cf14 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	681a      	ldr	r2, [r3, #0]
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	1ad2      	subs	r2, r2, r3
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f7ff ff9b 	bl	800ce44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	61fb      	str	r3, [r7, #28]
 800cf12:	e004      	b.n	800cf1e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	2200      	movs	r2, #0
 800cf18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cf1e:	f000 feb1 	bl	800dc84 <vPortExitCritical>

	return xReturn;
 800cf22:	69fb      	ldr	r3, [r7, #28]
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3720      	adds	r7, #32
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}
 800cf2c:	200092c4 	.word	0x200092c4
 800cf30:	200092d8 	.word	0x200092d8

0800cf34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cf34:	b480      	push	{r7}
 800cf36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cf38:	4b03      	ldr	r3, [pc, #12]	; (800cf48 <vTaskMissedYield+0x14>)
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	601a      	str	r2, [r3, #0]
}
 800cf3e:	bf00      	nop
 800cf40:	46bd      	mov	sp, r7
 800cf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf46:	4770      	bx	lr
 800cf48:	200092d4 	.word	0x200092d4

0800cf4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cf54:	f000 f854 	bl	800d000 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cf58:	4b07      	ldr	r3, [pc, #28]	; (800cf78 <prvIdleTask+0x2c>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	2b01      	cmp	r3, #1
 800cf5e:	d907      	bls.n	800cf70 <prvIdleTask+0x24>
			{
				taskYIELD();
 800cf60:	4b06      	ldr	r3, [pc, #24]	; (800cf7c <prvIdleTask+0x30>)
 800cf62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf66:	601a      	str	r2, [r3, #0]
 800cf68:	f3bf 8f4f 	dsb	sy
 800cf6c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800cf70:	f7f3 fb4a 	bl	8000608 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800cf74:	e7ee      	b.n	800cf54 <prvIdleTask+0x8>
 800cf76:	bf00      	nop
 800cf78:	20008df0 	.word	0x20008df0
 800cf7c:	e000ed04 	.word	0xe000ed04

0800cf80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b082      	sub	sp, #8
 800cf84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf86:	2300      	movs	r3, #0
 800cf88:	607b      	str	r3, [r7, #4]
 800cf8a:	e00c      	b.n	800cfa6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	009b      	lsls	r3, r3, #2
 800cf92:	4413      	add	r3, r2
 800cf94:	009b      	lsls	r3, r3, #2
 800cf96:	4a12      	ldr	r2, [pc, #72]	; (800cfe0 <prvInitialiseTaskLists+0x60>)
 800cf98:	4413      	add	r3, r2
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f7fe fc24 	bl	800b7e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	3301      	adds	r3, #1
 800cfa4:	607b      	str	r3, [r7, #4]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2b37      	cmp	r3, #55	; 0x37
 800cfaa:	d9ef      	bls.n	800cf8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cfac:	480d      	ldr	r0, [pc, #52]	; (800cfe4 <prvInitialiseTaskLists+0x64>)
 800cfae:	f7fe fc1b 	bl	800b7e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cfb2:	480d      	ldr	r0, [pc, #52]	; (800cfe8 <prvInitialiseTaskLists+0x68>)
 800cfb4:	f7fe fc18 	bl	800b7e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cfb8:	480c      	ldr	r0, [pc, #48]	; (800cfec <prvInitialiseTaskLists+0x6c>)
 800cfba:	f7fe fc15 	bl	800b7e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cfbe:	480c      	ldr	r0, [pc, #48]	; (800cff0 <prvInitialiseTaskLists+0x70>)
 800cfc0:	f7fe fc12 	bl	800b7e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cfc4:	480b      	ldr	r0, [pc, #44]	; (800cff4 <prvInitialiseTaskLists+0x74>)
 800cfc6:	f7fe fc0f 	bl	800b7e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cfca:	4b0b      	ldr	r3, [pc, #44]	; (800cff8 <prvInitialiseTaskLists+0x78>)
 800cfcc:	4a05      	ldr	r2, [pc, #20]	; (800cfe4 <prvInitialiseTaskLists+0x64>)
 800cfce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cfd0:	4b0a      	ldr	r3, [pc, #40]	; (800cffc <prvInitialiseTaskLists+0x7c>)
 800cfd2:	4a05      	ldr	r2, [pc, #20]	; (800cfe8 <prvInitialiseTaskLists+0x68>)
 800cfd4:	601a      	str	r2, [r3, #0]
}
 800cfd6:	bf00      	nop
 800cfd8:	3708      	adds	r7, #8
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	20008df0 	.word	0x20008df0
 800cfe4:	20009250 	.word	0x20009250
 800cfe8:	20009264 	.word	0x20009264
 800cfec:	20009280 	.word	0x20009280
 800cff0:	20009294 	.word	0x20009294
 800cff4:	200092ac 	.word	0x200092ac
 800cff8:	20009278 	.word	0x20009278
 800cffc:	2000927c 	.word	0x2000927c

0800d000 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b082      	sub	sp, #8
 800d004:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d006:	e019      	b.n	800d03c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d008:	f000 fe0c 	bl	800dc24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d00c:	4b10      	ldr	r3, [pc, #64]	; (800d050 <prvCheckTasksWaitingTermination+0x50>)
 800d00e:	68db      	ldr	r3, [r3, #12]
 800d010:	68db      	ldr	r3, [r3, #12]
 800d012:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	3304      	adds	r3, #4
 800d018:	4618      	mov	r0, r3
 800d01a:	f7fe fc6f 	bl	800b8fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d01e:	4b0d      	ldr	r3, [pc, #52]	; (800d054 <prvCheckTasksWaitingTermination+0x54>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	3b01      	subs	r3, #1
 800d024:	4a0b      	ldr	r2, [pc, #44]	; (800d054 <prvCheckTasksWaitingTermination+0x54>)
 800d026:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d028:	4b0b      	ldr	r3, [pc, #44]	; (800d058 <prvCheckTasksWaitingTermination+0x58>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	3b01      	subs	r3, #1
 800d02e:	4a0a      	ldr	r2, [pc, #40]	; (800d058 <prvCheckTasksWaitingTermination+0x58>)
 800d030:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d032:	f000 fe27 	bl	800dc84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 f810 	bl	800d05c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d03c:	4b06      	ldr	r3, [pc, #24]	; (800d058 <prvCheckTasksWaitingTermination+0x58>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d1e1      	bne.n	800d008 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d044:	bf00      	nop
 800d046:	bf00      	nop
 800d048:	3708      	adds	r7, #8
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	20009294 	.word	0x20009294
 800d054:	200092c0 	.word	0x200092c0
 800d058:	200092a8 	.word	0x200092a8

0800d05c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d108      	bne.n	800d080 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d072:	4618      	mov	r0, r3
 800d074:	f000 ffa0 	bl	800dfb8 <vPortFree>
				vPortFree( pxTCB );
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f000 ff9d 	bl	800dfb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d07e:	e018      	b.n	800d0b2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d086:	2b01      	cmp	r3, #1
 800d088:	d103      	bne.n	800d092 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f000 ff94 	bl	800dfb8 <vPortFree>
	}
 800d090:	e00f      	b.n	800d0b2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d098:	2b02      	cmp	r3, #2
 800d09a:	d00a      	beq.n	800d0b2 <prvDeleteTCB+0x56>
	__asm volatile
 800d09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0a0:	f383 8811 	msr	BASEPRI, r3
 800d0a4:	f3bf 8f6f 	isb	sy
 800d0a8:	f3bf 8f4f 	dsb	sy
 800d0ac:	60fb      	str	r3, [r7, #12]
}
 800d0ae:	bf00      	nop
 800d0b0:	e7fe      	b.n	800d0b0 <prvDeleteTCB+0x54>
	}
 800d0b2:	bf00      	nop
 800d0b4:	3710      	adds	r7, #16
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
	...

0800d0bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b083      	sub	sp, #12
 800d0c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d0c2:	4b0c      	ldr	r3, [pc, #48]	; (800d0f4 <prvResetNextTaskUnblockTime+0x38>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d104      	bne.n	800d0d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d0cc:	4b0a      	ldr	r3, [pc, #40]	; (800d0f8 <prvResetNextTaskUnblockTime+0x3c>)
 800d0ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d0d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d0d4:	e008      	b.n	800d0e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0d6:	4b07      	ldr	r3, [pc, #28]	; (800d0f4 <prvResetNextTaskUnblockTime+0x38>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	68db      	ldr	r3, [r3, #12]
 800d0dc:	68db      	ldr	r3, [r3, #12]
 800d0de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	4a04      	ldr	r2, [pc, #16]	; (800d0f8 <prvResetNextTaskUnblockTime+0x3c>)
 800d0e6:	6013      	str	r3, [r2, #0]
}
 800d0e8:	bf00      	nop
 800d0ea:	370c      	adds	r7, #12
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr
 800d0f4:	20009278 	.word	0x20009278
 800d0f8:	200092e0 	.word	0x200092e0

0800d0fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b083      	sub	sp, #12
 800d100:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d102:	4b0b      	ldr	r3, [pc, #44]	; (800d130 <xTaskGetSchedulerState+0x34>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d102      	bne.n	800d110 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d10a:	2301      	movs	r3, #1
 800d10c:	607b      	str	r3, [r7, #4]
 800d10e:	e008      	b.n	800d122 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d110:	4b08      	ldr	r3, [pc, #32]	; (800d134 <xTaskGetSchedulerState+0x38>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d102      	bne.n	800d11e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d118:	2302      	movs	r3, #2
 800d11a:	607b      	str	r3, [r7, #4]
 800d11c:	e001      	b.n	800d122 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d11e:	2300      	movs	r3, #0
 800d120:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d122:	687b      	ldr	r3, [r7, #4]
	}
 800d124:	4618      	mov	r0, r3
 800d126:	370c      	adds	r7, #12
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr
 800d130:	200092cc 	.word	0x200092cc
 800d134:	200092e8 	.word	0x200092e8

0800d138 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b086      	sub	sp, #24
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d144:	2300      	movs	r3, #0
 800d146:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d056      	beq.n	800d1fc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d14e:	4b2e      	ldr	r3, [pc, #184]	; (800d208 <xTaskPriorityDisinherit+0xd0>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	693a      	ldr	r2, [r7, #16]
 800d154:	429a      	cmp	r2, r3
 800d156:	d00a      	beq.n	800d16e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d15c:	f383 8811 	msr	BASEPRI, r3
 800d160:	f3bf 8f6f 	isb	sy
 800d164:	f3bf 8f4f 	dsb	sy
 800d168:	60fb      	str	r3, [r7, #12]
}
 800d16a:	bf00      	nop
 800d16c:	e7fe      	b.n	800d16c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d172:	2b00      	cmp	r3, #0
 800d174:	d10a      	bne.n	800d18c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17a:	f383 8811 	msr	BASEPRI, r3
 800d17e:	f3bf 8f6f 	isb	sy
 800d182:	f3bf 8f4f 	dsb	sy
 800d186:	60bb      	str	r3, [r7, #8]
}
 800d188:	bf00      	nop
 800d18a:	e7fe      	b.n	800d18a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d190:	1e5a      	subs	r2, r3, #1
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d02c      	beq.n	800d1fc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d128      	bne.n	800d1fc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	3304      	adds	r3, #4
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f7fe fba4 	bl	800b8fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1c0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d1c8:	693b      	ldr	r3, [r7, #16]
 800d1ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1cc:	4b0f      	ldr	r3, [pc, #60]	; (800d20c <xTaskPriorityDisinherit+0xd4>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d903      	bls.n	800d1dc <xTaskPriorityDisinherit+0xa4>
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1d8:	4a0c      	ldr	r2, [pc, #48]	; (800d20c <xTaskPriorityDisinherit+0xd4>)
 800d1da:	6013      	str	r3, [r2, #0]
 800d1dc:	693b      	ldr	r3, [r7, #16]
 800d1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1e0:	4613      	mov	r3, r2
 800d1e2:	009b      	lsls	r3, r3, #2
 800d1e4:	4413      	add	r3, r2
 800d1e6:	009b      	lsls	r3, r3, #2
 800d1e8:	4a09      	ldr	r2, [pc, #36]	; (800d210 <xTaskPriorityDisinherit+0xd8>)
 800d1ea:	441a      	add	r2, r3
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	3304      	adds	r3, #4
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	4610      	mov	r0, r2
 800d1f4:	f7fe fb25 	bl	800b842 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d1f8:	2301      	movs	r3, #1
 800d1fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d1fc:	697b      	ldr	r3, [r7, #20]
	}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3718      	adds	r7, #24
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}
 800d206:	bf00      	nop
 800d208:	20008dec 	.word	0x20008dec
 800d20c:	200092c8 	.word	0x200092c8
 800d210:	20008df0 	.word	0x20008df0

0800d214 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800d214:	b480      	push	{r7}
 800d216:	b083      	sub	sp, #12
 800d218:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800d21a:	4b09      	ldr	r3, [pc, #36]	; (800d240 <uxTaskResetEventItemValue+0x2c>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	699b      	ldr	r3, [r3, #24]
 800d220:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d222:	4b07      	ldr	r3, [pc, #28]	; (800d240 <uxTaskResetEventItemValue+0x2c>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d228:	4b05      	ldr	r3, [pc, #20]	; (800d240 <uxTaskResetEventItemValue+0x2c>)
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800d230:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800d232:	687b      	ldr	r3, [r7, #4]
}
 800d234:	4618      	mov	r0, r3
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr
 800d240:	20008dec 	.word	0x20008dec

0800d244 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d24e:	4b21      	ldr	r3, [pc, #132]	; (800d2d4 <prvAddCurrentTaskToDelayedList+0x90>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d254:	4b20      	ldr	r3, [pc, #128]	; (800d2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	3304      	adds	r3, #4
 800d25a:	4618      	mov	r0, r3
 800d25c:	f7fe fb4e 	bl	800b8fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d266:	d10a      	bne.n	800d27e <prvAddCurrentTaskToDelayedList+0x3a>
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d007      	beq.n	800d27e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d26e:	4b1a      	ldr	r3, [pc, #104]	; (800d2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	3304      	adds	r3, #4
 800d274:	4619      	mov	r1, r3
 800d276:	4819      	ldr	r0, [pc, #100]	; (800d2dc <prvAddCurrentTaskToDelayedList+0x98>)
 800d278:	f7fe fae3 	bl	800b842 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d27c:	e026      	b.n	800d2cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d27e:	68fa      	ldr	r2, [r7, #12]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	4413      	add	r3, r2
 800d284:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d286:	4b14      	ldr	r3, [pc, #80]	; (800d2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	68ba      	ldr	r2, [r7, #8]
 800d28c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d28e:	68ba      	ldr	r2, [r7, #8]
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	429a      	cmp	r2, r3
 800d294:	d209      	bcs.n	800d2aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d296:	4b12      	ldr	r3, [pc, #72]	; (800d2e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d298:	681a      	ldr	r2, [r3, #0]
 800d29a:	4b0f      	ldr	r3, [pc, #60]	; (800d2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	3304      	adds	r3, #4
 800d2a0:	4619      	mov	r1, r3
 800d2a2:	4610      	mov	r0, r2
 800d2a4:	f7fe faf1 	bl	800b88a <vListInsert>
}
 800d2a8:	e010      	b.n	800d2cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d2aa:	4b0e      	ldr	r3, [pc, #56]	; (800d2e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	4b0a      	ldr	r3, [pc, #40]	; (800d2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	3304      	adds	r3, #4
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	4610      	mov	r0, r2
 800d2b8:	f7fe fae7 	bl	800b88a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d2bc:	4b0a      	ldr	r3, [pc, #40]	; (800d2e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	68ba      	ldr	r2, [r7, #8]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d202      	bcs.n	800d2cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d2c6:	4a08      	ldr	r2, [pc, #32]	; (800d2e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	6013      	str	r3, [r2, #0]
}
 800d2cc:	bf00      	nop
 800d2ce:	3710      	adds	r7, #16
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	200092c4 	.word	0x200092c4
 800d2d8:	20008dec 	.word	0x20008dec
 800d2dc:	200092ac 	.word	0x200092ac
 800d2e0:	2000927c 	.word	0x2000927c
 800d2e4:	20009278 	.word	0x20009278
 800d2e8:	200092e0 	.word	0x200092e0

0800d2ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b08a      	sub	sp, #40	; 0x28
 800d2f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d2f6:	f000 fb09 	bl	800d90c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d2fa:	4b1c      	ldr	r3, [pc, #112]	; (800d36c <xTimerCreateTimerTask+0x80>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d021      	beq.n	800d346 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d302:	2300      	movs	r3, #0
 800d304:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d306:	2300      	movs	r3, #0
 800d308:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d30a:	1d3a      	adds	r2, r7, #4
 800d30c:	f107 0108 	add.w	r1, r7, #8
 800d310:	f107 030c 	add.w	r3, r7, #12
 800d314:	4618      	mov	r0, r3
 800d316:	f7fd ffe1 	bl	800b2dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d31a:	6879      	ldr	r1, [r7, #4]
 800d31c:	68bb      	ldr	r3, [r7, #8]
 800d31e:	68fa      	ldr	r2, [r7, #12]
 800d320:	9202      	str	r2, [sp, #8]
 800d322:	9301      	str	r3, [sp, #4]
 800d324:	2302      	movs	r3, #2
 800d326:	9300      	str	r3, [sp, #0]
 800d328:	2300      	movs	r3, #0
 800d32a:	460a      	mov	r2, r1
 800d32c:	4910      	ldr	r1, [pc, #64]	; (800d370 <xTimerCreateTimerTask+0x84>)
 800d32e:	4811      	ldr	r0, [pc, #68]	; (800d374 <xTimerCreateTimerTask+0x88>)
 800d330:	f7fe fffa 	bl	800c328 <xTaskCreateStatic>
 800d334:	4603      	mov	r3, r0
 800d336:	4a10      	ldr	r2, [pc, #64]	; (800d378 <xTimerCreateTimerTask+0x8c>)
 800d338:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d33a:	4b0f      	ldr	r3, [pc, #60]	; (800d378 <xTimerCreateTimerTask+0x8c>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d001      	beq.n	800d346 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d342:	2301      	movs	r3, #1
 800d344:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d10a      	bne.n	800d362 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d350:	f383 8811 	msr	BASEPRI, r3
 800d354:	f3bf 8f6f 	isb	sy
 800d358:	f3bf 8f4f 	dsb	sy
 800d35c:	613b      	str	r3, [r7, #16]
}
 800d35e:	bf00      	nop
 800d360:	e7fe      	b.n	800d360 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d362:	697b      	ldr	r3, [r7, #20]
}
 800d364:	4618      	mov	r0, r3
 800d366:	3718      	adds	r7, #24
 800d368:	46bd      	mov	sp, r7
 800d36a:	bd80      	pop	{r7, pc}
 800d36c:	2000931c 	.word	0x2000931c
 800d370:	0800e3ac 	.word	0x0800e3ac
 800d374:	0800d4b1 	.word	0x0800d4b1
 800d378:	20009320 	.word	0x20009320

0800d37c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b08a      	sub	sp, #40	; 0x28
 800d380:	af00      	add	r7, sp, #0
 800d382:	60f8      	str	r0, [r7, #12]
 800d384:	60b9      	str	r1, [r7, #8]
 800d386:	607a      	str	r2, [r7, #4]
 800d388:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d38a:	2300      	movs	r3, #0
 800d38c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d10a      	bne.n	800d3aa <xTimerGenericCommand+0x2e>
	__asm volatile
 800d394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d398:	f383 8811 	msr	BASEPRI, r3
 800d39c:	f3bf 8f6f 	isb	sy
 800d3a0:	f3bf 8f4f 	dsb	sy
 800d3a4:	623b      	str	r3, [r7, #32]
}
 800d3a6:	bf00      	nop
 800d3a8:	e7fe      	b.n	800d3a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d3aa:	4b1a      	ldr	r3, [pc, #104]	; (800d414 <xTimerGenericCommand+0x98>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d02a      	beq.n	800d408 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	2b05      	cmp	r3, #5
 800d3c2:	dc18      	bgt.n	800d3f6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d3c4:	f7ff fe9a 	bl	800d0fc <xTaskGetSchedulerState>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	2b02      	cmp	r3, #2
 800d3cc:	d109      	bne.n	800d3e2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d3ce:	4b11      	ldr	r3, [pc, #68]	; (800d414 <xTimerGenericCommand+0x98>)
 800d3d0:	6818      	ldr	r0, [r3, #0]
 800d3d2:	f107 0110 	add.w	r1, r7, #16
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3da:	f7fe fbbd 	bl	800bb58 <xQueueGenericSend>
 800d3de:	6278      	str	r0, [r7, #36]	; 0x24
 800d3e0:	e012      	b.n	800d408 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d3e2:	4b0c      	ldr	r3, [pc, #48]	; (800d414 <xTimerGenericCommand+0x98>)
 800d3e4:	6818      	ldr	r0, [r3, #0]
 800d3e6:	f107 0110 	add.w	r1, r7, #16
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f7fe fbb3 	bl	800bb58 <xQueueGenericSend>
 800d3f2:	6278      	str	r0, [r7, #36]	; 0x24
 800d3f4:	e008      	b.n	800d408 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d3f6:	4b07      	ldr	r3, [pc, #28]	; (800d414 <xTimerGenericCommand+0x98>)
 800d3f8:	6818      	ldr	r0, [r3, #0]
 800d3fa:	f107 0110 	add.w	r1, r7, #16
 800d3fe:	2300      	movs	r3, #0
 800d400:	683a      	ldr	r2, [r7, #0]
 800d402:	f7fe fca7 	bl	800bd54 <xQueueGenericSendFromISR>
 800d406:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3728      	adds	r7, #40	; 0x28
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}
 800d412:	bf00      	nop
 800d414:	2000931c 	.word	0x2000931c

0800d418 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b088      	sub	sp, #32
 800d41c:	af02      	add	r7, sp, #8
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d422:	4b22      	ldr	r3, [pc, #136]	; (800d4ac <prvProcessExpiredTimer+0x94>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	68db      	ldr	r3, [r3, #12]
 800d428:	68db      	ldr	r3, [r3, #12]
 800d42a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	3304      	adds	r3, #4
 800d430:	4618      	mov	r0, r3
 800d432:	f7fe fa63 	bl	800b8fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d43c:	f003 0304 	and.w	r3, r3, #4
 800d440:	2b00      	cmp	r3, #0
 800d442:	d022      	beq.n	800d48a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	699a      	ldr	r2, [r3, #24]
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	18d1      	adds	r1, r2, r3
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	683a      	ldr	r2, [r7, #0]
 800d450:	6978      	ldr	r0, [r7, #20]
 800d452:	f000 f8d3 	bl	800d5fc <prvInsertTimerInActiveList>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d01f      	beq.n	800d49c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d45c:	2300      	movs	r3, #0
 800d45e:	9300      	str	r3, [sp, #0]
 800d460:	2300      	movs	r3, #0
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	2100      	movs	r1, #0
 800d466:	6978      	ldr	r0, [r7, #20]
 800d468:	f7ff ff88 	bl	800d37c <xTimerGenericCommand>
 800d46c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d113      	bne.n	800d49c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d478:	f383 8811 	msr	BASEPRI, r3
 800d47c:	f3bf 8f6f 	isb	sy
 800d480:	f3bf 8f4f 	dsb	sy
 800d484:	60fb      	str	r3, [r7, #12]
}
 800d486:	bf00      	nop
 800d488:	e7fe      	b.n	800d488 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d48a:	697b      	ldr	r3, [r7, #20]
 800d48c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d490:	f023 0301 	bic.w	r3, r3, #1
 800d494:	b2da      	uxtb	r2, r3
 800d496:	697b      	ldr	r3, [r7, #20]
 800d498:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	6a1b      	ldr	r3, [r3, #32]
 800d4a0:	6978      	ldr	r0, [r7, #20]
 800d4a2:	4798      	blx	r3
}
 800d4a4:	bf00      	nop
 800d4a6:	3718      	adds	r7, #24
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	bd80      	pop	{r7, pc}
 800d4ac:	20009314 	.word	0x20009314

0800d4b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b084      	sub	sp, #16
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 800d4b8:	f7f3 f8c6 	bl	8000648 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d4bc:	f107 0308 	add.w	r3, r7, #8
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	f000 f857 	bl	800d574 <prvGetNextExpireTime>
 800d4c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f000 f803 	bl	800d4d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d4d2:	f000 f8d5 	bl	800d680 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d4d6:	e7f1      	b.n	800d4bc <prvTimerTask+0xc>

0800d4d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b084      	sub	sp, #16
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
 800d4e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d4e2:	f7ff f95d 	bl	800c7a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d4e6:	f107 0308 	add.w	r3, r7, #8
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f000 f866 	bl	800d5bc <prvSampleTimeNow>
 800d4f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d130      	bne.n	800d55a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d10a      	bne.n	800d514 <prvProcessTimerOrBlockTask+0x3c>
 800d4fe:	687a      	ldr	r2, [r7, #4]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	429a      	cmp	r2, r3
 800d504:	d806      	bhi.n	800d514 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d506:	f7ff f959 	bl	800c7bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d50a:	68f9      	ldr	r1, [r7, #12]
 800d50c:	6878      	ldr	r0, [r7, #4]
 800d50e:	f7ff ff83 	bl	800d418 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d512:	e024      	b.n	800d55e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d008      	beq.n	800d52c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d51a:	4b13      	ldr	r3, [pc, #76]	; (800d568 <prvProcessTimerOrBlockTask+0x90>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d101      	bne.n	800d528 <prvProcessTimerOrBlockTask+0x50>
 800d524:	2301      	movs	r3, #1
 800d526:	e000      	b.n	800d52a <prvProcessTimerOrBlockTask+0x52>
 800d528:	2300      	movs	r3, #0
 800d52a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d52c:	4b0f      	ldr	r3, [pc, #60]	; (800d56c <prvProcessTimerOrBlockTask+0x94>)
 800d52e:	6818      	ldr	r0, [r3, #0]
 800d530:	687a      	ldr	r2, [r7, #4]
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	1ad3      	subs	r3, r2, r3
 800d536:	683a      	ldr	r2, [r7, #0]
 800d538:	4619      	mov	r1, r3
 800d53a:	f7fe fec1 	bl	800c2c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d53e:	f7ff f93d 	bl	800c7bc <xTaskResumeAll>
 800d542:	4603      	mov	r3, r0
 800d544:	2b00      	cmp	r3, #0
 800d546:	d10a      	bne.n	800d55e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d548:	4b09      	ldr	r3, [pc, #36]	; (800d570 <prvProcessTimerOrBlockTask+0x98>)
 800d54a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d54e:	601a      	str	r2, [r3, #0]
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	f3bf 8f6f 	isb	sy
}
 800d558:	e001      	b.n	800d55e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d55a:	f7ff f92f 	bl	800c7bc <xTaskResumeAll>
}
 800d55e:	bf00      	nop
 800d560:	3710      	adds	r7, #16
 800d562:	46bd      	mov	sp, r7
 800d564:	bd80      	pop	{r7, pc}
 800d566:	bf00      	nop
 800d568:	20009318 	.word	0x20009318
 800d56c:	2000931c 	.word	0x2000931c
 800d570:	e000ed04 	.word	0xe000ed04

0800d574 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d574:	b480      	push	{r7}
 800d576:	b085      	sub	sp, #20
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d57c:	4b0e      	ldr	r3, [pc, #56]	; (800d5b8 <prvGetNextExpireTime+0x44>)
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d101      	bne.n	800d58a <prvGetNextExpireTime+0x16>
 800d586:	2201      	movs	r2, #1
 800d588:	e000      	b.n	800d58c <prvGetNextExpireTime+0x18>
 800d58a:	2200      	movs	r2, #0
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d105      	bne.n	800d5a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d598:	4b07      	ldr	r3, [pc, #28]	; (800d5b8 <prvGetNextExpireTime+0x44>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	68db      	ldr	r3, [r3, #12]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	60fb      	str	r3, [r7, #12]
 800d5a2:	e001      	b.n	800d5a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3714      	adds	r7, #20
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr
 800d5b6:	bf00      	nop
 800d5b8:	20009314 	.word	0x20009314

0800d5bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b084      	sub	sp, #16
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d5c4:	f7ff f998 	bl	800c8f8 <xTaskGetTickCount>
 800d5c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d5ca:	4b0b      	ldr	r3, [pc, #44]	; (800d5f8 <prvSampleTimeNow+0x3c>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	68fa      	ldr	r2, [r7, #12]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d205      	bcs.n	800d5e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d5d4:	f000 f936 	bl	800d844 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	601a      	str	r2, [r3, #0]
 800d5de:	e002      	b.n	800d5e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d5e6:	4a04      	ldr	r2, [pc, #16]	; (800d5f8 <prvSampleTimeNow+0x3c>)
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	3710      	adds	r7, #16
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bd80      	pop	{r7, pc}
 800d5f6:	bf00      	nop
 800d5f8:	20009324 	.word	0x20009324

0800d5fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b086      	sub	sp, #24
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
 800d608:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d60a:	2300      	movs	r3, #0
 800d60c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	68ba      	ldr	r2, [r7, #8]
 800d612:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	68fa      	ldr	r2, [r7, #12]
 800d618:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d61a:	68ba      	ldr	r2, [r7, #8]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d812      	bhi.n	800d648 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d622:	687a      	ldr	r2, [r7, #4]
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	1ad2      	subs	r2, r2, r3
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	699b      	ldr	r3, [r3, #24]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d302      	bcc.n	800d636 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d630:	2301      	movs	r3, #1
 800d632:	617b      	str	r3, [r7, #20]
 800d634:	e01b      	b.n	800d66e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d636:	4b10      	ldr	r3, [pc, #64]	; (800d678 <prvInsertTimerInActiveList+0x7c>)
 800d638:	681a      	ldr	r2, [r3, #0]
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	3304      	adds	r3, #4
 800d63e:	4619      	mov	r1, r3
 800d640:	4610      	mov	r0, r2
 800d642:	f7fe f922 	bl	800b88a <vListInsert>
 800d646:	e012      	b.n	800d66e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d206      	bcs.n	800d65e <prvInsertTimerInActiveList+0x62>
 800d650:	68ba      	ldr	r2, [r7, #8]
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	429a      	cmp	r2, r3
 800d656:	d302      	bcc.n	800d65e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d658:	2301      	movs	r3, #1
 800d65a:	617b      	str	r3, [r7, #20]
 800d65c:	e007      	b.n	800d66e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d65e:	4b07      	ldr	r3, [pc, #28]	; (800d67c <prvInsertTimerInActiveList+0x80>)
 800d660:	681a      	ldr	r2, [r3, #0]
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	3304      	adds	r3, #4
 800d666:	4619      	mov	r1, r3
 800d668:	4610      	mov	r0, r2
 800d66a:	f7fe f90e 	bl	800b88a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d66e:	697b      	ldr	r3, [r7, #20]
}
 800d670:	4618      	mov	r0, r3
 800d672:	3718      	adds	r7, #24
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}
 800d678:	20009318 	.word	0x20009318
 800d67c:	20009314 	.word	0x20009314

0800d680 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b08e      	sub	sp, #56	; 0x38
 800d684:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d686:	e0ca      	b.n	800d81e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	da18      	bge.n	800d6c0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d68e:	1d3b      	adds	r3, r7, #4
 800d690:	3304      	adds	r3, #4
 800d692:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d696:	2b00      	cmp	r3, #0
 800d698:	d10a      	bne.n	800d6b0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d69e:	f383 8811 	msr	BASEPRI, r3
 800d6a2:	f3bf 8f6f 	isb	sy
 800d6a6:	f3bf 8f4f 	dsb	sy
 800d6aa:	61fb      	str	r3, [r7, #28]
}
 800d6ac:	bf00      	nop
 800d6ae:	e7fe      	b.n	800d6ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d6b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d6b6:	6850      	ldr	r0, [r2, #4]
 800d6b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d6ba:	6892      	ldr	r2, [r2, #8]
 800d6bc:	4611      	mov	r1, r2
 800d6be:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	f2c0 80aa 	blt.w	800d81c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6ce:	695b      	ldr	r3, [r3, #20]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d004      	beq.n	800d6de <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d6d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d6:	3304      	adds	r3, #4
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f7fe f90f 	bl	800b8fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d6de:	463b      	mov	r3, r7
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	f7ff ff6b 	bl	800d5bc <prvSampleTimeNow>
 800d6e6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2b09      	cmp	r3, #9
 800d6ec:	f200 8097 	bhi.w	800d81e <prvProcessReceivedCommands+0x19e>
 800d6f0:	a201      	add	r2, pc, #4	; (adr r2, 800d6f8 <prvProcessReceivedCommands+0x78>)
 800d6f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6f6:	bf00      	nop
 800d6f8:	0800d721 	.word	0x0800d721
 800d6fc:	0800d721 	.word	0x0800d721
 800d700:	0800d721 	.word	0x0800d721
 800d704:	0800d795 	.word	0x0800d795
 800d708:	0800d7a9 	.word	0x0800d7a9
 800d70c:	0800d7f3 	.word	0x0800d7f3
 800d710:	0800d721 	.word	0x0800d721
 800d714:	0800d721 	.word	0x0800d721
 800d718:	0800d795 	.word	0x0800d795
 800d71c:	0800d7a9 	.word	0x0800d7a9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d722:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d726:	f043 0301 	orr.w	r3, r3, #1
 800d72a:	b2da      	uxtb	r2, r3
 800d72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d72e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d732:	68ba      	ldr	r2, [r7, #8]
 800d734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d736:	699b      	ldr	r3, [r3, #24]
 800d738:	18d1      	adds	r1, r2, r3
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d73e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d740:	f7ff ff5c 	bl	800d5fc <prvInsertTimerInActiveList>
 800d744:	4603      	mov	r3, r0
 800d746:	2b00      	cmp	r3, #0
 800d748:	d069      	beq.n	800d81e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d74a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d74c:	6a1b      	ldr	r3, [r3, #32]
 800d74e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d750:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d754:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d758:	f003 0304 	and.w	r3, r3, #4
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d05e      	beq.n	800d81e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d760:	68ba      	ldr	r2, [r7, #8]
 800d762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d764:	699b      	ldr	r3, [r3, #24]
 800d766:	441a      	add	r2, r3
 800d768:	2300      	movs	r3, #0
 800d76a:	9300      	str	r3, [sp, #0]
 800d76c:	2300      	movs	r3, #0
 800d76e:	2100      	movs	r1, #0
 800d770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d772:	f7ff fe03 	bl	800d37c <xTimerGenericCommand>
 800d776:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d778:	6a3b      	ldr	r3, [r7, #32]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d14f      	bne.n	800d81e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d782:	f383 8811 	msr	BASEPRI, r3
 800d786:	f3bf 8f6f 	isb	sy
 800d78a:	f3bf 8f4f 	dsb	sy
 800d78e:	61bb      	str	r3, [r7, #24]
}
 800d790:	bf00      	nop
 800d792:	e7fe      	b.n	800d792 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d796:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d79a:	f023 0301 	bic.w	r3, r3, #1
 800d79e:	b2da      	uxtb	r2, r3
 800d7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d7a6:	e03a      	b.n	800d81e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7ae:	f043 0301 	orr.w	r3, r3, #1
 800d7b2:	b2da      	uxtb	r2, r3
 800d7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d7ba:	68ba      	ldr	r2, [r7, #8]
 800d7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d7c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7c2:	699b      	ldr	r3, [r3, #24]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d10a      	bne.n	800d7de <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7cc:	f383 8811 	msr	BASEPRI, r3
 800d7d0:	f3bf 8f6f 	isb	sy
 800d7d4:	f3bf 8f4f 	dsb	sy
 800d7d8:	617b      	str	r3, [r7, #20]
}
 800d7da:	bf00      	nop
 800d7dc:	e7fe      	b.n	800d7dc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d7de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7e0:	699a      	ldr	r2, [r3, #24]
 800d7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e4:	18d1      	adds	r1, r2, r3
 800d7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d7ec:	f7ff ff06 	bl	800d5fc <prvInsertTimerInActiveList>
					break;
 800d7f0:	e015      	b.n	800d81e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7f8:	f003 0302 	and.w	r3, r3, #2
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d103      	bne.n	800d808 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d800:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d802:	f000 fbd9 	bl	800dfb8 <vPortFree>
 800d806:	e00a      	b.n	800d81e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d80a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d80e:	f023 0301 	bic.w	r3, r3, #1
 800d812:	b2da      	uxtb	r2, r3
 800d814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d816:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d81a:	e000      	b.n	800d81e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d81c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d81e:	4b08      	ldr	r3, [pc, #32]	; (800d840 <prvProcessReceivedCommands+0x1c0>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	1d39      	adds	r1, r7, #4
 800d824:	2200      	movs	r2, #0
 800d826:	4618      	mov	r0, r3
 800d828:	f7fe fb30 	bl	800be8c <xQueueReceive>
 800d82c:	4603      	mov	r3, r0
 800d82e:	2b00      	cmp	r3, #0
 800d830:	f47f af2a 	bne.w	800d688 <prvProcessReceivedCommands+0x8>
	}
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop
 800d838:	3730      	adds	r7, #48	; 0x30
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	2000931c 	.word	0x2000931c

0800d844 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b088      	sub	sp, #32
 800d848:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d84a:	e048      	b.n	800d8de <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d84c:	4b2d      	ldr	r3, [pc, #180]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	68db      	ldr	r3, [r3, #12]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d856:	4b2b      	ldr	r3, [pc, #172]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	3304      	adds	r3, #4
 800d864:	4618      	mov	r0, r3
 800d866:	f7fe f849 	bl	800b8fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	6a1b      	ldr	r3, [r3, #32]
 800d86e:	68f8      	ldr	r0, [r7, #12]
 800d870:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d878:	f003 0304 	and.w	r3, r3, #4
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d02e      	beq.n	800d8de <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	699b      	ldr	r3, [r3, #24]
 800d884:	693a      	ldr	r2, [r7, #16]
 800d886:	4413      	add	r3, r2
 800d888:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d88a:	68ba      	ldr	r2, [r7, #8]
 800d88c:	693b      	ldr	r3, [r7, #16]
 800d88e:	429a      	cmp	r2, r3
 800d890:	d90e      	bls.n	800d8b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	68ba      	ldr	r2, [r7, #8]
 800d896:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	68fa      	ldr	r2, [r7, #12]
 800d89c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d89e:	4b19      	ldr	r3, [pc, #100]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d8a0:	681a      	ldr	r2, [r3, #0]
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	3304      	adds	r3, #4
 800d8a6:	4619      	mov	r1, r3
 800d8a8:	4610      	mov	r0, r2
 800d8aa:	f7fd ffee 	bl	800b88a <vListInsert>
 800d8ae:	e016      	b.n	800d8de <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	9300      	str	r3, [sp, #0]
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	693a      	ldr	r2, [r7, #16]
 800d8b8:	2100      	movs	r1, #0
 800d8ba:	68f8      	ldr	r0, [r7, #12]
 800d8bc:	f7ff fd5e 	bl	800d37c <xTimerGenericCommand>
 800d8c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d10a      	bne.n	800d8de <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8cc:	f383 8811 	msr	BASEPRI, r3
 800d8d0:	f3bf 8f6f 	isb	sy
 800d8d4:	f3bf 8f4f 	dsb	sy
 800d8d8:	603b      	str	r3, [r7, #0]
}
 800d8da:	bf00      	nop
 800d8dc:	e7fe      	b.n	800d8dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d8de:	4b09      	ldr	r3, [pc, #36]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1b1      	bne.n	800d84c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d8e8:	4b06      	ldr	r3, [pc, #24]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d8ee:	4b06      	ldr	r3, [pc, #24]	; (800d908 <prvSwitchTimerLists+0xc4>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4a04      	ldr	r2, [pc, #16]	; (800d904 <prvSwitchTimerLists+0xc0>)
 800d8f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d8f6:	4a04      	ldr	r2, [pc, #16]	; (800d908 <prvSwitchTimerLists+0xc4>)
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	6013      	str	r3, [r2, #0]
}
 800d8fc:	bf00      	nop
 800d8fe:	3718      	adds	r7, #24
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}
 800d904:	20009314 	.word	0x20009314
 800d908:	20009318 	.word	0x20009318

0800d90c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d912:	f000 f987 	bl	800dc24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d916:	4b15      	ldr	r3, [pc, #84]	; (800d96c <prvCheckForValidListAndQueue+0x60>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d120      	bne.n	800d960 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d91e:	4814      	ldr	r0, [pc, #80]	; (800d970 <prvCheckForValidListAndQueue+0x64>)
 800d920:	f7fd ff62 	bl	800b7e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d924:	4813      	ldr	r0, [pc, #76]	; (800d974 <prvCheckForValidListAndQueue+0x68>)
 800d926:	f7fd ff5f 	bl	800b7e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d92a:	4b13      	ldr	r3, [pc, #76]	; (800d978 <prvCheckForValidListAndQueue+0x6c>)
 800d92c:	4a10      	ldr	r2, [pc, #64]	; (800d970 <prvCheckForValidListAndQueue+0x64>)
 800d92e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d930:	4b12      	ldr	r3, [pc, #72]	; (800d97c <prvCheckForValidListAndQueue+0x70>)
 800d932:	4a10      	ldr	r2, [pc, #64]	; (800d974 <prvCheckForValidListAndQueue+0x68>)
 800d934:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d936:	2300      	movs	r3, #0
 800d938:	9300      	str	r3, [sp, #0]
 800d93a:	4b11      	ldr	r3, [pc, #68]	; (800d980 <prvCheckForValidListAndQueue+0x74>)
 800d93c:	4a11      	ldr	r2, [pc, #68]	; (800d984 <prvCheckForValidListAndQueue+0x78>)
 800d93e:	2110      	movs	r1, #16
 800d940:	200a      	movs	r0, #10
 800d942:	f7fe f86d 	bl	800ba20 <xQueueGenericCreateStatic>
 800d946:	4603      	mov	r3, r0
 800d948:	4a08      	ldr	r2, [pc, #32]	; (800d96c <prvCheckForValidListAndQueue+0x60>)
 800d94a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d94c:	4b07      	ldr	r3, [pc, #28]	; (800d96c <prvCheckForValidListAndQueue+0x60>)
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d005      	beq.n	800d960 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d954:	4b05      	ldr	r3, [pc, #20]	; (800d96c <prvCheckForValidListAndQueue+0x60>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	490b      	ldr	r1, [pc, #44]	; (800d988 <prvCheckForValidListAndQueue+0x7c>)
 800d95a:	4618      	mov	r0, r3
 800d95c:	f7fe fc86 	bl	800c26c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d960:	f000 f990 	bl	800dc84 <vPortExitCritical>
}
 800d964:	bf00      	nop
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}
 800d96a:	bf00      	nop
 800d96c:	2000931c 	.word	0x2000931c
 800d970:	200092ec 	.word	0x200092ec
 800d974:	20009300 	.word	0x20009300
 800d978:	20009314 	.word	0x20009314
 800d97c:	20009318 	.word	0x20009318
 800d980:	200093c8 	.word	0x200093c8
 800d984:	20009328 	.word	0x20009328
 800d988:	0800e3b4 	.word	0x0800e3b4

0800d98c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b08a      	sub	sp, #40	; 0x28
 800d990:	af00      	add	r7, sp, #0
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	607a      	str	r2, [r7, #4]
 800d998:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800d99a:	f06f 0301 	mvn.w	r3, #1
 800d99e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d9ac:	4b06      	ldr	r3, [pc, #24]	; (800d9c8 <xTimerPendFunctionCallFromISR+0x3c>)
 800d9ae:	6818      	ldr	r0, [r3, #0]
 800d9b0:	f107 0114 	add.w	r1, r7, #20
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	683a      	ldr	r2, [r7, #0]
 800d9b8:	f7fe f9cc 	bl	800bd54 <xQueueGenericSendFromISR>
 800d9bc:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800d9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	3728      	adds	r7, #40	; 0x28
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	bd80      	pop	{r7, pc}
 800d9c8:	2000931c 	.word	0x2000931c

0800d9cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	b085      	sub	sp, #20
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	60f8      	str	r0, [r7, #12]
 800d9d4:	60b9      	str	r1, [r7, #8]
 800d9d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	3b04      	subs	r3, #4
 800d9dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d9e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	3b04      	subs	r3, #4
 800d9ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	f023 0201 	bic.w	r2, r3, #1
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	3b04      	subs	r3, #4
 800d9fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d9fc:	4a0c      	ldr	r2, [pc, #48]	; (800da30 <pxPortInitialiseStack+0x64>)
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	3b14      	subs	r3, #20
 800da06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800da08:	687a      	ldr	r2, [r7, #4]
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	3b04      	subs	r3, #4
 800da12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f06f 0202 	mvn.w	r2, #2
 800da1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	3b20      	subs	r3, #32
 800da20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800da22:	68fb      	ldr	r3, [r7, #12]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3714      	adds	r7, #20
 800da28:	46bd      	mov	sp, r7
 800da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2e:	4770      	bx	lr
 800da30:	0800da35 	.word	0x0800da35

0800da34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800da34:	b480      	push	{r7}
 800da36:	b085      	sub	sp, #20
 800da38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800da3a:	2300      	movs	r3, #0
 800da3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800da3e:	4b12      	ldr	r3, [pc, #72]	; (800da88 <prvTaskExitError+0x54>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da46:	d00a      	beq.n	800da5e <prvTaskExitError+0x2a>
	__asm volatile
 800da48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da4c:	f383 8811 	msr	BASEPRI, r3
 800da50:	f3bf 8f6f 	isb	sy
 800da54:	f3bf 8f4f 	dsb	sy
 800da58:	60fb      	str	r3, [r7, #12]
}
 800da5a:	bf00      	nop
 800da5c:	e7fe      	b.n	800da5c <prvTaskExitError+0x28>
	__asm volatile
 800da5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da62:	f383 8811 	msr	BASEPRI, r3
 800da66:	f3bf 8f6f 	isb	sy
 800da6a:	f3bf 8f4f 	dsb	sy
 800da6e:	60bb      	str	r3, [r7, #8]
}
 800da70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800da72:	bf00      	nop
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d0fc      	beq.n	800da74 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800da7a:	bf00      	nop
 800da7c:	bf00      	nop
 800da7e:	3714      	adds	r7, #20
 800da80:	46bd      	mov	sp, r7
 800da82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da86:	4770      	bx	lr
 800da88:	20000024 	.word	0x20000024
 800da8c:	00000000 	.word	0x00000000

0800da90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800da90:	4b07      	ldr	r3, [pc, #28]	; (800dab0 <pxCurrentTCBConst2>)
 800da92:	6819      	ldr	r1, [r3, #0]
 800da94:	6808      	ldr	r0, [r1, #0]
 800da96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9a:	f380 8809 	msr	PSP, r0
 800da9e:	f3bf 8f6f 	isb	sy
 800daa2:	f04f 0000 	mov.w	r0, #0
 800daa6:	f380 8811 	msr	BASEPRI, r0
 800daaa:	4770      	bx	lr
 800daac:	f3af 8000 	nop.w

0800dab0 <pxCurrentTCBConst2>:
 800dab0:	20008dec 	.word	0x20008dec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dab4:	bf00      	nop
 800dab6:	bf00      	nop

0800dab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dab8:	4808      	ldr	r0, [pc, #32]	; (800dadc <prvPortStartFirstTask+0x24>)
 800daba:	6800      	ldr	r0, [r0, #0]
 800dabc:	6800      	ldr	r0, [r0, #0]
 800dabe:	f380 8808 	msr	MSP, r0
 800dac2:	f04f 0000 	mov.w	r0, #0
 800dac6:	f380 8814 	msr	CONTROL, r0
 800daca:	b662      	cpsie	i
 800dacc:	b661      	cpsie	f
 800dace:	f3bf 8f4f 	dsb	sy
 800dad2:	f3bf 8f6f 	isb	sy
 800dad6:	df00      	svc	0
 800dad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dada:	bf00      	nop
 800dadc:	e000ed08 	.word	0xe000ed08

0800dae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b086      	sub	sp, #24
 800dae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dae6:	4b46      	ldr	r3, [pc, #280]	; (800dc00 <xPortStartScheduler+0x120>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	4a46      	ldr	r2, [pc, #280]	; (800dc04 <xPortStartScheduler+0x124>)
 800daec:	4293      	cmp	r3, r2
 800daee:	d10a      	bne.n	800db06 <xPortStartScheduler+0x26>
	__asm volatile
 800daf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf4:	f383 8811 	msr	BASEPRI, r3
 800daf8:	f3bf 8f6f 	isb	sy
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	613b      	str	r3, [r7, #16]
}
 800db02:	bf00      	nop
 800db04:	e7fe      	b.n	800db04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800db06:	4b3e      	ldr	r3, [pc, #248]	; (800dc00 <xPortStartScheduler+0x120>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a3f      	ldr	r2, [pc, #252]	; (800dc08 <xPortStartScheduler+0x128>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d10a      	bne.n	800db26 <xPortStartScheduler+0x46>
	__asm volatile
 800db10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db14:	f383 8811 	msr	BASEPRI, r3
 800db18:	f3bf 8f6f 	isb	sy
 800db1c:	f3bf 8f4f 	dsb	sy
 800db20:	60fb      	str	r3, [r7, #12]
}
 800db22:	bf00      	nop
 800db24:	e7fe      	b.n	800db24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800db26:	4b39      	ldr	r3, [pc, #228]	; (800dc0c <xPortStartScheduler+0x12c>)
 800db28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	b2db      	uxtb	r3, r3
 800db30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	22ff      	movs	r2, #255	; 0xff
 800db36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800db38:	697b      	ldr	r3, [r7, #20]
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	b2db      	uxtb	r3, r3
 800db3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800db40:	78fb      	ldrb	r3, [r7, #3]
 800db42:	b2db      	uxtb	r3, r3
 800db44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800db48:	b2da      	uxtb	r2, r3
 800db4a:	4b31      	ldr	r3, [pc, #196]	; (800dc10 <xPortStartScheduler+0x130>)
 800db4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800db4e:	4b31      	ldr	r3, [pc, #196]	; (800dc14 <xPortStartScheduler+0x134>)
 800db50:	2207      	movs	r2, #7
 800db52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db54:	e009      	b.n	800db6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800db56:	4b2f      	ldr	r3, [pc, #188]	; (800dc14 <xPortStartScheduler+0x134>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	3b01      	subs	r3, #1
 800db5c:	4a2d      	ldr	r2, [pc, #180]	; (800dc14 <xPortStartScheduler+0x134>)
 800db5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800db60:	78fb      	ldrb	r3, [r7, #3]
 800db62:	b2db      	uxtb	r3, r3
 800db64:	005b      	lsls	r3, r3, #1
 800db66:	b2db      	uxtb	r3, r3
 800db68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db6a:	78fb      	ldrb	r3, [r7, #3]
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db72:	2b80      	cmp	r3, #128	; 0x80
 800db74:	d0ef      	beq.n	800db56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800db76:	4b27      	ldr	r3, [pc, #156]	; (800dc14 <xPortStartScheduler+0x134>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	f1c3 0307 	rsb	r3, r3, #7
 800db7e:	2b04      	cmp	r3, #4
 800db80:	d00a      	beq.n	800db98 <xPortStartScheduler+0xb8>
	__asm volatile
 800db82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db86:	f383 8811 	msr	BASEPRI, r3
 800db8a:	f3bf 8f6f 	isb	sy
 800db8e:	f3bf 8f4f 	dsb	sy
 800db92:	60bb      	str	r3, [r7, #8]
}
 800db94:	bf00      	nop
 800db96:	e7fe      	b.n	800db96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db98:	4b1e      	ldr	r3, [pc, #120]	; (800dc14 <xPortStartScheduler+0x134>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	021b      	lsls	r3, r3, #8
 800db9e:	4a1d      	ldr	r2, [pc, #116]	; (800dc14 <xPortStartScheduler+0x134>)
 800dba0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dba2:	4b1c      	ldr	r3, [pc, #112]	; (800dc14 <xPortStartScheduler+0x134>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dbaa:	4a1a      	ldr	r2, [pc, #104]	; (800dc14 <xPortStartScheduler+0x134>)
 800dbac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	b2da      	uxtb	r2, r3
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dbb6:	4b18      	ldr	r3, [pc, #96]	; (800dc18 <xPortStartScheduler+0x138>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4a17      	ldr	r2, [pc, #92]	; (800dc18 <xPortStartScheduler+0x138>)
 800dbbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dbc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dbc2:	4b15      	ldr	r3, [pc, #84]	; (800dc18 <xPortStartScheduler+0x138>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a14      	ldr	r2, [pc, #80]	; (800dc18 <xPortStartScheduler+0x138>)
 800dbc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dbcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dbce:	f000 f8dd 	bl	800dd8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dbd2:	4b12      	ldr	r3, [pc, #72]	; (800dc1c <xPortStartScheduler+0x13c>)
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dbd8:	f000 f8fc 	bl	800ddd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dbdc:	4b10      	ldr	r3, [pc, #64]	; (800dc20 <xPortStartScheduler+0x140>)
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	4a0f      	ldr	r2, [pc, #60]	; (800dc20 <xPortStartScheduler+0x140>)
 800dbe2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800dbe6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dbe8:	f7ff ff66 	bl	800dab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dbec:	f7fe ff56 	bl	800ca9c <vTaskSwitchContext>
	prvTaskExitError();
 800dbf0:	f7ff ff20 	bl	800da34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dbf4:	2300      	movs	r3, #0
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3718      	adds	r7, #24
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	e000ed00 	.word	0xe000ed00
 800dc04:	410fc271 	.word	0x410fc271
 800dc08:	410fc270 	.word	0x410fc270
 800dc0c:	e000e400 	.word	0xe000e400
 800dc10:	20009418 	.word	0x20009418
 800dc14:	2000941c 	.word	0x2000941c
 800dc18:	e000ed20 	.word	0xe000ed20
 800dc1c:	20000024 	.word	0x20000024
 800dc20:	e000ef34 	.word	0xe000ef34

0800dc24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dc24:	b480      	push	{r7}
 800dc26:	b083      	sub	sp, #12
 800dc28:	af00      	add	r7, sp, #0
	__asm volatile
 800dc2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc2e:	f383 8811 	msr	BASEPRI, r3
 800dc32:	f3bf 8f6f 	isb	sy
 800dc36:	f3bf 8f4f 	dsb	sy
 800dc3a:	607b      	str	r3, [r7, #4]
}
 800dc3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dc3e:	4b0f      	ldr	r3, [pc, #60]	; (800dc7c <vPortEnterCritical+0x58>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	3301      	adds	r3, #1
 800dc44:	4a0d      	ldr	r2, [pc, #52]	; (800dc7c <vPortEnterCritical+0x58>)
 800dc46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dc48:	4b0c      	ldr	r3, [pc, #48]	; (800dc7c <vPortEnterCritical+0x58>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	2b01      	cmp	r3, #1
 800dc4e:	d10f      	bne.n	800dc70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dc50:	4b0b      	ldr	r3, [pc, #44]	; (800dc80 <vPortEnterCritical+0x5c>)
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00a      	beq.n	800dc70 <vPortEnterCritical+0x4c>
	__asm volatile
 800dc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc5e:	f383 8811 	msr	BASEPRI, r3
 800dc62:	f3bf 8f6f 	isb	sy
 800dc66:	f3bf 8f4f 	dsb	sy
 800dc6a:	603b      	str	r3, [r7, #0]
}
 800dc6c:	bf00      	nop
 800dc6e:	e7fe      	b.n	800dc6e <vPortEnterCritical+0x4a>
	}
}
 800dc70:	bf00      	nop
 800dc72:	370c      	adds	r7, #12
 800dc74:	46bd      	mov	sp, r7
 800dc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7a:	4770      	bx	lr
 800dc7c:	20000024 	.word	0x20000024
 800dc80:	e000ed04 	.word	0xe000ed04

0800dc84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dc8a:	4b12      	ldr	r3, [pc, #72]	; (800dcd4 <vPortExitCritical+0x50>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d10a      	bne.n	800dca8 <vPortExitCritical+0x24>
	__asm volatile
 800dc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc96:	f383 8811 	msr	BASEPRI, r3
 800dc9a:	f3bf 8f6f 	isb	sy
 800dc9e:	f3bf 8f4f 	dsb	sy
 800dca2:	607b      	str	r3, [r7, #4]
}
 800dca4:	bf00      	nop
 800dca6:	e7fe      	b.n	800dca6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dca8:	4b0a      	ldr	r3, [pc, #40]	; (800dcd4 <vPortExitCritical+0x50>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	3b01      	subs	r3, #1
 800dcae:	4a09      	ldr	r2, [pc, #36]	; (800dcd4 <vPortExitCritical+0x50>)
 800dcb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dcb2:	4b08      	ldr	r3, [pc, #32]	; (800dcd4 <vPortExitCritical+0x50>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d105      	bne.n	800dcc6 <vPortExitCritical+0x42>
 800dcba:	2300      	movs	r3, #0
 800dcbc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	f383 8811 	msr	BASEPRI, r3
}
 800dcc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dcc6:	bf00      	nop
 800dcc8:	370c      	adds	r7, #12
 800dcca:	46bd      	mov	sp, r7
 800dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd0:	4770      	bx	lr
 800dcd2:	bf00      	nop
 800dcd4:	20000024 	.word	0x20000024
	...

0800dce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dce0:	f3ef 8009 	mrs	r0, PSP
 800dce4:	f3bf 8f6f 	isb	sy
 800dce8:	4b15      	ldr	r3, [pc, #84]	; (800dd40 <pxCurrentTCBConst>)
 800dcea:	681a      	ldr	r2, [r3, #0]
 800dcec:	f01e 0f10 	tst.w	lr, #16
 800dcf0:	bf08      	it	eq
 800dcf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dcf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcfa:	6010      	str	r0, [r2, #0]
 800dcfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dd00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dd04:	f380 8811 	msr	BASEPRI, r0
 800dd08:	f3bf 8f4f 	dsb	sy
 800dd0c:	f3bf 8f6f 	isb	sy
 800dd10:	f7fe fec4 	bl	800ca9c <vTaskSwitchContext>
 800dd14:	f04f 0000 	mov.w	r0, #0
 800dd18:	f380 8811 	msr	BASEPRI, r0
 800dd1c:	bc09      	pop	{r0, r3}
 800dd1e:	6819      	ldr	r1, [r3, #0]
 800dd20:	6808      	ldr	r0, [r1, #0]
 800dd22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd26:	f01e 0f10 	tst.w	lr, #16
 800dd2a:	bf08      	it	eq
 800dd2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dd30:	f380 8809 	msr	PSP, r0
 800dd34:	f3bf 8f6f 	isb	sy
 800dd38:	4770      	bx	lr
 800dd3a:	bf00      	nop
 800dd3c:	f3af 8000 	nop.w

0800dd40 <pxCurrentTCBConst>:
 800dd40:	20008dec 	.word	0x20008dec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dd44:	bf00      	nop
 800dd46:	bf00      	nop

0800dd48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b082      	sub	sp, #8
 800dd4c:	af00      	add	r7, sp, #0
	__asm volatile
 800dd4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd52:	f383 8811 	msr	BASEPRI, r3
 800dd56:	f3bf 8f6f 	isb	sy
 800dd5a:	f3bf 8f4f 	dsb	sy
 800dd5e:	607b      	str	r3, [r7, #4]
}
 800dd60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dd62:	f7fe fdd9 	bl	800c918 <xTaskIncrementTick>
 800dd66:	4603      	mov	r3, r0
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d003      	beq.n	800dd74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dd6c:	4b06      	ldr	r3, [pc, #24]	; (800dd88 <xPortSysTickHandler+0x40>)
 800dd6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd72:	601a      	str	r2, [r3, #0]
 800dd74:	2300      	movs	r3, #0
 800dd76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	f383 8811 	msr	BASEPRI, r3
}
 800dd7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dd80:	bf00      	nop
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}
 800dd88:	e000ed04 	.word	0xe000ed04

0800dd8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dd90:	4b0b      	ldr	r3, [pc, #44]	; (800ddc0 <vPortSetupTimerInterrupt+0x34>)
 800dd92:	2200      	movs	r2, #0
 800dd94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dd96:	4b0b      	ldr	r3, [pc, #44]	; (800ddc4 <vPortSetupTimerInterrupt+0x38>)
 800dd98:	2200      	movs	r2, #0
 800dd9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dd9c:	4b0a      	ldr	r3, [pc, #40]	; (800ddc8 <vPortSetupTimerInterrupt+0x3c>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a0a      	ldr	r2, [pc, #40]	; (800ddcc <vPortSetupTimerInterrupt+0x40>)
 800dda2:	fba2 2303 	umull	r2, r3, r2, r3
 800dda6:	099b      	lsrs	r3, r3, #6
 800dda8:	4a09      	ldr	r2, [pc, #36]	; (800ddd0 <vPortSetupTimerInterrupt+0x44>)
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ddae:	4b04      	ldr	r3, [pc, #16]	; (800ddc0 <vPortSetupTimerInterrupt+0x34>)
 800ddb0:	2207      	movs	r2, #7
 800ddb2:	601a      	str	r2, [r3, #0]
}
 800ddb4:	bf00      	nop
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbc:	4770      	bx	lr
 800ddbe:	bf00      	nop
 800ddc0:	e000e010 	.word	0xe000e010
 800ddc4:	e000e018 	.word	0xe000e018
 800ddc8:	20000004 	.word	0x20000004
 800ddcc:	10624dd3 	.word	0x10624dd3
 800ddd0:	e000e014 	.word	0xe000e014

0800ddd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ddd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dde4 <vPortEnableVFP+0x10>
 800ddd8:	6801      	ldr	r1, [r0, #0]
 800ddda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ddde:	6001      	str	r1, [r0, #0]
 800dde0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dde2:	bf00      	nop
 800dde4:	e000ed88 	.word	0xe000ed88

0800dde8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dde8:	b480      	push	{r7}
 800ddea:	b085      	sub	sp, #20
 800ddec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ddee:	f3ef 8305 	mrs	r3, IPSR
 800ddf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	2b0f      	cmp	r3, #15
 800ddf8:	d914      	bls.n	800de24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ddfa:	4a17      	ldr	r2, [pc, #92]	; (800de58 <vPortValidateInterruptPriority+0x70>)
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	4413      	add	r3, r2
 800de00:	781b      	ldrb	r3, [r3, #0]
 800de02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800de04:	4b15      	ldr	r3, [pc, #84]	; (800de5c <vPortValidateInterruptPriority+0x74>)
 800de06:	781b      	ldrb	r3, [r3, #0]
 800de08:	7afa      	ldrb	r2, [r7, #11]
 800de0a:	429a      	cmp	r2, r3
 800de0c:	d20a      	bcs.n	800de24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800de0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de12:	f383 8811 	msr	BASEPRI, r3
 800de16:	f3bf 8f6f 	isb	sy
 800de1a:	f3bf 8f4f 	dsb	sy
 800de1e:	607b      	str	r3, [r7, #4]
}
 800de20:	bf00      	nop
 800de22:	e7fe      	b.n	800de22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800de24:	4b0e      	ldr	r3, [pc, #56]	; (800de60 <vPortValidateInterruptPriority+0x78>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800de2c:	4b0d      	ldr	r3, [pc, #52]	; (800de64 <vPortValidateInterruptPriority+0x7c>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	429a      	cmp	r2, r3
 800de32:	d90a      	bls.n	800de4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800de34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de38:	f383 8811 	msr	BASEPRI, r3
 800de3c:	f3bf 8f6f 	isb	sy
 800de40:	f3bf 8f4f 	dsb	sy
 800de44:	603b      	str	r3, [r7, #0]
}
 800de46:	bf00      	nop
 800de48:	e7fe      	b.n	800de48 <vPortValidateInterruptPriority+0x60>
	}
 800de4a:	bf00      	nop
 800de4c:	3714      	adds	r7, #20
 800de4e:	46bd      	mov	sp, r7
 800de50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de54:	4770      	bx	lr
 800de56:	bf00      	nop
 800de58:	e000e3f0 	.word	0xe000e3f0
 800de5c:	20009418 	.word	0x20009418
 800de60:	e000ed0c 	.word	0xe000ed0c
 800de64:	2000941c 	.word	0x2000941c

0800de68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b088      	sub	sp, #32
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800de70:	2300      	movs	r3, #0
 800de72:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800de74:	4b4a      	ldr	r3, [pc, #296]	; (800dfa0 <pvPortMalloc+0x138>)
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d10a      	bne.n	800de92 <pvPortMalloc+0x2a>
	__asm volatile
 800de7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de80:	f383 8811 	msr	BASEPRI, r3
 800de84:	f3bf 8f6f 	isb	sy
 800de88:	f3bf 8f4f 	dsb	sy
 800de8c:	60fb      	str	r3, [r7, #12]
}
 800de8e:	bf00      	nop
 800de90:	e7fe      	b.n	800de90 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800de92:	f7fe fc85 	bl	800c7a0 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800de96:	4b43      	ldr	r3, [pc, #268]	; (800dfa4 <pvPortMalloc+0x13c>)
 800de98:	681a      	ldr	r2, [r3, #0]
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	4013      	ands	r3, r2
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d172      	bne.n	800df88 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d00d      	beq.n	800dec4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800dea8:	2208      	movs	r2, #8
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	4413      	add	r3, r2
 800deae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f003 0307 	and.w	r3, r3, #7
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d004      	beq.n	800dec4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f023 0307 	bic.w	r3, r3, #7
 800dec0:	3308      	adds	r3, #8
 800dec2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d05e      	beq.n	800df88 <pvPortMalloc+0x120>
 800deca:	4b37      	ldr	r3, [pc, #220]	; (800dfa8 <pvPortMalloc+0x140>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d859      	bhi.n	800df88 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ded4:	4b35      	ldr	r3, [pc, #212]	; (800dfac <pvPortMalloc+0x144>)
 800ded6:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800ded8:	4b34      	ldr	r3, [pc, #208]	; (800dfac <pvPortMalloc+0x144>)
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dede:	e004      	b.n	800deea <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800dee0:	69fb      	ldr	r3, [r7, #28]
 800dee2:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dee4:	69fb      	ldr	r3, [r7, #28]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800deea:	69fb      	ldr	r3, [r7, #28]
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	687a      	ldr	r2, [r7, #4]
 800def0:	429a      	cmp	r2, r3
 800def2:	d903      	bls.n	800defc <pvPortMalloc+0x94>
 800def4:	69fb      	ldr	r3, [r7, #28]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d1f1      	bne.n	800dee0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800defc:	4b28      	ldr	r3, [pc, #160]	; (800dfa0 <pvPortMalloc+0x138>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	69fa      	ldr	r2, [r7, #28]
 800df02:	429a      	cmp	r2, r3
 800df04:	d040      	beq.n	800df88 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800df06:	69bb      	ldr	r3, [r7, #24]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	2208      	movs	r2, #8
 800df0c:	4413      	add	r3, r2
 800df0e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800df10:	69fb      	ldr	r3, [r7, #28]
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	69bb      	ldr	r3, [r7, #24]
 800df16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800df18:	69fb      	ldr	r3, [r7, #28]
 800df1a:	685a      	ldr	r2, [r3, #4]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	1ad2      	subs	r2, r2, r3
 800df20:	2308      	movs	r3, #8
 800df22:	005b      	lsls	r3, r3, #1
 800df24:	429a      	cmp	r2, r3
 800df26:	d90f      	bls.n	800df48 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800df28:	69fa      	ldr	r2, [r7, #28]
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	4413      	add	r3, r2
 800df2e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800df30:	69fb      	ldr	r3, [r7, #28]
 800df32:	685a      	ldr	r2, [r3, #4]
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	1ad2      	subs	r2, r2, r3
 800df38:	693b      	ldr	r3, [r7, #16]
 800df3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800df3c:	69fb      	ldr	r3, [r7, #28]
 800df3e:	687a      	ldr	r2, [r7, #4]
 800df40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800df42:	6938      	ldr	r0, [r7, #16]
 800df44:	f000 f89a 	bl	800e07c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800df48:	4b17      	ldr	r3, [pc, #92]	; (800dfa8 <pvPortMalloc+0x140>)
 800df4a:	681a      	ldr	r2, [r3, #0]
 800df4c:	69fb      	ldr	r3, [r7, #28]
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	1ad3      	subs	r3, r2, r3
 800df52:	4a15      	ldr	r2, [pc, #84]	; (800dfa8 <pvPortMalloc+0x140>)
 800df54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800df56:	4b14      	ldr	r3, [pc, #80]	; (800dfa8 <pvPortMalloc+0x140>)
 800df58:	681a      	ldr	r2, [r3, #0]
 800df5a:	4b15      	ldr	r3, [pc, #84]	; (800dfb0 <pvPortMalloc+0x148>)
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	429a      	cmp	r2, r3
 800df60:	d203      	bcs.n	800df6a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800df62:	4b11      	ldr	r3, [pc, #68]	; (800dfa8 <pvPortMalloc+0x140>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	4a12      	ldr	r2, [pc, #72]	; (800dfb0 <pvPortMalloc+0x148>)
 800df68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800df6a:	69fb      	ldr	r3, [r7, #28]
 800df6c:	685a      	ldr	r2, [r3, #4]
 800df6e:	4b0d      	ldr	r3, [pc, #52]	; (800dfa4 <pvPortMalloc+0x13c>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	431a      	orrs	r2, r3
 800df74:	69fb      	ldr	r3, [r7, #28]
 800df76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800df78:	69fb      	ldr	r3, [r7, #28]
 800df7a:	2200      	movs	r2, #0
 800df7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800df7e:	4b0d      	ldr	r3, [pc, #52]	; (800dfb4 <pvPortMalloc+0x14c>)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3301      	adds	r3, #1
 800df84:	4a0b      	ldr	r2, [pc, #44]	; (800dfb4 <pvPortMalloc+0x14c>)
 800df86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800df88:	f7fe fc18 	bl	800c7bc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d101      	bne.n	800df96 <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800df92:	f7f2 fb52 	bl	800063a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800df96:	697b      	ldr	r3, [r7, #20]
}
 800df98:	4618      	mov	r0, r3
 800df9a:	3720      	adds	r7, #32
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}
 800dfa0:	20009428 	.word	0x20009428
 800dfa4:	2000943c 	.word	0x2000943c
 800dfa8:	2000942c 	.word	0x2000942c
 800dfac:	20009420 	.word	0x20009420
 800dfb0:	20009430 	.word	0x20009430
 800dfb4:	20009434 	.word	0x20009434

0800dfb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b086      	sub	sp, #24
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d04d      	beq.n	800e066 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dfca:	2308      	movs	r3, #8
 800dfcc:	425b      	negs	r3, r3
 800dfce:	697a      	ldr	r2, [r7, #20]
 800dfd0:	4413      	add	r3, r2
 800dfd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dfd4:	697b      	ldr	r3, [r7, #20]
 800dfd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	685a      	ldr	r2, [r3, #4]
 800dfdc:	4b24      	ldr	r3, [pc, #144]	; (800e070 <vPortFree+0xb8>)
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4013      	ands	r3, r2
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d10a      	bne.n	800dffc <vPortFree+0x44>
	__asm volatile
 800dfe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfea:	f383 8811 	msr	BASEPRI, r3
 800dfee:	f3bf 8f6f 	isb	sy
 800dff2:	f3bf 8f4f 	dsb	sy
 800dff6:	60fb      	str	r3, [r7, #12]
}
 800dff8:	bf00      	nop
 800dffa:	e7fe      	b.n	800dffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dffc:	693b      	ldr	r3, [r7, #16]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d00a      	beq.n	800e01a <vPortFree+0x62>
	__asm volatile
 800e004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e008:	f383 8811 	msr	BASEPRI, r3
 800e00c:	f3bf 8f6f 	isb	sy
 800e010:	f3bf 8f4f 	dsb	sy
 800e014:	60bb      	str	r3, [r7, #8]
}
 800e016:	bf00      	nop
 800e018:	e7fe      	b.n	800e018 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	685a      	ldr	r2, [r3, #4]
 800e01e:	4b14      	ldr	r3, [pc, #80]	; (800e070 <vPortFree+0xb8>)
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	4013      	ands	r3, r2
 800e024:	2b00      	cmp	r3, #0
 800e026:	d01e      	beq.n	800e066 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d11a      	bne.n	800e066 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	685a      	ldr	r2, [r3, #4]
 800e034:	4b0e      	ldr	r3, [pc, #56]	; (800e070 <vPortFree+0xb8>)
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	43db      	mvns	r3, r3
 800e03a:	401a      	ands	r2, r3
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e040:	f7fe fbae 	bl	800c7a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e044:	693b      	ldr	r3, [r7, #16]
 800e046:	685a      	ldr	r2, [r3, #4]
 800e048:	4b0a      	ldr	r3, [pc, #40]	; (800e074 <vPortFree+0xbc>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4413      	add	r3, r2
 800e04e:	4a09      	ldr	r2, [pc, #36]	; (800e074 <vPortFree+0xbc>)
 800e050:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e052:	6938      	ldr	r0, [r7, #16]
 800e054:	f000 f812 	bl	800e07c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e058:	4b07      	ldr	r3, [pc, #28]	; (800e078 <vPortFree+0xc0>)
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	3301      	adds	r3, #1
 800e05e:	4a06      	ldr	r2, [pc, #24]	; (800e078 <vPortFree+0xc0>)
 800e060:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e062:	f7fe fbab 	bl	800c7bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e066:	bf00      	nop
 800e068:	3718      	adds	r7, #24
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	2000943c 	.word	0x2000943c
 800e074:	2000942c 	.word	0x2000942c
 800e078:	20009438 	.word	0x20009438

0800e07c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e07c:	b480      	push	{r7}
 800e07e:	b085      	sub	sp, #20
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e084:	4b28      	ldr	r3, [pc, #160]	; (800e128 <prvInsertBlockIntoFreeList+0xac>)
 800e086:	60fb      	str	r3, [r7, #12]
 800e088:	e002      	b.n	800e090 <prvInsertBlockIntoFreeList+0x14>
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	60fb      	str	r3, [r7, #12]
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	429a      	cmp	r2, r3
 800e098:	d8f7      	bhi.n	800e08a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	685b      	ldr	r3, [r3, #4]
 800e0a2:	68ba      	ldr	r2, [r7, #8]
 800e0a4:	4413      	add	r3, r2
 800e0a6:	687a      	ldr	r2, [r7, #4]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d108      	bne.n	800e0be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	685a      	ldr	r2, [r3, #4]
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	685b      	ldr	r3, [r3, #4]
 800e0b4:	441a      	add	r2, r3
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	685b      	ldr	r3, [r3, #4]
 800e0c6:	68ba      	ldr	r2, [r7, #8]
 800e0c8:	441a      	add	r2, r3
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	429a      	cmp	r2, r3
 800e0d0:	d118      	bne.n	800e104 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	4b15      	ldr	r3, [pc, #84]	; (800e12c <prvInsertBlockIntoFreeList+0xb0>)
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	429a      	cmp	r2, r3
 800e0dc:	d00d      	beq.n	800e0fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	685a      	ldr	r2, [r3, #4]
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	685b      	ldr	r3, [r3, #4]
 800e0e8:	441a      	add	r2, r3
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	681a      	ldr	r2, [r3, #0]
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	601a      	str	r2, [r3, #0]
 800e0f8:	e008      	b.n	800e10c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e0fa:	4b0c      	ldr	r3, [pc, #48]	; (800e12c <prvInsertBlockIntoFreeList+0xb0>)
 800e0fc:	681a      	ldr	r2, [r3, #0]
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	601a      	str	r2, [r3, #0]
 800e102:	e003      	b.n	800e10c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e10c:	68fa      	ldr	r2, [r7, #12]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	429a      	cmp	r2, r3
 800e112:	d002      	beq.n	800e11a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e11a:	bf00      	nop
 800e11c:	3714      	adds	r7, #20
 800e11e:	46bd      	mov	sp, r7
 800e120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e124:	4770      	bx	lr
 800e126:	bf00      	nop
 800e128:	20009420 	.word	0x20009420
 800e12c:	20009428 	.word	0x20009428

0800e130 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800e130:	b480      	push	{r7}
 800e132:	b08f      	sub	sp, #60	; 0x3c
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800e138:	2300      	movs	r3, #0
 800e13a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800e13c:	2300      	movs	r3, #0
 800e13e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800e140:	2300      	movs	r3, #0
 800e142:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800e144:	4b5a      	ldr	r3, [pc, #360]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d00a      	beq.n	800e162 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800e14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e150:	f383 8811 	msr	BASEPRI, r3
 800e154:	f3bf 8f6f 	isb	sy
 800e158:	f3bf 8f4f 	dsb	sy
 800e15c:	617b      	str	r3, [r7, #20]
}
 800e15e:	bf00      	nop
 800e160:	e7fe      	b.n	800e160 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800e162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e164:	00db      	lsls	r3, r3, #3
 800e166:	687a      	ldr	r2, [r7, #4]
 800e168:	4413      	add	r3, r2
 800e16a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800e16c:	e07d      	b.n	800e26a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800e16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e170:	685b      	ldr	r3, [r3, #4]
 800e172:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800e174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e17c:	f003 0307 	and.w	r3, r3, #7
 800e180:	2b00      	cmp	r3, #0
 800e182:	d00e      	beq.n	800e1a2 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800e184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e186:	3307      	adds	r3, #7
 800e188:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800e18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e18c:	f023 0307 	bic.w	r3, r3, #7
 800e190:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800e192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	461a      	mov	r2, r3
 800e198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e19a:	1ad3      	subs	r3, r2, r3
 800e19c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e19e:	4413      	add	r3, r2
 800e1a0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800e1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1a4:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800e1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d106      	bne.n	800e1ba <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	4a41      	ldr	r2, [pc, #260]	; (800e2b4 <vPortDefineHeapRegions+0x184>)
 800e1b0:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800e1b2:	4b40      	ldr	r3, [pc, #256]	; (800e2b4 <vPortDefineHeapRegions+0x184>)
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	605a      	str	r2, [r3, #4]
 800e1b8:	e01f      	b.n	800e1fa <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800e1ba:	4b3d      	ldr	r3, [pc, #244]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d10a      	bne.n	800e1d8 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800e1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1c6:	f383 8811 	msr	BASEPRI, r3
 800e1ca:	f3bf 8f6f 	isb	sy
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	613b      	str	r3, [r7, #16]
}
 800e1d4:	bf00      	nop
 800e1d6:	e7fe      	b.n	800e1d6 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800e1d8:	4b35      	ldr	r3, [pc, #212]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	461a      	mov	r2, r3
 800e1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d80a      	bhi.n	800e1fa <vPortDefineHeapRegions+0xca>
	__asm volatile
 800e1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1e8:	f383 8811 	msr	BASEPRI, r3
 800e1ec:	f3bf 8f6f 	isb	sy
 800e1f0:	f3bf 8f4f 	dsb	sy
 800e1f4:	60fb      	str	r3, [r7, #12]
}
 800e1f6:	bf00      	nop
 800e1f8:	e7fe      	b.n	800e1f8 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800e1fa:	4b2d      	ldr	r3, [pc, #180]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800e200:	69fa      	ldr	r2, [r7, #28]
 800e202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e204:	4413      	add	r3, r2
 800e206:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800e208:	2208      	movs	r2, #8
 800e20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e20c:	1a9b      	subs	r3, r3, r2
 800e20e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800e210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e212:	f023 0307 	bic.w	r3, r3, #7
 800e216:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800e218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e21a:	4a25      	ldr	r2, [pc, #148]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e21c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800e21e:	4b24      	ldr	r3, [pc, #144]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	2200      	movs	r2, #0
 800e224:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800e226:	4b22      	ldr	r3, [pc, #136]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	2200      	movs	r2, #0
 800e22c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800e22e:	69fb      	ldr	r3, [r7, #28]
 800e230:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800e232:	6a3b      	ldr	r3, [r7, #32]
 800e234:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e236:	1ad2      	subs	r2, r2, r3
 800e238:	6a3b      	ldr	r3, [r7, #32]
 800e23a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800e23c:	4b1c      	ldr	r3, [pc, #112]	; (800e2b0 <vPortDefineHeapRegions+0x180>)
 800e23e:	681a      	ldr	r2, [r3, #0]
 800e240:	6a3b      	ldr	r3, [r7, #32]
 800e242:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800e244:	69bb      	ldr	r3, [r7, #24]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d002      	beq.n	800e250 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800e24a:	69bb      	ldr	r3, [r7, #24]
 800e24c:	6a3a      	ldr	r2, [r7, #32]
 800e24e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800e250:	6a3b      	ldr	r3, [r7, #32]
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e256:	4413      	add	r3, r2
 800e258:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800e25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e25c:	3301      	adds	r3, #1
 800e25e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800e260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e262:	00db      	lsls	r3, r3, #3
 800e264:	687a      	ldr	r2, [r7, #4]
 800e266:	4413      	add	r3, r2
 800e268:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800e26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e26c:	685b      	ldr	r3, [r3, #4]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	f47f af7d 	bne.w	800e16e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800e274:	4a10      	ldr	r2, [pc, #64]	; (800e2b8 <vPortDefineHeapRegions+0x188>)
 800e276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e278:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800e27a:	4a10      	ldr	r2, [pc, #64]	; (800e2bc <vPortDefineHeapRegions+0x18c>)
 800e27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e27e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800e280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e282:	2b00      	cmp	r3, #0
 800e284:	d10a      	bne.n	800e29c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800e286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e28a:	f383 8811 	msr	BASEPRI, r3
 800e28e:	f3bf 8f6f 	isb	sy
 800e292:	f3bf 8f4f 	dsb	sy
 800e296:	60bb      	str	r3, [r7, #8]
}
 800e298:	bf00      	nop
 800e29a:	e7fe      	b.n	800e29a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e29c:	4b08      	ldr	r3, [pc, #32]	; (800e2c0 <vPortDefineHeapRegions+0x190>)
 800e29e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e2a2:	601a      	str	r2, [r3, #0]
}
 800e2a4:	bf00      	nop
 800e2a6:	373c      	adds	r7, #60	; 0x3c
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ae:	4770      	bx	lr
 800e2b0:	20009428 	.word	0x20009428
 800e2b4:	20009420 	.word	0x20009420
 800e2b8:	20009430 	.word	0x20009430
 800e2bc:	2000942c 	.word	0x2000942c
 800e2c0:	2000943c 	.word	0x2000943c

0800e2c4 <__libc_init_array>:
 800e2c4:	b570      	push	{r4, r5, r6, lr}
 800e2c6:	4d0d      	ldr	r5, [pc, #52]	; (800e2fc <__libc_init_array+0x38>)
 800e2c8:	4c0d      	ldr	r4, [pc, #52]	; (800e300 <__libc_init_array+0x3c>)
 800e2ca:	1b64      	subs	r4, r4, r5
 800e2cc:	10a4      	asrs	r4, r4, #2
 800e2ce:	2600      	movs	r6, #0
 800e2d0:	42a6      	cmp	r6, r4
 800e2d2:	d109      	bne.n	800e2e8 <__libc_init_array+0x24>
 800e2d4:	4d0b      	ldr	r5, [pc, #44]	; (800e304 <__libc_init_array+0x40>)
 800e2d6:	4c0c      	ldr	r4, [pc, #48]	; (800e308 <__libc_init_array+0x44>)
 800e2d8:	f000 f82e 	bl	800e338 <_init>
 800e2dc:	1b64      	subs	r4, r4, r5
 800e2de:	10a4      	asrs	r4, r4, #2
 800e2e0:	2600      	movs	r6, #0
 800e2e2:	42a6      	cmp	r6, r4
 800e2e4:	d105      	bne.n	800e2f2 <__libc_init_array+0x2e>
 800e2e6:	bd70      	pop	{r4, r5, r6, pc}
 800e2e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2ec:	4798      	blx	r3
 800e2ee:	3601      	adds	r6, #1
 800e2f0:	e7ee      	b.n	800e2d0 <__libc_init_array+0xc>
 800e2f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2f6:	4798      	blx	r3
 800e2f8:	3601      	adds	r6, #1
 800e2fa:	e7f2      	b.n	800e2e2 <__libc_init_array+0x1e>
 800e2fc:	0800e4b8 	.word	0x0800e4b8
 800e300:	0800e4b8 	.word	0x0800e4b8
 800e304:	0800e4b8 	.word	0x0800e4b8
 800e308:	0800e4bc 	.word	0x0800e4bc

0800e30c <memcpy>:
 800e30c:	440a      	add	r2, r1
 800e30e:	4291      	cmp	r1, r2
 800e310:	f100 33ff 	add.w	r3, r0, #4294967295
 800e314:	d100      	bne.n	800e318 <memcpy+0xc>
 800e316:	4770      	bx	lr
 800e318:	b510      	push	{r4, lr}
 800e31a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e31e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e322:	4291      	cmp	r1, r2
 800e324:	d1f9      	bne.n	800e31a <memcpy+0xe>
 800e326:	bd10      	pop	{r4, pc}

0800e328 <memset>:
 800e328:	4402      	add	r2, r0
 800e32a:	4603      	mov	r3, r0
 800e32c:	4293      	cmp	r3, r2
 800e32e:	d100      	bne.n	800e332 <memset+0xa>
 800e330:	4770      	bx	lr
 800e332:	f803 1b01 	strb.w	r1, [r3], #1
 800e336:	e7f9      	b.n	800e32c <memset+0x4>

0800e338 <_init>:
 800e338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e33a:	bf00      	nop
 800e33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e33e:	bc08      	pop	{r3}
 800e340:	469e      	mov	lr, r3
 800e342:	4770      	bx	lr

0800e344 <_fini>:
 800e344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e346:	bf00      	nop
 800e348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e34a:	bc08      	pop	{r3}
 800e34c:	469e      	mov	lr, r3
 800e34e:	4770      	bx	lr
