#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  2 02:40:26 2021
# Process ID: 2284
# Current directory: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3284 C:\Users\Finger_Leader\Desktop\с╡вш\code\hardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign\HardwareSynthesisDesign.xpr
# Log file: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/vivado.log
# Journal file: C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close [ open C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v w ]
add_files C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/cp0_reg.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Finger_Leader/Desktop/с╡вш/code/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
