

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Sun Mar 20 17:25:41 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+
    |              Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |          |          |           |             |     |
    |              & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+
    |+ eucHW                            |     -|  0.15|       31|  310.000|         -|       32|     -|        no|  16 (13%)|  64 (80%)|  3112 (8%)|  10755 (61%)|    -|
    | + grp_sqrt_fixed_32_32_s_fu_2521  |    II|  0.15|        7|   70.000|         -|        1|     -|       yes|         -|         -|   579 (1%)|    1337 (7%)|    -|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| A        | in        | unsigned char* |
| B        | in        | unsigned char* |
| C        | out       | int*           |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+----------------------+-----------+------------------------+
| Argument | HW Name              | HW Type   | HW Info                |
+----------+----------------------+-----------+------------------------+
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| A        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| B        | s_axi_control        | interface |                        |
| C        | s_axi_control C      | register  | offset=0x110, range=32 |
| C        | s_axi_control C_ctrl | register  | offset=0x114, range=32 |
+----------+----------------------+-----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================

