Classic Timing Analyzer report for relatorio1
Wed Aug 27 21:57:58 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.941 ns                         ; J        ; inst29~1 ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.391 ns                         ; inst29~1 ; Qbarrado ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.680 ns                        ; J        ; Q        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.591 ns                        ; K        ; inst29~1 ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 310.37 MHz ( period = 3.222 ns ) ; inst29~1 ; inst29~1 ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                       ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 310.37 MHz ( period = 3.222 ns ) ; inst29~1 ; inst29~1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.120 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 6.941 ns   ; J     ; inst29~1 ; CLOCK    ;
; N/A   ; None         ; 6.879 ns   ; CLOCK ; inst29~1 ; CLOCK    ;
; N/A   ; None         ; 2.693 ns   ; K     ; inst29~1 ; CLOCK    ;
+-------+--------------+------------+-------+----------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------+----------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To       ; From Clock ;
+-------+--------------+------------+----------+----------+------------+
; N/A   ; None         ; 9.391 ns   ; inst29~1 ; Qbarrado ; CLOCK      ;
; N/A   ; None         ; 8.270 ns   ; inst29~1 ; Q        ; CLOCK      ;
+-------+--------------+------------+----------+----------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 11.680 ns       ; J     ; Q  ;
; N/A   ; None              ; 11.618 ns       ; CLOCK ; Q  ;
; N/A   ; None              ; 7.432 ns        ; K     ; Q  ;
+-------+-------------------+-----------------+-------+----+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; -0.591 ns ; K     ; inst29~1 ; CLOCK    ;
; N/A           ; None        ; -4.777 ns ; CLOCK ; inst29~1 ; CLOCK    ;
; N/A           ; None        ; -4.839 ns ; J     ; inst29~1 ; CLOCK    ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Aug 27 21:57:56 2014
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off relatorio1 -c relatorio1 --speed=8
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst29~1" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "inst23~2"
    Warning: Node "inst23~1"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is a latch enable. Will not compute fmax for this pin.
Info: Clock "CLOCK" has Internal fmax of 310.37 MHz between source register "inst29~1" and destination register "inst29~1" (period= 3.222 ns)
    Info: + Longest register to register delay is 1.120 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'
            Info: Loc. = LC_X1_Y9_N1; Node "inst23~2"
            Info: Loc. = LC_X1_Y9_N3; Node "inst23~1"
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.120 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 0.938 ns ( 83.75 % )
        Info: Total interconnect delay = 0.182 ns ( 16.25 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 3.388 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'
            Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
            Info: Total cell delay = 1.911 ns ( 56.40 % )
            Info: Total interconnect delay = 1.477 ns ( 43.60 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 3.388 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'
            Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
            Info: Total cell delay = 1.911 ns ( 56.40 % )
            Info: Total interconnect delay = 1.477 ns ( 43.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.102 ns
Info: tsu for register "inst29~1" (data pin = "J", clock pin = "CLOCK") is 6.941 ns
    Info: + Longest pin to register delay is 8.227 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'J'
        Info: 2: + IC(0.000 ns) + CELL(6.462 ns) = 7.931 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'
            Info: Loc. = LC_X1_Y9_N1; Node "inst23~2"
            Info: Loc. = LC_X1_Y9_N3; Node "inst23~1"
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 8.227 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 8.045 ns ( 97.79 % )
        Info: Total interconnect delay = 0.182 ns ( 2.21 % )
    Info: + Micro setup delay of destination is 2.102 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'
        Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 1.911 ns ( 56.40 % )
        Info: Total interconnect delay = 1.477 ns ( 43.60 % )
Info: tco from clock "CLOCK" to destination pin "Qbarrado" through register "inst29~1" is 9.391 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'
        Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 1.911 ns ( 56.40 % )
        Info: Total interconnect delay = 1.477 ns ( 43.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: 2: + IC(3.879 ns) + CELL(2.124 ns) = 6.003 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'Qbarrado'
        Info: Total cell delay = 2.124 ns ( 35.38 % )
        Info: Total interconnect delay = 3.879 ns ( 64.62 % )
Info: Longest tpd from source pin "J" to destination pin "Q" is 11.680 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'J'
    Info: 2: + IC(0.000 ns) + CELL(6.462 ns) = 7.931 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'
        Info: Loc. = LC_X1_Y9_N1; Node "inst23~2"
        Info: Loc. = LC_X1_Y9_N3; Node "inst23~1"
    Info: 3: + IC(0.418 ns) + CELL(0.114 ns) = 8.463 ns; Loc. = LC_X1_Y9_N5; Fanout = 1; COMB Node = 'inst28~1'
    Info: 4: + IC(1.093 ns) + CELL(2.124 ns) = 11.680 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 10.169 ns ( 87.06 % )
    Info: Total interconnect delay = 1.511 ns ( 12.94 % )
Info: th for register "inst29~1" (data pin = "K", clock pin = "CLOCK") is -0.591 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'
        Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 1.911 ns ( 56.40 % )
        Info: Total interconnect delay = 1.477 ns ( 43.60 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.979 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 2; PIN Node = 'K'
        Info: 2: + IC(0.000 ns) + CELL(2.214 ns) = 3.683 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'
            Info: Loc. = LC_X1_Y9_N1; Node "inst23~2"
            Info: Loc. = LC_X1_Y9_N3; Node "inst23~1"
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.979 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'
        Info: Total cell delay = 3.797 ns ( 95.43 % )
        Info: Total interconnect delay = 0.182 ns ( 4.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Wed Aug 27 21:57:58 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


