$date
	Sun Jan 24 15:38:39 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module limit_pressure_testBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " key $end
$var wire 1 # reset $end
$var wire 1 $ PS $end
$var reg 1 % NS $end
$var reg 1 & limit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
1#
x"
0!
$end
#10
0&
0$
1!
#20
0!
#30
0%
1!
#40
0!
0"
0#
#50
1!
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
1"
#110
1%
1!
#120
0!
#130
1&
0%
1$
1!
#140
0!
0"
#150
0&
0$
1!
#160
0!
#170
1!
#180
0!
1"
#190
1%
1!
#200
0!
#210
1&
0%
1$
1!
#220
0!
0"
#230
0&
0$
1!
#240
0!
#250
1!
#260
0!
1"
#270
1%
1!
#280
0!
#290
1&
0%
1$
1!
#300
0!
0"
#310
0&
0$
1!
#320
0!
#330
1!
#340
0!
1"
#350
1%
1!
#360
0!
#370
1&
0%
1$
1!
#380
0!
#390
0&
1%
0$
1!
#400
0!
0"
#410
1&
1$
1!
#420
0!
1"
#430
0%
1!
#440
0!
0"
#450
0&
0$
1!
#460
0!
1"
#470
1%
1!
#480
0!
0"
#490
1&
1$
1!
#500
0!
1"
#510
0%
1!
#520
0!
0"
#530
0&
0$
1!
#540
0!
1#
#550
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
1"
#610
1%
1!
#620
0!
0"
#630
0%
1!
#640
0!
1"
#650
1%
1!
#660
0!
0"
#670
0%
1!
#680
0!
1"
#690
1%
1!
#700
0!
0"
#710
0%
1!
#720
0!
1"
#730
1%
1!
#740
1&
1$
0!
0#
#750
0%
1!
#760
0!
#770
0&
1%
0$
1!
#780
0!
0"
#790
1&
1$
1!
#800
0!
1"
#810
0%
1!
#820
0!
0"
#830
0&
0$
1!
#840
0!
1"
#850
1%
1!
#860
0!
0"
#870
1&
1$
1!
#880
0!
1"
#890
0%
1!
#900
0!
0"
#910
0&
0$
1!
#920
0!
1"
#930
1%
1!
#940
0!
