$comment
	File created using the following command:
		vcd file Registrador.msim.vcd -direction
$end
$date
	Mon Aug 19 10:54:30 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Registrador_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clk $end
$var reg 4 # I [3:0] $end
$var wire 1 $ Q [3] $end
$var wire 1 % Q [2] $end
$var wire 1 & Q [1] $end
$var wire 1 ' Q [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / clk~combout $end
$var wire 1 0 Q[0]~reg0feeder_combout $end
$var wire 1 1 clear~combout $end
$var wire 1 2 Q[0]~reg0_regout $end
$var wire 1 3 Q[1]~reg0feeder_combout $end
$var wire 1 4 Q[1]~reg0_regout $end
$var wire 1 5 Q[2]~reg0feeder_combout $end
$var wire 1 6 Q[2]~reg0_regout $end
$var wire 1 7 Q[3]~reg0_regout $end
$var wire 1 8 I~combout [3] $end
$var wire 1 9 I~combout [2] $end
$var wire 1 : I~combout [1] $end
$var wire 1 ; I~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b110 #
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
13
04
15
06
07
0;
1:
19
08
$end
#5000
1"
1/
0(
16
14
1%
1&
#7000
b10 #
b11 #
1;
09
1(
10
05
#10000
0"
0/
0(
#14000
b1 #
b0 #
0;
0:
1(
00
03
#15000
1"
1/
0(
06
04
0%
0&
#20000
0"
0/
1(
#21000
b1000 #
b1010 #
1:
18
0(
13
#25000
1"
1/
1(
17
14
1$
1&
#28000
b10 #
b0 #
0:
08
0(
03
#30000
0"
0/
1(
#35000
b1 #
b1001 #
b1011 #
1"
1;
1:
18
1/
0(
10
13
04
0&
#40000
0"
0/
1(
#42000
b1111 #
b111 #
19
08
0(
15
#45000
1"
1/
1(
07
16
14
12
0$
1%
1&
1'
#49000
b11 #
b1011 #
09
18
0(
05
#50000
0"
0/
1(
#55000
1"
1/
0(
17
06
1$
0%
#56000
b1001 #
b1101 #
0:
19
1(
03
15
#60000
0"
0/
0(
#63000
b1001 #
09
1(
05
#65000
1"
1/
0(
04
0&
#70000
0"
0/
1(
#75000
1"
1/
0(
#77000
b1 #
b11 #
b111 #
1:
19
08
1(
13
15
#80000
