
schoolPotProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a028  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800a2f8  0800a2f8  0000b2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a6fc  0800a6fc  0000b6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a704  0800a704  0000b704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a708  0800a708  0000b708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  24000000  0800a70c  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000274  240001e4  0800a8f0  0000c1e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000458  0800a8f0  0000c458  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000144d4  00000000  00000000  0000c212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000254e  00000000  00000000  000206e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f88  00000000  00000000  00022c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bea  00000000  00000000  00023bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034b0c  00000000  00000000  000247aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000152b8  00000000  00000000  000592b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015956b  00000000  00000000  0006e56e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c7ad9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005050  00000000  00000000  001c7b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001ccb6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e4 	.word	0x240001e4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a2e0 	.word	0x0800a2e0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e8 	.word	0x240001e8
 800030c:	0800a2e0 	.word	0x0800a2e0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f0:	f000 fa20 	bl	8000b34 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f000 fd16 	bl	8001124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f80a 	bl	8000710 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 f93e 	bl	800097c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000700:	f000 f876 	bl	80007f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000704:	f000 f8ee 	bl	80008e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  readXVal();
 8000708:	f000 f996 	bl	8000a38 <readXVal>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <main+0x20>

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b09c      	sub	sp, #112	@ 0x70
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071a:	224c      	movs	r2, #76	@ 0x4c
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f007 ff27 	bl	8008572 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2220      	movs	r2, #32
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f007 ff21 	bl	8008572 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000730:	2002      	movs	r0, #2
 8000732:	f002 fbdf 	bl	8002ef4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b2c      	ldr	r3, [pc, #176]	@ (80007ec <SystemClock_Config+0xdc>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemClock_Config+0xdc>)
 8000740:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b29      	ldr	r3, [pc, #164]	@ (80007ec <SystemClock_Config+0xdc>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000752:	bf00      	nop
 8000754:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <SystemClock_Config+0xdc>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800075c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000760:	d1f8      	bne.n	8000754 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000762:	2310      	movs	r3, #16
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000766:	2380      	movs	r3, #128	@ 0x80
 8000768:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = 16;
 800076a:	2310      	movs	r3, #16
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 8000772:	2301      	movs	r3, #1
 8000774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800077a:	f240 1313 	movw	r3, #275	@ 0x113
 800077e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000780:	2301      	movs	r3, #1
 8000782:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800078c:	2304      	movs	r3, #4
 800078e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000790:	2300      	movs	r3, #0
 8000792:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079c:	4618      	mov	r0, r3
 800079e:	f002 fbe3 	bl	8002f68 <HAL_RCC_OscConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007a8:	f000 f9f0 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ac:	233f      	movs	r3, #63	@ 0x3f
 80007ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b0:	2303      	movs	r3, #3
 80007b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007b8:	2308      	movs	r3, #8
 80007ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007bc:	2340      	movs	r3, #64	@ 0x40
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007c0:	2340      	movs	r3, #64	@ 0x40
 80007c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007ca:	2340      	movs	r3, #64	@ 0x40
 80007cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2103      	movs	r1, #3
 80007d2:	4618      	mov	r0, r3
 80007d4:	f002 ffa2 	bl	800371c <HAL_RCC_ClockConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007de:	f000 f9d5 	bl	8000b8c <Error_Handler>
  }
}
 80007e2:	bf00      	nop
 80007e4:	3770      	adds	r7, #112	@ 0x70
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	58024800 	.word	0x58024800

080007f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	@ 0x30
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000802:	463b      	mov	r3, r7
 8000804:	2224      	movs	r2, #36	@ 0x24
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f007 feb2 	bl	8008572 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800080e:	4b32      	ldr	r3, [pc, #200]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000810:	4a32      	ldr	r2, [pc, #200]	@ (80008dc <MX_ADC1_Init+0xec>)
 8000812:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800081a:	4b2f      	ldr	r3, [pc, #188]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000820:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000826:	4b2c      	ldr	r3, [pc, #176]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000828:	2204      	movs	r2, #4
 800082a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800082c:	4b2a      	ldr	r3, [pc, #168]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800082e:	2200      	movs	r2, #0
 8000830:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000832:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000834:	2200      	movs	r2, #0
 8000836:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000838:	4b27      	ldr	r3, [pc, #156]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800083a:	2201      	movs	r2, #1
 800083c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800083e:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000840:	2200      	movs	r2, #0
 8000842:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000846:	4b24      	ldr	r3, [pc, #144]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000848:	2200      	movs	r2, #0
 800084a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800084c:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800084e:	2200      	movs	r2, #0
 8000850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000852:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000854:	2200      	movs	r2, #0
 8000856:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000858:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800085a:	2200      	movs	r2, #0
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800085e:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000860:	2200      	movs	r2, #0
 8000862:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000866:	2200      	movs	r2, #0
 8000868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800086e:	2201      	movs	r2, #1
 8000870:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000872:	4819      	ldr	r0, [pc, #100]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000874:	f000 ff68 	bl	8001748 <HAL_ADC_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800087e:	f000 f985 	bl	8000b8c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088a:	4619      	mov	r1, r3
 800088c:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800088e:	f001 ff4b 	bl	8002728 <HAL_ADCEx_MultiModeConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000898:	f000 f978 	bl	8000b8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_ADC1_Init+0xf0>)
 800089e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a0:	2306      	movs	r3, #6
 80008a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008a8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80008ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ae:	2304      	movs	r3, #4
 80008b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 80008c2:	f001 f949 	bl	8001b58 <HAL_ADC_ConfigChannel>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80008cc:	f000 f95e 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	3730      	adds	r7, #48	@ 0x30
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	24000200 	.word	0x24000200
 80008dc:	40022000 	.word	0x40022000
 80008e0:	19200040 	.word	0x19200040

080008e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART1_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800092e:	f005 fe67 	bl	8006600 <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 f928 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000940:	f007 f801 	bl	8007946 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 f91f 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000952:	f007 f836 	bl	80079c2 <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 f916 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000962:	f006 ffb7 	bl	80078d4 <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 f90e 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	24000270 	.word	0x24000270
 8000978:	40011000 	.word	0x40011000

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000988:	4a17      	ldr	r2, [pc, #92]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 800098a:	f043 0301 	orr.w	r3, r3, #1
 800098e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a6:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009a8:	f043 0320 	orr.w	r3, r3, #32
 80009ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b0:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b6:	f003 0320 	and.w	r3, r3, #32
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	4b0a      	ldr	r3, [pc, #40]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c4:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009c6:	f043 0302 	orr.w	r3, r3, #2
 80009ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	f003 0302 	and.w	r3, r3, #2
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009dc:	bf00      	nop
 80009de:	3714      	adds	r7, #20
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	58024400 	.word	0x58024400

080009ec <_write>:

/* USER CODE BEGIN 4 */
int _write(int fd, char* ptr, int len) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d002      	beq.n	8000a04 <_write+0x18>
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d111      	bne.n	8000a28 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	4809      	ldr	r0, [pc, #36]	@ (8000a34 <_write+0x48>)
 8000a10:	f005 fe46 	bl	80066a0 <HAL_UART_Transmit>
 8000a14:	4603      	mov	r3, r0
 8000a16:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <_write+0x36>
      return len;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	e004      	b.n	8000a2c <_write+0x40>
    else
      return -1;
 8000a22:	f04f 33ff 	mov.w	r3, #4294967295
 8000a26:	e001      	b.n	8000a2c <_write+0x40>
  }
  return -1;
 8000a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	24000270 	.word	0x24000270

08000a38 <readXVal>:
uint16_t readXVal(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b096      	sub	sp, #88	@ 0x58
 8000a3c:	af08      	add	r7, sp, #32
	uint32_t prevTick = HAL_GetTick();
 8000a3e:	f000 fbf7 	bl	8001230 <HAL_GetTick>
 8000a42:	6378      	str	r0, [r7, #52]	@ 0x34
	uint32_t cycles = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
	long double xAvg = 0;
 8000a48:	f04f 0200 	mov.w	r2, #0
 8000a4c:	f04f 0300 	mov.w	r3, #0
 8000a50:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	long double pXAvg = 0;
 8000a54:	f04f 0200 	mov.w	r2, #0
 8000a58:	f04f 0300 	mov.w	r3, #0
 8000a5c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	while(true) {
		uint32_t curTick = HAL_GetTick();
 8000a60:	f000 fbe6 	bl	8001230 <HAL_GetTick>
 8000a64:	61f8      	str	r0, [r7, #28]
//					((long double)cycles-1.0)
//				) + (long double)xPwr / (long double)cycles;
//
//		// ---------- final averaged values ----------

		if(prevTick - curTick >= dataOutputPause) {
 8000a66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	1ad2      	subs	r2, r2, r3
 8000a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b28 <readXVal+0xf0>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d34a      	bcc.n	8000b0a <readXVal+0xd2>
			// ---------- convert to millivolts ----------
			long double mvXVal = (long double)xAvg * 3300.0 / 65535.0;
 8000a74:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000a78:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8000b18 <readXVal+0xe0>
 8000a7c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000a80:	ed9f 5b27 	vldr	d5, [pc, #156]	@ 8000b20 <readXVal+0xe8>
 8000a84:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a88:	ed87 7b04 	vstr	d7, [r7, #16]
			long double mvXPwr = (long double)pXAvg * 3300.0 / 65535.0;
 8000a8c:	ed97 7b08 	vldr	d7, [r7, #32]
 8000a90:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8000b18 <readXVal+0xe0>
 8000a94:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000a98:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 8000b20 <readXVal+0xe8>
 8000a9c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000aa0:	ed87 7b02 	vstr	d7, [r7, #8]

			// ---------- compute distance ----------
			long double distanceIn = (xAvg / pXAvg) * length;
 8000aa4:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 8000aa8:	ed97 7b08 	vldr	d7, [r7, #32]
 8000aac:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b2c <readXVal+0xf4>)
 8000ab2:	ed93 7b00 	vldr	d7, [r3]
 8000ab6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000aba:	ed87 7b00 	vstr	d7, [r7]

			// ---------- print output ----------
			printf("cycles=%lu | xValAvg=%Lf | xPwrAvg=%Lf | mvXVal=%Lf mV | mvXPwr=%Lf mV | dist=%Lf in\r\n",
 8000abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ac2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000ac6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000aca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000ace:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ad2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000ad6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ada:	e9cd 2300 	strd	r2, r3, [sp]
 8000ade:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000ae2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000ae4:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <readXVal+0xf8>)
 8000ae6:	f007 fcef 	bl	80084c8 <iprintf>
				   cycles, xAvg, pXAvg, mvXVal, mvXPwr, distanceIn);
			xAvg = 0.0;
 8000aea:	f04f 0200 	mov.w	r2, #0
 8000aee:	f04f 0300 	mov.w	r3, #0
 8000af2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
			pXAvg = 0.0;
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	f04f 0300 	mov.w	r3, #0
 8000afe:	e9c7 2308 	strd	r2, r3, [r7, #32]
			cycles = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	633b      	str	r3, [r7, #48]	@ 0x30
			prevTick = curTick;
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		cycles++;
 8000b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	633b      	str	r3, [r7, #48]	@ 0x30
	while(true) {
 8000b10:	e7a6      	b.n	8000a60 <readXVal+0x28>
 8000b12:	bf00      	nop
 8000b14:	f3af 8000 	nop.w
 8000b18:	00000000 	.word	0x00000000
 8000b1c:	40a9c800 	.word	0x40a9c800
 8000b20:	00000000 	.word	0x00000000
 8000b24:	40efffe0 	.word	0x40efffe0
 8000b28:	24000008 	.word	0x24000008
 8000b2c:	24000000 	.word	0x24000000
 8000b30:	0800a2f8 	.word	0x0800a2f8

08000b34 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b46:	f001 ffb5 	bl	8002ab4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b56:	231f      	movs	r3, #31
 8000b58:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b5a:	2387      	movs	r3, #135	@ 0x87
 8000b5c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b62:	2300      	movs	r3, #0
 8000b64:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b66:	2301      	movs	r3, #1
 8000b68:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b76:	463b      	mov	r3, r7
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 ffd3 	bl	8002b24 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b7e:	2004      	movs	r0, #4
 8000b80:	f001 ffb0 	bl	8002ae4 <HAL_MPU_Enable>

}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <Error_Handler+0x8>

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <HAL_MspInit+0x30>)
 8000ba0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ba4:	4a08      	ldr	r2, [pc, #32]	@ (8000bc8 <HAL_MspInit+0x30>)
 8000ba6:	f043 0302 	orr.w	r3, r3, #2
 8000baa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_MspInit+0x30>)
 8000bb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	58024400 	.word	0x58024400

08000bcc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b0ba      	sub	sp, #232	@ 0xe8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000be4:	f107 0318 	add.w	r3, r7, #24
 8000be8:	22b8      	movs	r2, #184	@ 0xb8
 8000bea:	2100      	movs	r1, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f007 fcc0 	bl	8008572 <memset>
  if(hadc->Instance==ADC1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a3b      	ldr	r2, [pc, #236]	@ (8000ce4 <HAL_ADC_MspInit+0x118>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d16e      	bne.n	8000cda <HAL_ADC_MspInit+0x10e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bfc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 8000c0c:	2381      	movs	r3, #129	@ 0x81
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000c10:	2302      	movs	r3, #2
 8000c12:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000c14:	2302      	movs	r3, #2
 8000c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000c1c:	2340      	movs	r3, #64	@ 0x40
 8000c1e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000c20:	2300      	movs	r3, #0
 8000c22:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c2e:	f107 0318 	add.w	r3, r7, #24
 8000c32:	4618      	mov	r0, r3
 8000c34:	f003 f8fe 	bl	8003e34 <HAL_RCCEx_PeriphCLKConfig>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000c3e:	f7ff ffa5 	bl	8000b8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000c42:	4b29      	ldr	r3, [pc, #164]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c48:	4a27      	ldr	r2, [pc, #156]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c4a:	f043 0320 	orr.w	r3, r3, #32
 8000c4e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c52:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c58:	f003 0320 	and.w	r3, r3, #32
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c60:	4b21      	ldr	r3, [pc, #132]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c66:	4a20      	ldr	r2, [pc, #128]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c68:	f043 0301 	orr.w	r3, r3, #1
 8000c6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c84:	4a18      	ldr	r2, [pc, #96]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c86:	f043 0320 	orr.w	r3, r3, #32
 8000c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ce8 <HAL_ADC_MspInit+0x11c>)
 8000c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INP7
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = xValPin_Pin;
 8000c9c:	2380      	movs	r3, #128	@ 0x80
 8000c9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(xValPin_GPIO_Port, &GPIO_InitStruct);
 8000cae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	480d      	ldr	r0, [pc, #52]	@ (8000cec <HAL_ADC_MspInit+0x120>)
 8000cb6:	f001 ff75 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = xPwrPin_Pin;
 8000cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(xPwrPin_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4806      	ldr	r0, [pc, #24]	@ (8000cf0 <HAL_ADC_MspInit+0x124>)
 8000cd6:	f001 ff65 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cda:	bf00      	nop
 8000cdc:	37e8      	adds	r7, #232	@ 0xe8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40022000 	.word	0x40022000
 8000ce8:	58024400 	.word	0x58024400
 8000cec:	58020000 	.word	0x58020000
 8000cf0:	58021400 	.word	0x58021400

08000cf4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0b8      	sub	sp, #224	@ 0xe0
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d0c:	f107 0310 	add.w	r3, r7, #16
 8000d10:	22b8      	movs	r2, #184	@ 0xb8
 8000d12:	2100      	movs	r1, #0
 8000d14:	4618      	mov	r0, r3
 8000d16:	f007 fc2c 	bl	8008572 <memset>
  if(huart->Instance==USART1)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a27      	ldr	r2, [pc, #156]	@ (8000dbc <HAL_UART_MspInit+0xc8>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d146      	bne.n	8000db2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d24:	f04f 0201 	mov.w	r2, #1
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d36:	f107 0310 	add.w	r3, r7, #16
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f003 f87a 	bl	8003e34 <HAL_RCCEx_PeriphCLKConfig>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d46:	f7ff ff21 	bl	8000b8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d50:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d52:	f043 0310 	orr.w	r3, r3, #16
 8000d56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d5a:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d60:	f003 0310 	and.w	r3, r3, #16
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d68:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	4a14      	ldr	r2, [pc, #80]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d70:	f043 0302 	orr.w	r3, r3, #2
 8000d74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d78:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <HAL_UART_MspInit+0xcc>)
 8000d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d86:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000da0:	2304      	movs	r3, #4
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000daa:	4619      	mov	r1, r3
 8000dac:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <HAL_UART_MspInit+0xd0>)
 8000dae:	f001 fef9 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000db2:	bf00      	nop
 8000db4:	37e0      	adds	r7, #224	@ 0xe0
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40011000 	.word	0x40011000
 8000dc0:	58024400 	.word	0x58024400
 8000dc4:	58020400 	.word	0x58020400

08000dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <NMI_Handler+0x4>

08000dd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <HardFault_Handler+0x4>

08000dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <MemManage_Handler+0x4>

08000de0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <BusFault_Handler+0x4>

08000de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <UsageFault_Handler+0x4>

08000df0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1e:	f000 f9f3 	bl	8001208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0
  return 1;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <_kill>:

int _kill(int pid, int sig)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e40:	f007 fbea 	bl	8008618 <__errno>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2216      	movs	r2, #22
 8000e48:	601a      	str	r2, [r3, #0]
  return -1;
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_exit>:

void _exit (int status)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ffe7 	bl	8000e36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <_exit+0x12>

08000e6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	e00a      	b.n	8000e94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e7e:	f3af 8000 	nop.w
 8000e82:	4601      	mov	r1, r0
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	1c5a      	adds	r2, r3, #1
 8000e88:	60ba      	str	r2, [r7, #8]
 8000e8a:	b2ca      	uxtb	r2, r1
 8000e8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	3301      	adds	r3, #1
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	697a      	ldr	r2, [r7, #20]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	dbf0      	blt.n	8000e7e <_read+0x12>
  }

  return len;
 8000e9c:	687b      	ldr	r3, [r7, #4]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
 8000ec6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ece:	605a      	str	r2, [r3, #4]
  return 0;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <_isatty>:

int _isatty(int file)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ee6:	2301      	movs	r3, #1
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
	...

08000f10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f18:	4a14      	ldr	r2, [pc, #80]	@ (8000f6c <_sbrk+0x5c>)
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <_sbrk+0x60>)
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f24:	4b13      	ldr	r3, [pc, #76]	@ (8000f74 <_sbrk+0x64>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f2c:	4b11      	ldr	r3, [pc, #68]	@ (8000f74 <_sbrk+0x64>)
 8000f2e:	4a12      	ldr	r2, [pc, #72]	@ (8000f78 <_sbrk+0x68>)
 8000f30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f32:	4b10      	ldr	r3, [pc, #64]	@ (8000f74 <_sbrk+0x64>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d207      	bcs.n	8000f50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f40:	f007 fb6a 	bl	8008618 <__errno>
 8000f44:	4603      	mov	r3, r0
 8000f46:	220c      	movs	r2, #12
 8000f48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	e009      	b.n	8000f64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <_sbrk+0x64>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f56:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <_sbrk+0x64>)
 8000f60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f62:	68fb      	ldr	r3, [r7, #12]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	24050000 	.word	0x24050000
 8000f70:	00000400 	.word	0x00000400
 8000f74:	24000304 	.word	0x24000304
 8000f78:	24000458 	.word	0x24000458

08000f7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f80:	4b3e      	ldr	r3, [pc, #248]	@ (800107c <SystemInit+0x100>)
 8000f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f86:	4a3d      	ldr	r2, [pc, #244]	@ (800107c <SystemInit+0x100>)
 8000f88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f90:	4b3b      	ldr	r3, [pc, #236]	@ (8001080 <SystemInit+0x104>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 030f 	and.w	r3, r3, #15
 8000f98:	2b06      	cmp	r3, #6
 8000f9a:	d807      	bhi.n	8000fac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f9c:	4b38      	ldr	r3, [pc, #224]	@ (8001080 <SystemInit+0x104>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f023 030f 	bic.w	r3, r3, #15
 8000fa4:	4a36      	ldr	r2, [pc, #216]	@ (8001080 <SystemInit+0x104>)
 8000fa6:	f043 0307 	orr.w	r3, r3, #7
 8000faa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fac:	4b35      	ldr	r3, [pc, #212]	@ (8001084 <SystemInit+0x108>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a34      	ldr	r2, [pc, #208]	@ (8001084 <SystemInit+0x108>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fb8:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <SystemInit+0x108>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fbe:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <SystemInit+0x108>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	4930      	ldr	r1, [pc, #192]	@ (8001084 <SystemInit+0x108>)
 8000fc4:	4b30      	ldr	r3, [pc, #192]	@ (8001088 <SystemInit+0x10c>)
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fca:	4b2d      	ldr	r3, [pc, #180]	@ (8001080 <SystemInit+0x104>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0308 	and.w	r3, r3, #8
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d007      	beq.n	8000fe6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <SystemInit+0x104>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f023 030f 	bic.w	r3, r3, #15
 8000fde:	4a28      	ldr	r2, [pc, #160]	@ (8001080 <SystemInit+0x104>)
 8000fe0:	f043 0307 	orr.w	r3, r3, #7
 8000fe4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000fe6:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <SystemInit+0x108>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <SystemInit+0x108>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <SystemInit+0x108>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <SystemInit+0x108>)
 8000ffa:	4a24      	ldr	r2, [pc, #144]	@ (800108c <SystemInit+0x110>)
 8000ffc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <SystemInit+0x108>)
 8001000:	4a23      	ldr	r2, [pc, #140]	@ (8001090 <SystemInit+0x114>)
 8001002:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <SystemInit+0x108>)
 8001006:	4a23      	ldr	r2, [pc, #140]	@ (8001094 <SystemInit+0x118>)
 8001008:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <SystemInit+0x108>)
 800100c:	2200      	movs	r2, #0
 800100e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <SystemInit+0x108>)
 8001012:	4a20      	ldr	r2, [pc, #128]	@ (8001094 <SystemInit+0x118>)
 8001014:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001016:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <SystemInit+0x108>)
 8001018:	2200      	movs	r2, #0
 800101a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800101c:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <SystemInit+0x108>)
 800101e:	4a1d      	ldr	r2, [pc, #116]	@ (8001094 <SystemInit+0x118>)
 8001020:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <SystemInit+0x108>)
 8001024:	2200      	movs	r2, #0
 8001026:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <SystemInit+0x108>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a15      	ldr	r2, [pc, #84]	@ (8001084 <SystemInit+0x108>)
 800102e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001032:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001034:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <SystemInit+0x108>)
 8001036:	2200      	movs	r2, #0
 8001038:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800103a:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <SystemInit+0x108>)
 800103c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d113      	bne.n	8001070 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001048:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <SystemInit+0x108>)
 800104a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800104e:	4a0d      	ldr	r2, [pc, #52]	@ (8001084 <SystemInit+0x108>)
 8001050:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001054:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001058:	4b0f      	ldr	r3, [pc, #60]	@ (8001098 <SystemInit+0x11c>)
 800105a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800105e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001060:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <SystemInit+0x108>)
 8001062:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001066:	4a07      	ldr	r2, [pc, #28]	@ (8001084 <SystemInit+0x108>)
 8001068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800106c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	52002000 	.word	0x52002000
 8001084:	58024400 	.word	0x58024400
 8001088:	eaf6ed7f 	.word	0xeaf6ed7f
 800108c:	02020200 	.word	0x02020200
 8001090:	01ff0000 	.word	0x01ff0000
 8001094:	01010280 	.word	0x01010280
 8001098:	52004000 	.word	0x52004000

0800109c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80010a0:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <ExitRun0Mode+0x2c>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <ExitRun0Mode+0x2c>)
 80010a6:	f043 0302 	orr.w	r3, r3, #2
 80010aa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80010ac:	bf00      	nop
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <ExitRun0Mode+0x2c>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d0f9      	beq.n	80010ae <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80010ba:	bf00      	nop
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	58024800 	.word	0x58024800

080010cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010cc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001108 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80010d0:	f7ff ffe4 	bl	800109c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010d4:	f7ff ff52 	bl	8000f7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d8:	480c      	ldr	r0, [pc, #48]	@ (800110c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010da:	490d      	ldr	r1, [pc, #52]	@ (8001110 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001114 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e0:	e002      	b.n	80010e8 <LoopCopyDataInit>

080010e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010e6:	3304      	adds	r3, #4

080010e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010ec:	d3f9      	bcc.n	80010e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001118 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010f0:	4c0a      	ldr	r4, [pc, #40]	@ (800111c <LoopFillZerobss+0x22>)
  movs r3, #0
 80010f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f4:	e001      	b.n	80010fa <LoopFillZerobss>

080010f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f8:	3204      	adds	r2, #4

080010fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010fc:	d3fb      	bcc.n	80010f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010fe:	f007 fa91 	bl	8008624 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001102:	f7ff faf3 	bl	80006ec <main>
  bx  lr
 8001106:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001108:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800110c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001110:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 8001114:	0800a70c 	.word	0x0800a70c
  ldr r2, =_sbss
 8001118:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 800111c:	24000458 	.word	0x24000458

08001120 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001120:	e7fe      	b.n	8001120 <ADC3_IRQHandler>
	...

08001124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112a:	2003      	movs	r0, #3
 800112c:	f001 fc90 	bl	8002a50 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001130:	f002 fcaa 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8001134:	4602      	mov	r2, r0
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_Init+0x68>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	0a1b      	lsrs	r3, r3, #8
 800113c:	f003 030f 	and.w	r3, r3, #15
 8001140:	4913      	ldr	r1, [pc, #76]	@ (8001190 <HAL_Init+0x6c>)
 8001142:	5ccb      	ldrb	r3, [r1, r3]
 8001144:	f003 031f 	and.w	r3, r3, #31
 8001148:	fa22 f303 	lsr.w	r3, r2, r3
 800114c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_Init+0x68>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	f003 030f 	and.w	r3, r3, #15
 8001156:	4a0e      	ldr	r2, [pc, #56]	@ (8001190 <HAL_Init+0x6c>)
 8001158:	5cd3      	ldrb	r3, [r2, r3]
 800115a:	f003 031f 	and.w	r3, r3, #31
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	fa22 f303 	lsr.w	r3, r2, r3
 8001164:	4a0b      	ldr	r2, [pc, #44]	@ (8001194 <HAL_Init+0x70>)
 8001166:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001168:	4a0b      	ldr	r2, [pc, #44]	@ (8001198 <HAL_Init+0x74>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800116e:	200f      	movs	r0, #15
 8001170:	f000 f814 	bl	800119c <HAL_InitTick>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e002      	b.n	8001184 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800117e:	f7ff fd0b 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	58024400 	.word	0x58024400
 8001190:	0800a350 	.word	0x0800a350
 8001194:	24000010 	.word	0x24000010
 8001198:	2400000c 	.word	0x2400000c

0800119c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <HAL_InitTick+0x60>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e021      	b.n	80011f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <HAL_InitTick+0x64>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <HAL_InitTick+0x60>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011be:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fc67 	bl	8002a9a <HAL_SYSTICK_Config>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e00e      	b.n	80011f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b0f      	cmp	r3, #15
 80011da:	d80a      	bhi.n	80011f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011dc:	2200      	movs	r2, #0
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295
 80011e4:	f001 fc3f 	bl	8002a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e8:	4a06      	ldr	r2, [pc, #24]	@ (8001204 <HAL_InitTick+0x68>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e000      	b.n	80011f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	24000018 	.word	0x24000018
 8001200:	2400000c 	.word	0x2400000c
 8001204:	24000014 	.word	0x24000014

08001208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <HAL_IncTick+0x20>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <HAL_IncTick+0x24>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4413      	add	r3, r2
 8001218:	4a04      	ldr	r2, [pc, #16]	@ (800122c <HAL_IncTick+0x24>)
 800121a:	6013      	str	r3, [r2, #0]
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	24000018 	.word	0x24000018
 800122c:	24000308 	.word	0x24000308

08001230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return uwTick;
 8001234:	4b03      	ldr	r3, [pc, #12]	@ (8001244 <HAL_GetTick+0x14>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	24000308 	.word	0x24000308

08001248 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	431a      	orrs	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	609a      	str	r2, [r3, #8]
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	431a      	orrs	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	609a      	str	r2, [r3, #8]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a18      	ldr	r2, [pc, #96]	@ (8001320 <LL_ADC_SetChannelPreselection+0x70>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d027      	beq.n	8001312 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d107      	bne.n	80012dc <LL_ADC_SetChannelPreselection+0x2c>
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	0e9b      	lsrs	r3, r3, #26
 80012d0:	f003 031f 	and.w	r3, r3, #31
 80012d4:	2201      	movs	r2, #1
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	e015      	b.n	8001308 <LL_ADC_SetChannelPreselection+0x58>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	fa93 f3a3 	rbit	r3, r3
 80012e6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80012f2:	2320      	movs	r3, #32
 80012f4:	e003      	b.n	80012fe <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	fab3 f383 	clz	r3, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	f003 031f 	and.w	r3, r3, #31
 8001302:	2201      	movs	r2, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	69d2      	ldr	r2, [r2, #28]
 800130c:	431a      	orrs	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001312:	bf00      	nop
 8001314:	371c      	adds	r7, #28
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	58026000 	.word	0x58026000

08001324 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001324:	b480      	push	{r7}
 8001326:	b087      	sub	sp, #28
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	3360      	adds	r3, #96	@ 0x60
 8001336:	461a      	mov	r2, r3
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4a10      	ldr	r2, [pc, #64]	@ (8001384 <LL_ADC_SetOffset+0x60>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d10b      	bne.n	8001360 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	4313      	orrs	r3, r2
 8001356:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800135e:	e00b      	b.n	8001378 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	430b      	orrs	r3, r1
 8001372:	431a      	orrs	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	601a      	str	r2, [r3, #0]
}
 8001378:	bf00      	nop
 800137a:	371c      	adds	r7, #28
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	58026000 	.word	0x58026000

08001388 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3360      	adds	r3, #96	@ 0x60
 8001396:	461a      	mov	r2, r3
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	fa01 f303 	lsl.w	r3, r1, r3
 80013d4:	431a      	orrs	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	611a      	str	r2, [r3, #16]
}
 80013da:	bf00      	nop
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
	...

080013e8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b087      	sub	sp, #28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001428 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d00e      	beq.n	800141a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3360      	adds	r3, #96	@ 0x60
 8001400:	461a      	mov	r2, r3
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	431a      	orrs	r2, r3
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	601a      	str	r2, [r3, #0]
  }
}
 800141a:	bf00      	nop
 800141c:	371c      	adds	r7, #28
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	58026000 	.word	0x58026000

0800142c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800142c:	b480      	push	{r7}
 800142e:	b087      	sub	sp, #28
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4a0c      	ldr	r2, [pc, #48]	@ (800146c <LL_ADC_SetOffsetSaturation+0x40>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d10e      	bne.n	800145e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	3360      	adds	r3, #96	@ 0x60
 8001444:	461a      	mov	r2, r3
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	431a      	orrs	r2, r3
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800145e:	bf00      	nop
 8001460:	371c      	adds	r7, #28
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	58026000 	.word	0x58026000

08001470 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4a0c      	ldr	r2, [pc, #48]	@ (80014b0 <LL_ADC_SetOffsetSign+0x40>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d10e      	bne.n	80014a2 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	3360      	adds	r3, #96	@ 0x60
 8001488:	461a      	mov	r2, r3
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	431a      	orrs	r2, r3
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80014a2:	bf00      	nop
 80014a4:	371c      	adds	r7, #28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	58026000 	.word	0x58026000

080014b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	3360      	adds	r3, #96	@ 0x60
 80014c4:	461a      	mov	r2, r3
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4413      	add	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001504 <LL_ADC_SetOffsetState+0x50>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d108      	bne.n	80014e8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	431a      	orrs	r2, r3
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80014e6:	e007      	b.n	80014f8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	431a      	orrs	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	371c      	adds	r7, #28
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	58026000 	.word	0x58026000

08001508 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3330      	adds	r3, #48	@ 0x30
 8001518:	461a      	mov	r2, r3
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	f003 030c 	and.w	r3, r3, #12
 8001524:	4413      	add	r3, r2
 8001526:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	211f      	movs	r1, #31
 8001534:	fa01 f303 	lsl.w	r3, r1, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	401a      	ands	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	0e9b      	lsrs	r3, r3, #26
 8001540:	f003 011f 	and.w	r1, r3, #31
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	f003 031f 	and.w	r3, r3, #31
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	431a      	orrs	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001554:	bf00      	nop
 8001556:	371c      	adds	r7, #28
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001560:	b480      	push	{r7}
 8001562:	b087      	sub	sp, #28
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3314      	adds	r3, #20
 8001570:	461a      	mov	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	0e5b      	lsrs	r3, r3, #25
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	4413      	add	r3, r2
 800157e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	0d1b      	lsrs	r3, r3, #20
 8001588:	f003 031f 	and.w	r3, r3, #31
 800158c:	2107      	movs	r1, #7
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	43db      	mvns	r3, r3
 8001594:	401a      	ands	r2, r3
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	0d1b      	lsrs	r3, r3, #20
 800159a:	f003 031f 	and.w	r3, r3, #31
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	fa01 f303 	lsl.w	r3, r1, r3
 80015a4:	431a      	orrs	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
	...

080015b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001630 <LL_ADC_SetChannelSingleDiff+0x78>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d115      	bne.n	80015f8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80015d8:	43db      	mvns	r3, r3
 80015da:	401a      	ands	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f003 0318 	and.w	r3, r3, #24
 80015e2:	4914      	ldr	r1, [pc, #80]	@ (8001634 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80015e4:	40d9      	lsrs	r1, r3
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	400b      	ands	r3, r1
 80015ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80015ee:	431a      	orrs	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80015f6:	e014      	b.n	8001622 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001604:	43db      	mvns	r3, r3
 8001606:	401a      	ands	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 0318 	and.w	r3, r3, #24
 800160e:	4909      	ldr	r1, [pc, #36]	@ (8001634 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001610:	40d9      	lsrs	r1, r3
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	400b      	ands	r3, r1
 8001616:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800161a:	431a      	orrs	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	58026000 	.word	0x58026000
 8001634:	000fffff 	.word	0x000fffff

08001638 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	4b04      	ldr	r3, [pc, #16]	@ (8001658 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001646:	4013      	ands	r3, r2
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6093      	str	r3, [r2, #8]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	5fffffc0 	.word	0x5fffffc0

0800165c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800166c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001670:	d101      	bne.n	8001676 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <LL_ADC_EnableInternalRegulator+0x24>)
 8001692:	4013      	ands	r3, r2
 8001694:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	6fffffc0 	.word	0x6fffffc0

080016ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80016c0:	d101      	bne.n	80016c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d101      	bne.n	80016ec <LL_ADC_IsEnabled+0x18>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <LL_ADC_IsEnabled+0x1a>
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	2b04      	cmp	r3, #4
 800170c:	d101      	bne.n	8001712 <LL_ADC_REG_IsConversionOngoing+0x18>
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	2b08      	cmp	r3, #8
 8001732:	d101      	bne.n	8001738 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001748:	b590      	push	{r4, r7, lr}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001750:	2300      	movs	r3, #0
 8001752:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e1ee      	b.n	8001b40 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800176c:	2b00      	cmp	r3, #0
 800176e:	d109      	bne.n	8001784 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fa2b 	bl	8000bcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff67 	bl	800165c <LL_ADC_IsDeepPowerDownEnabled>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d004      	beq.n	800179e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff4d 	bl	8001638 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ff82 	bl	80016ac <LL_ADC_IsInternalRegulatorEnabled>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d114      	bne.n	80017d8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff66 	bl	8001684 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017b8:	4b8e      	ldr	r3, [pc, #568]	@ (80019f4 <HAL_ADC_Init+0x2ac>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	099b      	lsrs	r3, r3, #6
 80017be:	4a8e      	ldr	r2, [pc, #568]	@ (80019f8 <HAL_ADC_Init+0x2b0>)
 80017c0:	fba2 2303 	umull	r2, r3, r2, r3
 80017c4:	099b      	lsrs	r3, r3, #6
 80017c6:	3301      	adds	r3, #1
 80017c8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017ca:	e002      	b.n	80017d2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1f9      	bne.n	80017cc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff65 	bl	80016ac <LL_ADC_IsInternalRegulatorEnabled>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10d      	bne.n	8001804 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ec:	f043 0210 	orr.w	r2, r3, #16
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80017f8:	f043 0201 	orr.w	r2, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff76 	bl	80016fa <LL_ADC_REG_IsConversionOngoing>
 800180e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001814:	f003 0310 	and.w	r3, r3, #16
 8001818:	2b00      	cmp	r3, #0
 800181a:	f040 8188 	bne.w	8001b2e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2b00      	cmp	r3, #0
 8001822:	f040 8184 	bne.w	8001b2e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800182e:	f043 0202 	orr.w	r2, r3, #2
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ff4a 	bl	80016d4 <LL_ADC_IsEnabled>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d136      	bne.n	80018b4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a6c      	ldr	r2, [pc, #432]	@ (80019fc <HAL_ADC_Init+0x2b4>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d004      	beq.n	800185a <HAL_ADC_Init+0x112>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a6a      	ldr	r2, [pc, #424]	@ (8001a00 <HAL_ADC_Init+0x2b8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d10e      	bne.n	8001878 <HAL_ADC_Init+0x130>
 800185a:	4868      	ldr	r0, [pc, #416]	@ (80019fc <HAL_ADC_Init+0x2b4>)
 800185c:	f7ff ff3a 	bl	80016d4 <LL_ADC_IsEnabled>
 8001860:	4604      	mov	r4, r0
 8001862:	4867      	ldr	r0, [pc, #412]	@ (8001a00 <HAL_ADC_Init+0x2b8>)
 8001864:	f7ff ff36 	bl	80016d4 <LL_ADC_IsEnabled>
 8001868:	4603      	mov	r3, r0
 800186a:	4323      	orrs	r3, r4
 800186c:	2b00      	cmp	r3, #0
 800186e:	bf0c      	ite	eq
 8001870:	2301      	moveq	r3, #1
 8001872:	2300      	movne	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	e008      	b.n	800188a <HAL_ADC_Init+0x142>
 8001878:	4862      	ldr	r0, [pc, #392]	@ (8001a04 <HAL_ADC_Init+0x2bc>)
 800187a:	f7ff ff2b 	bl	80016d4 <LL_ADC_IsEnabled>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	bf0c      	ite	eq
 8001884:	2301      	moveq	r3, #1
 8001886:	2300      	movne	r3, #0
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b00      	cmp	r3, #0
 800188c:	d012      	beq.n	80018b4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a5a      	ldr	r2, [pc, #360]	@ (80019fc <HAL_ADC_Init+0x2b4>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d004      	beq.n	80018a2 <HAL_ADC_Init+0x15a>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a58      	ldr	r2, [pc, #352]	@ (8001a00 <HAL_ADC_Init+0x2b8>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d101      	bne.n	80018a6 <HAL_ADC_Init+0x15e>
 80018a2:	4a59      	ldr	r2, [pc, #356]	@ (8001a08 <HAL_ADC_Init+0x2c0>)
 80018a4:	e000      	b.n	80018a8 <HAL_ADC_Init+0x160>
 80018a6:	4a59      	ldr	r2, [pc, #356]	@ (8001a0c <HAL_ADC_Init+0x2c4>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	4619      	mov	r1, r3
 80018ae:	4610      	mov	r0, r2
 80018b0:	f7ff fcca 	bl	8001248 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a52      	ldr	r2, [pc, #328]	@ (8001a04 <HAL_ADC_Init+0x2bc>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d129      	bne.n	8001912 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	7e5b      	ldrb	r3, [r3, #25]
 80018c2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80018c8:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80018ce:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d013      	beq.n	8001900 <HAL_ADC_Init+0x1b8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b0c      	cmp	r3, #12
 80018de:	d00d      	beq.n	80018fc <HAL_ADC_Init+0x1b4>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b1c      	cmp	r3, #28
 80018e6:	d007      	beq.n	80018f8 <HAL_ADC_Init+0x1b0>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2b18      	cmp	r3, #24
 80018ee:	d101      	bne.n	80018f4 <HAL_ADC_Init+0x1ac>
 80018f0:	2318      	movs	r3, #24
 80018f2:	e006      	b.n	8001902 <HAL_ADC_Init+0x1ba>
 80018f4:	2300      	movs	r3, #0
 80018f6:	e004      	b.n	8001902 <HAL_ADC_Init+0x1ba>
 80018f8:	2310      	movs	r3, #16
 80018fa:	e002      	b.n	8001902 <HAL_ADC_Init+0x1ba>
 80018fc:	2308      	movs	r3, #8
 80018fe:	e000      	b.n	8001902 <HAL_ADC_Init+0x1ba>
 8001900:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001902:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 3020 	ldrb.w	r3, [r3, #32]
 800190a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800190c:	4313      	orrs	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
 8001910:	e00e      	b.n	8001930 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	7e5b      	ldrb	r3, [r3, #25]
 8001916:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800191c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001922:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800192a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800192c:	4313      	orrs	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d106      	bne.n	8001948 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	3b01      	subs	r3, #1
 8001940:	045b      	lsls	r3, r3, #17
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194c:	2b00      	cmp	r3, #0
 800194e:	d009      	beq.n	8001964 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001954:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a26      	ldr	r2, [pc, #152]	@ (8001a04 <HAL_ADC_Init+0x2bc>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d115      	bne.n	800199a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4b26      	ldr	r3, [pc, #152]	@ (8001a10 <HAL_ADC_Init+0x2c8>)
 8001976:	4013      	ands	r3, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	69b9      	ldr	r1, [r7, #24]
 800197e:	430b      	orrs	r3, r1
 8001980:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	611a      	str	r2, [r3, #16]
 8001998:	e009      	b.n	80019ae <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68da      	ldr	r2, [r3, #12]
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <HAL_ADC_Init+0x2cc>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6812      	ldr	r2, [r2, #0]
 80019a8:	69b9      	ldr	r1, [r7, #24]
 80019aa:	430b      	orrs	r3, r1
 80019ac:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff fea1 	bl	80016fa <LL_ADC_REG_IsConversionOngoing>
 80019b8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff feae 	bl	8001720 <LL_ADC_INJ_IsConversionOngoing>
 80019c4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f040 808e 	bne.w	8001aea <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f040 808a 	bne.w	8001aea <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a0a      	ldr	r2, [pc, #40]	@ (8001a04 <HAL_ADC_Init+0x2bc>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d11b      	bne.n	8001a18 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7e1b      	ldrb	r3, [r3, #24]
 80019e4:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019ec:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80019ee:	4313      	orrs	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
 80019f2:	e018      	b.n	8001a26 <HAL_ADC_Init+0x2de>
 80019f4:	2400000c 	.word	0x2400000c
 80019f8:	053e2d63 	.word	0x053e2d63
 80019fc:	40022000 	.word	0x40022000
 8001a00:	40022100 	.word	0x40022100
 8001a04:	58026000 	.word	0x58026000
 8001a08:	40022300 	.word	0x40022300
 8001a0c:	58026300 	.word	0x58026300
 8001a10:	fff04007 	.word	0xfff04007
 8001a14:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7e1b      	ldrb	r3, [r3, #24]
 8001a1c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <HAL_ADC_Init+0x400>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	6812      	ldr	r2, [r2, #0]
 8001a34:	69b9      	ldr	r1, [r7, #24]
 8001a36:	430b      	orrs	r3, r1
 8001a38:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d137      	bne.n	8001ab4 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a48:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b4c <HAL_ADC_Init+0x404>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d116      	bne.n	8001a82 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	691a      	ldr	r2, [r3, #16]
 8001a5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b50 <HAL_ADC_Init+0x408>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001a66:	4311      	orrs	r1, r2
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a6c:	4311      	orrs	r1, r2
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001a72:	430a      	orrs	r2, r1
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	611a      	str	r2, [r3, #16]
 8001a80:	e020      	b.n	8001ac4 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	691a      	ldr	r2, [r3, #16]
 8001a88:	4b32      	ldr	r3, [pc, #200]	@ (8001b54 <HAL_ADC_Init+0x40c>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a90:	3a01      	subs	r2, #1
 8001a92:	0411      	lsls	r1, r2, #16
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001a98:	4311      	orrs	r1, r2
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a9e:	4311      	orrs	r1, r2
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 0201 	orr.w	r2, r2, #1
 8001ab0:	611a      	str	r2, [r3, #16]
 8001ab2:	e007      	b.n	8001ac4 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	691a      	ldr	r2, [r3, #16]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 0201 	bic.w	r2, r2, #1
 8001ac2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1b      	ldr	r2, [pc, #108]	@ (8001b4c <HAL_ADC_Init+0x404>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d002      	beq.n	8001aea <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 fd0b 	bl	8002500 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d10c      	bne.n	8001b0c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	f023 010f 	bic.w	r1, r3, #15
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	1e5a      	subs	r2, r3, #1
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	430a      	orrs	r2, r1
 8001b08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b0a:	e007      	b.n	8001b1c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 020f 	bic.w	r2, r2, #15
 8001b1a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b20:	f023 0303 	bic.w	r3, r3, #3
 8001b24:	f043 0201 	orr.w	r2, r3, #1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	661a      	str	r2, [r3, #96]	@ 0x60
 8001b2c:	e007      	b.n	8001b3e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b32:	f043 0210 	orr.w	r2, r3, #16
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3724      	adds	r7, #36	@ 0x24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd90      	pop	{r4, r7, pc}
 8001b48:	ffffbffc 	.word	0xffffbffc
 8001b4c:	58026000 	.word	0x58026000
 8001b50:	fc00f81f 	.word	0xfc00f81f
 8001b54:	fc00f81e 	.word	0xfc00f81e

08001b58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b0a5      	sub	sp, #148	@ 0x94
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001b72:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	4aa4      	ldr	r2, [pc, #656]	@ (8001e0c <HAL_ADC_ConfigChannel+0x2b4>)
 8001b7a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d102      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x34>
 8001b86:	2302      	movs	r3, #2
 8001b88:	f000 bca2 	b.w	80024d0 <HAL_ADC_ConfigChannel+0x978>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fdae 	bl	80016fa <LL_ADC_REG_IsConversionOngoing>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f040 8486 	bne.w	80024b2 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db31      	blt.n	8001c12 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a97      	ldr	r2, [pc, #604]	@ (8001e10 <HAL_ADC_ConfigChannel+0x2b8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d02c      	beq.n	8001c12 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d108      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x7e>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	0e9b      	lsrs	r3, r3, #26
 8001bca:	f003 031f 	and.w	r3, r3, #31
 8001bce:	2201      	movs	r2, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	e016      	b.n	8001c04 <HAL_ADC_ConfigChannel+0xac>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bde:	fa93 f3a3 	rbit	r3, r3
 8001be2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001be4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001be6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001be8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8001bee:	2320      	movs	r3, #32
 8001bf0:	e003      	b.n	8001bfa <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8001bf2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001bf4:	fab3 f383 	clz	r3, r3
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	f003 031f 	and.w	r3, r3, #31
 8001bfe:	2201      	movs	r2, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	69d1      	ldr	r1, [r2, #28]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	430b      	orrs	r3, r1
 8001c10:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6818      	ldr	r0, [r3, #0]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6859      	ldr	r1, [r3, #4]
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	f7ff fc72 	bl	8001508 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fd66 	bl	80016fa <LL_ADC_REG_IsConversionOngoing>
 8001c2e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fd72 	bl	8001720 <LL_ADC_INJ_IsConversionOngoing>
 8001c3c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f040 824a 	bne.w	80020de <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f040 8245 	bne.w	80020de <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6818      	ldr	r0, [r3, #0]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	6819      	ldr	r1, [r3, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	461a      	mov	r2, r3
 8001c62:	f7ff fc7d 	bl	8001560 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a69      	ldr	r2, [pc, #420]	@ (8001e10 <HAL_ADC_ConfigChannel+0x2b8>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d10d      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	695a      	ldr	r2, [r3, #20]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	08db      	lsrs	r3, r3, #3
 8001c7c:	f003 0303 	and.w	r3, r3, #3
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001c8a:	e032      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001c8c:	4b61      	ldr	r3, [pc, #388]	@ (8001e14 <HAL_ADC_ConfigChannel+0x2bc>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001c98:	d10b      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x15a>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	695a      	ldr	r2, [r3, #20]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	e01d      	b.n	8001cee <HAL_ADC_ConfigChannel+0x196>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10b      	bne.n	8001cd8 <HAL_ADC_ConfigChannel+0x180>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	695a      	ldr	r2, [r3, #20]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	089b      	lsrs	r3, r3, #2
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	e00a      	b.n	8001cee <HAL_ADC_ConfigChannel+0x196>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d048      	beq.n	8001d8c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6919      	ldr	r1, [r3, #16]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d0a:	f7ff fb0b 	bl	8001324 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a3f      	ldr	r2, [pc, #252]	@ (8001e10 <HAL_ADC_ConfigChannel+0x2b8>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d119      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	6919      	ldr	r1, [r3, #16]
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	461a      	mov	r2, r3
 8001d26:	f7ff fba3 	bl	8001470 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	6919      	ldr	r1, [r3, #16]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d102      	bne.n	8001d42 <HAL_ADC_ConfigChannel+0x1ea>
 8001d3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d40:	e000      	b.n	8001d44 <HAL_ADC_ConfigChannel+0x1ec>
 8001d42:	2300      	movs	r3, #0
 8001d44:	461a      	mov	r2, r3
 8001d46:	f7ff fb71 	bl	800142c <LL_ADC_SetOffsetSaturation>
 8001d4a:	e1c8      	b.n	80020de <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6919      	ldr	r1, [r3, #16]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d102      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x20c>
 8001d5e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001d62:	e000      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x20e>
 8001d64:	2300      	movs	r3, #0
 8001d66:	461a      	mov	r2, r3
 8001d68:	f7ff fb3e 	bl	80013e8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6818      	ldr	r0, [r3, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	6919      	ldr	r1, [r3, #16]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	7e1b      	ldrb	r3, [r3, #24]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d102      	bne.n	8001d82 <HAL_ADC_ConfigChannel+0x22a>
 8001d7c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d80:	e000      	b.n	8001d84 <HAL_ADC_ConfigChannel+0x22c>
 8001d82:	2300      	movs	r3, #0
 8001d84:	461a      	mov	r2, r3
 8001d86:	f7ff fb15 	bl	80013b4 <LL_ADC_SetDataRightShift>
 8001d8a:	e1a8      	b.n	80020de <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a1f      	ldr	r2, [pc, #124]	@ (8001e10 <HAL_ADC_ConfigChannel+0x2b8>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	f040 815b 	bne.w	800204e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff faf2 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10a      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x26c>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2100      	movs	r1, #0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff fae7 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	0e9b      	lsrs	r3, r3, #26
 8001dbe:	f003 021f 	and.w	r2, r3, #31
 8001dc2:	e017      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x29c>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2100      	movs	r1, #0
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fadc 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dd6:	fa93 f3a3 	rbit	r3, r3
 8001dda:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001dde:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001de6:	2320      	movs	r3, #32
 8001de8:	e003      	b.n	8001df2 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8001dea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001dec:	fab3 f383 	clz	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	461a      	mov	r2, r3
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10b      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x2c0>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	0e9b      	lsrs	r3, r3, #26
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	e017      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x2e4>
 8001e0c:	47ff0000 	.word	0x47ff0000
 8001e10:	58026000 	.word	0x58026000
 8001e14:	5c001000 	.word	0x5c001000
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e28:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001e2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8001e30:	2320      	movs	r3, #32
 8001e32:	e003      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8001e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e36:	fab3 f383 	clz	r3, r3
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d106      	bne.n	8001e4e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2200      	movs	r2, #0
 8001e46:	2100      	movs	r1, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fb33 	bl	80014b4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2101      	movs	r1, #1
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fa97 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d10a      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x322>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff fa8c 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001e70:	4603      	mov	r3, r0
 8001e72:	0e9b      	lsrs	r3, r3, #26
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	e017      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x352>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2101      	movs	r1, #1
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fa81 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001e86:	4603      	mov	r3, r0
 8001e88:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e8c:	fa93 f3a3 	rbit	r3, r3
 8001e90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e94:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d101      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8001e9c:	2320      	movs	r3, #32
 8001e9e:	e003      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8001ea0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_ADC_ConfigChannel+0x36a>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	0e9b      	lsrs	r3, r3, #26
 8001ebc:	f003 031f 	and.w	r3, r3, #31
 8001ec0:	e011      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x38e>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eca:	fa93 f3a3 	rbit	r3, r3
 8001ece:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001ed4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001eda:	2320      	movs	r3, #32
 8001edc:	e003      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ee0:	fab3 f383 	clz	r3, r3
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d106      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fade 	bl	80014b4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2102      	movs	r1, #2
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fa42 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001f04:	4603      	mov	r3, r0
 8001f06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10a      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x3cc>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2102      	movs	r1, #2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff fa37 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	0e9b      	lsrs	r3, r3, #26
 8001f1e:	f003 021f 	and.w	r2, r3, #31
 8001f22:	e017      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x3fc>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2102      	movs	r1, #2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff fa2c 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001f30:	4603      	mov	r3, r0
 8001f32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f36:	fa93 f3a3 	rbit	r3, r3
 8001f3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e003      	b.n	8001f52 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f4c:	fab3 f383 	clz	r3, r3
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	461a      	mov	r2, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d105      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x414>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	0e9b      	lsrs	r3, r3, #26
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	e011      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x438>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001f84:	2320      	movs	r3, #32
 8001f86:	e003      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f8a:	fab3 f383 	clz	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d106      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2102      	movs	r1, #2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fa89 	bl	80014b4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2103      	movs	r1, #3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff f9ed 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10a      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x476>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2103      	movs	r1, #3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff f9e2 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	0e9b      	lsrs	r3, r3, #26
 8001fc8:	f003 021f 	and.w	r2, r3, #31
 8001fcc:	e017      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x4a6>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2103      	movs	r1, #3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f9d7 	bl	8001388 <LL_ADC_GetOffsetChannel>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fde:	6a3b      	ldr	r3, [r7, #32]
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	61fb      	str	r3, [r7, #28]
  return result;
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001ff0:	2320      	movs	r3, #32
 8001ff2:	e003      	b.n	8001ffc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff6:	fab3 f383 	clz	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002006:	2b00      	cmp	r3, #0
 8002008:	d105      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x4be>
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	0e9b      	lsrs	r3, r3, #26
 8002010:	f003 031f 	and.w	r3, r3, #31
 8002014:	e011      	b.n	800203a <HAL_ADC_ConfigChannel+0x4e2>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	613b      	str	r3, [r7, #16]
  return result;
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 800202e:	2320      	movs	r3, #32
 8002030:	e003      	b.n	800203a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
 800203a:	429a      	cmp	r2, r3
 800203c:	d14f      	bne.n	80020de <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2200      	movs	r2, #0
 8002044:	2103      	movs	r1, #3
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fa34 	bl	80014b4 <LL_ADC_SetOffsetState>
 800204c:	e047      	b.n	80020de <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002054:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	069b      	lsls	r3, r3, #26
 800205e:	429a      	cmp	r2, r3
 8002060:	d107      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002070:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002078:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	069b      	lsls	r3, r3, #26
 8002082:	429a      	cmp	r2, r3
 8002084:	d107      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002094:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800209c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	069b      	lsls	r3, r3, #26
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d107      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80020b8:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	069b      	lsls	r3, r3, #26
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d107      	bne.n	80020de <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80020dc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff faf6 	bl	80016d4 <LL_ADC_IsEnabled>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f040 81ea 	bne.w	80024c4 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	461a      	mov	r2, r3
 80020fe:	f7ff fa5b 	bl	80015b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	4a7a      	ldr	r2, [pc, #488]	@ (80022f0 <HAL_ADC_ConfigChannel+0x798>)
 8002108:	4293      	cmp	r3, r2
 800210a:	f040 80e0 	bne.w	80022ce <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4977      	ldr	r1, [pc, #476]	@ (80022f4 <HAL_ADC_ConfigChannel+0x79c>)
 8002118:	428b      	cmp	r3, r1
 800211a:	d147      	bne.n	80021ac <HAL_ADC_ConfigChannel+0x654>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4975      	ldr	r1, [pc, #468]	@ (80022f8 <HAL_ADC_ConfigChannel+0x7a0>)
 8002122:	428b      	cmp	r3, r1
 8002124:	d040      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x650>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4974      	ldr	r1, [pc, #464]	@ (80022fc <HAL_ADC_ConfigChannel+0x7a4>)
 800212c:	428b      	cmp	r3, r1
 800212e:	d039      	beq.n	80021a4 <HAL_ADC_ConfigChannel+0x64c>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4972      	ldr	r1, [pc, #456]	@ (8002300 <HAL_ADC_ConfigChannel+0x7a8>)
 8002136:	428b      	cmp	r3, r1
 8002138:	d032      	beq.n	80021a0 <HAL_ADC_ConfigChannel+0x648>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4971      	ldr	r1, [pc, #452]	@ (8002304 <HAL_ADC_ConfigChannel+0x7ac>)
 8002140:	428b      	cmp	r3, r1
 8002142:	d02b      	beq.n	800219c <HAL_ADC_ConfigChannel+0x644>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	496f      	ldr	r1, [pc, #444]	@ (8002308 <HAL_ADC_ConfigChannel+0x7b0>)
 800214a:	428b      	cmp	r3, r1
 800214c:	d024      	beq.n	8002198 <HAL_ADC_ConfigChannel+0x640>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	496e      	ldr	r1, [pc, #440]	@ (800230c <HAL_ADC_ConfigChannel+0x7b4>)
 8002154:	428b      	cmp	r3, r1
 8002156:	d01d      	beq.n	8002194 <HAL_ADC_ConfigChannel+0x63c>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	496c      	ldr	r1, [pc, #432]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 800215e:	428b      	cmp	r3, r1
 8002160:	d016      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x638>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	496b      	ldr	r1, [pc, #428]	@ (8002314 <HAL_ADC_ConfigChannel+0x7bc>)
 8002168:	428b      	cmp	r3, r1
 800216a:	d00f      	beq.n	800218c <HAL_ADC_ConfigChannel+0x634>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4969      	ldr	r1, [pc, #420]	@ (8002318 <HAL_ADC_ConfigChannel+0x7c0>)
 8002172:	428b      	cmp	r3, r1
 8002174:	d008      	beq.n	8002188 <HAL_ADC_ConfigChannel+0x630>
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4968      	ldr	r1, [pc, #416]	@ (800231c <HAL_ADC_ConfigChannel+0x7c4>)
 800217c:	428b      	cmp	r3, r1
 800217e:	d101      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x62c>
 8002180:	4b67      	ldr	r3, [pc, #412]	@ (8002320 <HAL_ADC_ConfigChannel+0x7c8>)
 8002182:	e0a0      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002184:	2300      	movs	r3, #0
 8002186:	e09e      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002188:	4b66      	ldr	r3, [pc, #408]	@ (8002324 <HAL_ADC_ConfigChannel+0x7cc>)
 800218a:	e09c      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 800218c:	4b66      	ldr	r3, [pc, #408]	@ (8002328 <HAL_ADC_ConfigChannel+0x7d0>)
 800218e:	e09a      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002190:	4b60      	ldr	r3, [pc, #384]	@ (8002314 <HAL_ADC_ConfigChannel+0x7bc>)
 8002192:	e098      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002194:	4b5e      	ldr	r3, [pc, #376]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 8002196:	e096      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002198:	4b64      	ldr	r3, [pc, #400]	@ (800232c <HAL_ADC_ConfigChannel+0x7d4>)
 800219a:	e094      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 800219c:	4b64      	ldr	r3, [pc, #400]	@ (8002330 <HAL_ADC_ConfigChannel+0x7d8>)
 800219e:	e092      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80021a0:	4b64      	ldr	r3, [pc, #400]	@ (8002334 <HAL_ADC_ConfigChannel+0x7dc>)
 80021a2:	e090      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80021a4:	4b64      	ldr	r3, [pc, #400]	@ (8002338 <HAL_ADC_ConfigChannel+0x7e0>)
 80021a6:	e08e      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80021a8:	2301      	movs	r3, #1
 80021aa:	e08c      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4962      	ldr	r1, [pc, #392]	@ (800233c <HAL_ADC_ConfigChannel+0x7e4>)
 80021b2:	428b      	cmp	r3, r1
 80021b4:	d140      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x6e0>
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	494f      	ldr	r1, [pc, #316]	@ (80022f8 <HAL_ADC_ConfigChannel+0x7a0>)
 80021bc:	428b      	cmp	r3, r1
 80021be:	d039      	beq.n	8002234 <HAL_ADC_ConfigChannel+0x6dc>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	494d      	ldr	r1, [pc, #308]	@ (80022fc <HAL_ADC_ConfigChannel+0x7a4>)
 80021c6:	428b      	cmp	r3, r1
 80021c8:	d032      	beq.n	8002230 <HAL_ADC_ConfigChannel+0x6d8>
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	494c      	ldr	r1, [pc, #304]	@ (8002300 <HAL_ADC_ConfigChannel+0x7a8>)
 80021d0:	428b      	cmp	r3, r1
 80021d2:	d02b      	beq.n	800222c <HAL_ADC_ConfigChannel+0x6d4>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	494a      	ldr	r1, [pc, #296]	@ (8002304 <HAL_ADC_ConfigChannel+0x7ac>)
 80021da:	428b      	cmp	r3, r1
 80021dc:	d024      	beq.n	8002228 <HAL_ADC_ConfigChannel+0x6d0>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4949      	ldr	r1, [pc, #292]	@ (8002308 <HAL_ADC_ConfigChannel+0x7b0>)
 80021e4:	428b      	cmp	r3, r1
 80021e6:	d01d      	beq.n	8002224 <HAL_ADC_ConfigChannel+0x6cc>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4947      	ldr	r1, [pc, #284]	@ (800230c <HAL_ADC_ConfigChannel+0x7b4>)
 80021ee:	428b      	cmp	r3, r1
 80021f0:	d016      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x6c8>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4946      	ldr	r1, [pc, #280]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 80021f8:	428b      	cmp	r3, r1
 80021fa:	d00f      	beq.n	800221c <HAL_ADC_ConfigChannel+0x6c4>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4944      	ldr	r1, [pc, #272]	@ (8002314 <HAL_ADC_ConfigChannel+0x7bc>)
 8002202:	428b      	cmp	r3, r1
 8002204:	d008      	beq.n	8002218 <HAL_ADC_ConfigChannel+0x6c0>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4944      	ldr	r1, [pc, #272]	@ (800231c <HAL_ADC_ConfigChannel+0x7c4>)
 800220c:	428b      	cmp	r3, r1
 800220e:	d101      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x6bc>
 8002210:	4b43      	ldr	r3, [pc, #268]	@ (8002320 <HAL_ADC_ConfigChannel+0x7c8>)
 8002212:	e058      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002214:	2300      	movs	r3, #0
 8002216:	e056      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002218:	4b43      	ldr	r3, [pc, #268]	@ (8002328 <HAL_ADC_ConfigChannel+0x7d0>)
 800221a:	e054      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 800221c:	4b3d      	ldr	r3, [pc, #244]	@ (8002314 <HAL_ADC_ConfigChannel+0x7bc>)
 800221e:	e052      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002220:	4b3b      	ldr	r3, [pc, #236]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 8002222:	e050      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002224:	4b41      	ldr	r3, [pc, #260]	@ (800232c <HAL_ADC_ConfigChannel+0x7d4>)
 8002226:	e04e      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002228:	4b41      	ldr	r3, [pc, #260]	@ (8002330 <HAL_ADC_ConfigChannel+0x7d8>)
 800222a:	e04c      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 800222c:	4b41      	ldr	r3, [pc, #260]	@ (8002334 <HAL_ADC_ConfigChannel+0x7dc>)
 800222e:	e04a      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002230:	4b41      	ldr	r3, [pc, #260]	@ (8002338 <HAL_ADC_ConfigChannel+0x7e0>)
 8002232:	e048      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002234:	2301      	movs	r3, #1
 8002236:	e046      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4940      	ldr	r1, [pc, #256]	@ (8002340 <HAL_ADC_ConfigChannel+0x7e8>)
 800223e:	428b      	cmp	r3, r1
 8002240:	d140      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x76c>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	492c      	ldr	r1, [pc, #176]	@ (80022f8 <HAL_ADC_ConfigChannel+0x7a0>)
 8002248:	428b      	cmp	r3, r1
 800224a:	d039      	beq.n	80022c0 <HAL_ADC_ConfigChannel+0x768>
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	492a      	ldr	r1, [pc, #168]	@ (80022fc <HAL_ADC_ConfigChannel+0x7a4>)
 8002252:	428b      	cmp	r3, r1
 8002254:	d032      	beq.n	80022bc <HAL_ADC_ConfigChannel+0x764>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4929      	ldr	r1, [pc, #164]	@ (8002300 <HAL_ADC_ConfigChannel+0x7a8>)
 800225c:	428b      	cmp	r3, r1
 800225e:	d02b      	beq.n	80022b8 <HAL_ADC_ConfigChannel+0x760>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4927      	ldr	r1, [pc, #156]	@ (8002304 <HAL_ADC_ConfigChannel+0x7ac>)
 8002266:	428b      	cmp	r3, r1
 8002268:	d024      	beq.n	80022b4 <HAL_ADC_ConfigChannel+0x75c>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4926      	ldr	r1, [pc, #152]	@ (8002308 <HAL_ADC_ConfigChannel+0x7b0>)
 8002270:	428b      	cmp	r3, r1
 8002272:	d01d      	beq.n	80022b0 <HAL_ADC_ConfigChannel+0x758>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4924      	ldr	r1, [pc, #144]	@ (800230c <HAL_ADC_ConfigChannel+0x7b4>)
 800227a:	428b      	cmp	r3, r1
 800227c:	d016      	beq.n	80022ac <HAL_ADC_ConfigChannel+0x754>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4923      	ldr	r1, [pc, #140]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 8002284:	428b      	cmp	r3, r1
 8002286:	d00f      	beq.n	80022a8 <HAL_ADC_ConfigChannel+0x750>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4926      	ldr	r1, [pc, #152]	@ (8002328 <HAL_ADC_ConfigChannel+0x7d0>)
 800228e:	428b      	cmp	r3, r1
 8002290:	d008      	beq.n	80022a4 <HAL_ADC_ConfigChannel+0x74c>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	492b      	ldr	r1, [pc, #172]	@ (8002344 <HAL_ADC_ConfigChannel+0x7ec>)
 8002298:	428b      	cmp	r3, r1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x748>
 800229c:	4b2a      	ldr	r3, [pc, #168]	@ (8002348 <HAL_ADC_ConfigChannel+0x7f0>)
 800229e:	e012      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022a0:	2300      	movs	r3, #0
 80022a2:	e010      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022a4:	4b27      	ldr	r3, [pc, #156]	@ (8002344 <HAL_ADC_ConfigChannel+0x7ec>)
 80022a6:	e00e      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <HAL_ADC_ConfigChannel+0x7bc>)
 80022aa:	e00c      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022ac:	4b18      	ldr	r3, [pc, #96]	@ (8002310 <HAL_ADC_ConfigChannel+0x7b8>)
 80022ae:	e00a      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022b0:	4b1e      	ldr	r3, [pc, #120]	@ (800232c <HAL_ADC_ConfigChannel+0x7d4>)
 80022b2:	e008      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002330 <HAL_ADC_ConfigChannel+0x7d8>)
 80022b6:	e006      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002334 <HAL_ADC_ConfigChannel+0x7dc>)
 80022ba:	e004      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002338 <HAL_ADC_ConfigChannel+0x7e0>)
 80022be:	e002      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022c0:	2301      	movs	r3, #1
 80022c2:	e000      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x76e>
 80022c4:	2300      	movs	r3, #0
 80022c6:	4619      	mov	r1, r3
 80022c8:	4610      	mov	r0, r2
 80022ca:	f7fe fff1 	bl	80012b0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f280 80f6 	bge.w	80024c4 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a05      	ldr	r2, [pc, #20]	@ (80022f4 <HAL_ADC_ConfigChannel+0x79c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d004      	beq.n	80022ec <HAL_ADC_ConfigChannel+0x794>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <HAL_ADC_ConfigChannel+0x7e4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d131      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x7f8>
 80022ec:	4b17      	ldr	r3, [pc, #92]	@ (800234c <HAL_ADC_ConfigChannel+0x7f4>)
 80022ee:	e030      	b.n	8002352 <HAL_ADC_ConfigChannel+0x7fa>
 80022f0:	47ff0000 	.word	0x47ff0000
 80022f4:	40022000 	.word	0x40022000
 80022f8:	04300002 	.word	0x04300002
 80022fc:	08600004 	.word	0x08600004
 8002300:	0c900008 	.word	0x0c900008
 8002304:	10c00010 	.word	0x10c00010
 8002308:	14f00020 	.word	0x14f00020
 800230c:	2a000400 	.word	0x2a000400
 8002310:	2e300800 	.word	0x2e300800
 8002314:	32601000 	.word	0x32601000
 8002318:	43210000 	.word	0x43210000
 800231c:	4b840000 	.word	0x4b840000
 8002320:	4fb80000 	.word	0x4fb80000
 8002324:	47520000 	.word	0x47520000
 8002328:	36902000 	.word	0x36902000
 800232c:	25b00200 	.word	0x25b00200
 8002330:	21800100 	.word	0x21800100
 8002334:	1d500080 	.word	0x1d500080
 8002338:	19200040 	.word	0x19200040
 800233c:	40022100 	.word	0x40022100
 8002340:	58026000 	.word	0x58026000
 8002344:	3ac04000 	.word	0x3ac04000
 8002348:	3ef08000 	.word	0x3ef08000
 800234c:	40022300 	.word	0x40022300
 8002350:	4b61      	ldr	r3, [pc, #388]	@ (80024d8 <HAL_ADC_ConfigChannel+0x980>)
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe ff9e 	bl	8001294 <LL_ADC_GetCommonPathInternalCh>
 8002358:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a5f      	ldr	r2, [pc, #380]	@ (80024dc <HAL_ADC_ConfigChannel+0x984>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d004      	beq.n	800236e <HAL_ADC_ConfigChannel+0x816>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a5d      	ldr	r2, [pc, #372]	@ (80024e0 <HAL_ADC_ConfigChannel+0x988>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d10e      	bne.n	800238c <HAL_ADC_ConfigChannel+0x834>
 800236e:	485b      	ldr	r0, [pc, #364]	@ (80024dc <HAL_ADC_ConfigChannel+0x984>)
 8002370:	f7ff f9b0 	bl	80016d4 <LL_ADC_IsEnabled>
 8002374:	4604      	mov	r4, r0
 8002376:	485a      	ldr	r0, [pc, #360]	@ (80024e0 <HAL_ADC_ConfigChannel+0x988>)
 8002378:	f7ff f9ac 	bl	80016d4 <LL_ADC_IsEnabled>
 800237c:	4603      	mov	r3, r0
 800237e:	4323      	orrs	r3, r4
 8002380:	2b00      	cmp	r3, #0
 8002382:	bf0c      	ite	eq
 8002384:	2301      	moveq	r3, #1
 8002386:	2300      	movne	r3, #0
 8002388:	b2db      	uxtb	r3, r3
 800238a:	e008      	b.n	800239e <HAL_ADC_ConfigChannel+0x846>
 800238c:	4855      	ldr	r0, [pc, #340]	@ (80024e4 <HAL_ADC_ConfigChannel+0x98c>)
 800238e:	f7ff f9a1 	bl	80016d4 <LL_ADC_IsEnabled>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d07d      	beq.n	800249e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a50      	ldr	r2, [pc, #320]	@ (80024e8 <HAL_ADC_ConfigChannel+0x990>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d130      	bne.n	800240e <HAL_ADC_ConfigChannel+0x8b6>
 80023ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d12b      	bne.n	800240e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a4a      	ldr	r2, [pc, #296]	@ (80024e4 <HAL_ADC_ConfigChannel+0x98c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	f040 8081 	bne.w	80024c4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a45      	ldr	r2, [pc, #276]	@ (80024dc <HAL_ADC_ConfigChannel+0x984>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d004      	beq.n	80023d6 <HAL_ADC_ConfigChannel+0x87e>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a43      	ldr	r2, [pc, #268]	@ (80024e0 <HAL_ADC_ConfigChannel+0x988>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d101      	bne.n	80023da <HAL_ADC_ConfigChannel+0x882>
 80023d6:	4a45      	ldr	r2, [pc, #276]	@ (80024ec <HAL_ADC_ConfigChannel+0x994>)
 80023d8:	e000      	b.n	80023dc <HAL_ADC_ConfigChannel+0x884>
 80023da:	4a3f      	ldr	r2, [pc, #252]	@ (80024d8 <HAL_ADC_ConfigChannel+0x980>)
 80023dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023e2:	4619      	mov	r1, r3
 80023e4:	4610      	mov	r0, r2
 80023e6:	f7fe ff42 	bl	800126e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023ea:	4b41      	ldr	r3, [pc, #260]	@ (80024f0 <HAL_ADC_ConfigChannel+0x998>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	099b      	lsrs	r3, r3, #6
 80023f0:	4a40      	ldr	r2, [pc, #256]	@ (80024f4 <HAL_ADC_ConfigChannel+0x99c>)
 80023f2:	fba2 2303 	umull	r2, r3, r2, r3
 80023f6:	099b      	lsrs	r3, r3, #6
 80023f8:	3301      	adds	r3, #1
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80023fe:	e002      	b.n	8002406 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	3b01      	subs	r3, #1
 8002404:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f9      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800240c:	e05a      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a39      	ldr	r2, [pc, #228]	@ (80024f8 <HAL_ADC_ConfigChannel+0x9a0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d11e      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x8fe>
 8002418:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800241a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d119      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a2f      	ldr	r2, [pc, #188]	@ (80024e4 <HAL_ADC_ConfigChannel+0x98c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d14b      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a2a      	ldr	r2, [pc, #168]	@ (80024dc <HAL_ADC_ConfigChannel+0x984>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d004      	beq.n	8002440 <HAL_ADC_ConfigChannel+0x8e8>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a29      	ldr	r2, [pc, #164]	@ (80024e0 <HAL_ADC_ConfigChannel+0x988>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d101      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x8ec>
 8002440:	4a2a      	ldr	r2, [pc, #168]	@ (80024ec <HAL_ADC_ConfigChannel+0x994>)
 8002442:	e000      	b.n	8002446 <HAL_ADC_ConfigChannel+0x8ee>
 8002444:	4a24      	ldr	r2, [pc, #144]	@ (80024d8 <HAL_ADC_ConfigChannel+0x980>)
 8002446:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002448:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800244c:	4619      	mov	r1, r3
 800244e:	4610      	mov	r0, r2
 8002450:	f7fe ff0d 	bl	800126e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002454:	e036      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a28      	ldr	r2, [pc, #160]	@ (80024fc <HAL_ADC_ConfigChannel+0x9a4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d131      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
 8002460:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d12c      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a1d      	ldr	r2, [pc, #116]	@ (80024e4 <HAL_ADC_ConfigChannel+0x98c>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d127      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a18      	ldr	r2, [pc, #96]	@ (80024dc <HAL_ADC_ConfigChannel+0x984>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d004      	beq.n	8002488 <HAL_ADC_ConfigChannel+0x930>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a17      	ldr	r2, [pc, #92]	@ (80024e0 <HAL_ADC_ConfigChannel+0x988>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x934>
 8002488:	4a18      	ldr	r2, [pc, #96]	@ (80024ec <HAL_ADC_ConfigChannel+0x994>)
 800248a:	e000      	b.n	800248e <HAL_ADC_ConfigChannel+0x936>
 800248c:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <HAL_ADC_ConfigChannel+0x980>)
 800248e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002490:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002494:	4619      	mov	r1, r3
 8002496:	4610      	mov	r0, r2
 8002498:	f7fe fee9 	bl	800126e <LL_ADC_SetCommonPathInternalCh>
 800249c:	e012      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a2:	f043 0220 	orr.w	r2, r3, #32
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80024b0:	e008      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b6:	f043 0220 	orr.w	r2, r3, #32
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80024cc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3794      	adds	r7, #148	@ 0x94
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd90      	pop	{r4, r7, pc}
 80024d8:	58026300 	.word	0x58026300
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40022100 	.word	0x40022100
 80024e4:	58026000 	.word	0x58026000
 80024e8:	c7520000 	.word	0xc7520000
 80024ec:	40022300 	.word	0x40022300
 80024f0:	2400000c 	.word	0x2400000c
 80024f4:	053e2d63 	.word	0x053e2d63
 80024f8:	c3210000 	.word	0xc3210000
 80024fc:	cb840000 	.word	0xcb840000

08002500 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6c      	ldr	r2, [pc, #432]	@ (80026c0 <ADC_ConfigureBoostMode+0x1c0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d004      	beq.n	800251c <ADC_ConfigureBoostMode+0x1c>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a6b      	ldr	r2, [pc, #428]	@ (80026c4 <ADC_ConfigureBoostMode+0x1c4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d109      	bne.n	8002530 <ADC_ConfigureBoostMode+0x30>
 800251c:	4b6a      	ldr	r3, [pc, #424]	@ (80026c8 <ADC_ConfigureBoostMode+0x1c8>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002524:	2b00      	cmp	r3, #0
 8002526:	bf14      	ite	ne
 8002528:	2301      	movne	r3, #1
 800252a:	2300      	moveq	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	e008      	b.n	8002542 <ADC_ConfigureBoostMode+0x42>
 8002530:	4b66      	ldr	r3, [pc, #408]	@ (80026cc <ADC_ConfigureBoostMode+0x1cc>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002538:	2b00      	cmp	r3, #0
 800253a:	bf14      	ite	ne
 800253c:	2301      	movne	r3, #1
 800253e:	2300      	moveq	r3, #0
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d01c      	beq.n	8002580 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002546:	f001 fc19 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 800254a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002554:	d010      	beq.n	8002578 <ADC_ConfigureBoostMode+0x78>
 8002556:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800255a:	d873      	bhi.n	8002644 <ADC_ConfigureBoostMode+0x144>
 800255c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002560:	d002      	beq.n	8002568 <ADC_ConfigureBoostMode+0x68>
 8002562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002566:	d16d      	bne.n	8002644 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	0c1b      	lsrs	r3, r3, #16
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	fbb2 f3f3 	udiv	r3, r2, r3
 8002574:	60fb      	str	r3, [r7, #12]
        break;
 8002576:	e068      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	089b      	lsrs	r3, r3, #2
 800257c:	60fb      	str	r3, [r7, #12]
        break;
 800257e:	e064      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002580:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002584:	f04f 0100 	mov.w	r1, #0
 8002588:	f002 fdf4 	bl	8005174 <HAL_RCCEx_GetPeriphCLKFreq>
 800258c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002596:	d051      	beq.n	800263c <ADC_ConfigureBoostMode+0x13c>
 8002598:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800259c:	d854      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 800259e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80025a2:	d047      	beq.n	8002634 <ADC_ConfigureBoostMode+0x134>
 80025a4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80025a8:	d84e      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025aa:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80025ae:	d03d      	beq.n	800262c <ADC_ConfigureBoostMode+0x12c>
 80025b0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80025b4:	d848      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025ba:	d033      	beq.n	8002624 <ADC_ConfigureBoostMode+0x124>
 80025bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025c0:	d842      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025c2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80025c6:	d029      	beq.n	800261c <ADC_ConfigureBoostMode+0x11c>
 80025c8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80025cc:	d83c      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025ce:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80025d2:	d01a      	beq.n	800260a <ADC_ConfigureBoostMode+0x10a>
 80025d4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80025d8:	d836      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025da:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80025de:	d014      	beq.n	800260a <ADC_ConfigureBoostMode+0x10a>
 80025e0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80025e4:	d830      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025ea:	d00e      	beq.n	800260a <ADC_ConfigureBoostMode+0x10a>
 80025ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025f0:	d82a      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80025f6:	d008      	beq.n	800260a <ADC_ConfigureBoostMode+0x10a>
 80025f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80025fc:	d824      	bhi.n	8002648 <ADC_ConfigureBoostMode+0x148>
 80025fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002602:	d002      	beq.n	800260a <ADC_ConfigureBoostMode+0x10a>
 8002604:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002608:	d11e      	bne.n	8002648 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	0c9b      	lsrs	r3, r3, #18
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	fbb2 f3f3 	udiv	r3, r2, r3
 8002618:	60fb      	str	r3, [r7, #12]
        break;
 800261a:	e016      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	091b      	lsrs	r3, r3, #4
 8002620:	60fb      	str	r3, [r7, #12]
        break;
 8002622:	e012      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	60fb      	str	r3, [r7, #12]
        break;
 800262a:	e00e      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	099b      	lsrs	r3, r3, #6
 8002630:	60fb      	str	r3, [r7, #12]
        break;
 8002632:	e00a      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	09db      	lsrs	r3, r3, #7
 8002638:	60fb      	str	r3, [r7, #12]
        break;
 800263a:	e006      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	0a1b      	lsrs	r3, r3, #8
 8002640:	60fb      	str	r3, [r7, #12]
        break;
 8002642:	e002      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
        break;
 8002644:	bf00      	nop
 8002646:	e000      	b.n	800264a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002648:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	085b      	lsrs	r3, r3, #1
 800264e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4a1f      	ldr	r2, [pc, #124]	@ (80026d0 <ADC_ConfigureBoostMode+0x1d0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d808      	bhi.n	800266a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002666:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002668:	e025      	b.n	80026b6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4a19      	ldr	r2, [pc, #100]	@ (80026d4 <ADC_ConfigureBoostMode+0x1d4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d80a      	bhi.n	8002688 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002684:	609a      	str	r2, [r3, #8]
}
 8002686:	e016      	b.n	80026b6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a13      	ldr	r2, [pc, #76]	@ (80026d8 <ADC_ConfigureBoostMode+0x1d8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d80a      	bhi.n	80026a6 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026a2:	609a      	str	r2, [r3, #8]
}
 80026a4:	e007      	b.n	80026b6 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80026b4:	609a      	str	r2, [r3, #8]
}
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40022100 	.word	0x40022100
 80026c8:	40022300 	.word	0x40022300
 80026cc:	58026300 	.word	0x58026300
 80026d0:	005f5e10 	.word	0x005f5e10
 80026d4:	00bebc20 	.word	0x00bebc20
 80026d8:	017d7840 	.word	0x017d7840

080026dc <LL_ADC_IsEnabled>:
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <LL_ADC_IsEnabled+0x18>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <LL_ADC_IsEnabled+0x1a>
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_ADC_REG_IsConversionOngoing>:
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b04      	cmp	r3, #4
 8002714:	d101      	bne.n	800271a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b0a3      	sub	sp, #140	@ 0x8c
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800273e:	2b01      	cmp	r3, #1
 8002740:	d101      	bne.n	8002746 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002742:	2302      	movs	r3, #2
 8002744:	e0c1      	b.n	80028ca <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800274e:	2300      	movs	r3, #0
 8002750:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002752:	2300      	movs	r3, #0
 8002754:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a5e      	ldr	r2, [pc, #376]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d102      	bne.n	8002766 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002760:	4b5d      	ldr	r3, [pc, #372]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	e001      	b.n	800276a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10b      	bne.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002774:	f043 0220 	orr.w	r2, r3, #32
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0a0      	b.n	80028ca <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff ffb9 	bl	8002702 <LL_ADC_REG_IsConversionOngoing>
 8002790:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ffb2 	bl	8002702 <LL_ADC_REG_IsConversionOngoing>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f040 8081 	bne.w	80028a8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80027a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d17c      	bne.n	80028a8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a48      	ldr	r2, [pc, #288]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d004      	beq.n	80027c2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a46      	ldr	r2, [pc, #280]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d101      	bne.n	80027c6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80027c2:	4b46      	ldr	r3, [pc, #280]	@ (80028dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80027c4:	e000      	b.n	80027c8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80027c6:	4b46      	ldr	r3, [pc, #280]	@ (80028e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80027c8:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d039      	beq.n	8002846 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80027d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	431a      	orrs	r2, r3
 80027e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80027e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a3a      	ldr	r2, [pc, #232]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d004      	beq.n	80027f8 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a39      	ldr	r2, [pc, #228]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d10e      	bne.n	8002816 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80027f8:	4836      	ldr	r0, [pc, #216]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80027fa:	f7ff ff6f 	bl	80026dc <LL_ADC_IsEnabled>
 80027fe:	4604      	mov	r4, r0
 8002800:	4835      	ldr	r0, [pc, #212]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002802:	f7ff ff6b 	bl	80026dc <LL_ADC_IsEnabled>
 8002806:	4603      	mov	r3, r0
 8002808:	4323      	orrs	r3, r4
 800280a:	2b00      	cmp	r3, #0
 800280c:	bf0c      	ite	eq
 800280e:	2301      	moveq	r3, #1
 8002810:	2300      	movne	r3, #0
 8002812:	b2db      	uxtb	r3, r3
 8002814:	e008      	b.n	8002828 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8002816:	4833      	ldr	r0, [pc, #204]	@ (80028e4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8002818:	f7ff ff60 	bl	80026dc <LL_ADC_IsEnabled>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	bf0c      	ite	eq
 8002822:	2301      	moveq	r3, #1
 8002824:	2300      	movne	r3, #0
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d047      	beq.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800282c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	4b2d      	ldr	r3, [pc, #180]	@ (80028e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002832:	4013      	ands	r3, r2
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	6811      	ldr	r1, [r2, #0]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	6892      	ldr	r2, [r2, #8]
 800283c:	430a      	orrs	r2, r1
 800283e:	431a      	orrs	r2, r3
 8002840:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002842:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002844:	e03a      	b.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002846:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800284e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002850:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d004      	beq.n	8002866 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a1d      	ldr	r2, [pc, #116]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d10e      	bne.n	8002884 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8002866:	481b      	ldr	r0, [pc, #108]	@ (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002868:	f7ff ff38 	bl	80026dc <LL_ADC_IsEnabled>
 800286c:	4604      	mov	r4, r0
 800286e:	481a      	ldr	r0, [pc, #104]	@ (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002870:	f7ff ff34 	bl	80026dc <LL_ADC_IsEnabled>
 8002874:	4603      	mov	r3, r0
 8002876:	4323      	orrs	r3, r4
 8002878:	2b00      	cmp	r3, #0
 800287a:	bf0c      	ite	eq
 800287c:	2301      	moveq	r3, #1
 800287e:	2300      	movne	r3, #0
 8002880:	b2db      	uxtb	r3, r3
 8002882:	e008      	b.n	8002896 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8002884:	4817      	ldr	r0, [pc, #92]	@ (80028e4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8002886:	f7ff ff29 	bl	80026dc <LL_ADC_IsEnabled>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	bf0c      	ite	eq
 8002890:	2301      	moveq	r3, #1
 8002892:	2300      	movne	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d010      	beq.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800289a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80028a4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028a6:	e009      	b.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ac:	f043 0220 	orr.w	r2, r3, #32
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80028ba:	e000      	b.n	80028be <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80028c6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	378c      	adds	r7, #140	@ 0x8c
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd90      	pop	{r4, r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40022000 	.word	0x40022000
 80028d8:	40022100 	.word	0x40022100
 80028dc:	40022300 	.word	0x40022300
 80028e0:	58026300 	.word	0x58026300
 80028e4:	58026000 	.word	0x58026000
 80028e8:	fffff0e0 	.word	0xfffff0e0

080028ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028fc:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <__NVIC_SetPriorityGrouping+0x40>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002908:	4013      	ands	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002914:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 8002916:	4313      	orrs	r3, r2
 8002918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291a:	4a04      	ldr	r2, [pc, #16]	@ (800292c <__NVIC_SetPriorityGrouping+0x40>)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	60d3      	str	r3, [r2, #12]
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	e000ed00 	.word	0xe000ed00
 8002930:	05fa0000 	.word	0x05fa0000

08002934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002938:	4b04      	ldr	r3, [pc, #16]	@ (800294c <__NVIC_GetPriorityGrouping+0x18>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	f003 0307 	and.w	r3, r3, #7
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	6039      	str	r1, [r7, #0]
 800295a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800295c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002960:	2b00      	cmp	r3, #0
 8002962:	db0a      	blt.n	800297a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	490c      	ldr	r1, [pc, #48]	@ (800299c <__NVIC_SetPriority+0x4c>)
 800296a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800296e:	0112      	lsls	r2, r2, #4
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	440b      	add	r3, r1
 8002974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002978:	e00a      	b.n	8002990 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	b2da      	uxtb	r2, r3
 800297e:	4908      	ldr	r1, [pc, #32]	@ (80029a0 <__NVIC_SetPriority+0x50>)
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	3b04      	subs	r3, #4
 8002988:	0112      	lsls	r2, r2, #4
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	440b      	add	r3, r1
 800298e:	761a      	strb	r2, [r3, #24]
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000e100 	.word	0xe000e100
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b089      	sub	sp, #36	@ 0x24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f1c3 0307 	rsb	r3, r3, #7
 80029be:	2b04      	cmp	r3, #4
 80029c0:	bf28      	it	cs
 80029c2:	2304      	movcs	r3, #4
 80029c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3304      	adds	r3, #4
 80029ca:	2b06      	cmp	r3, #6
 80029cc:	d902      	bls.n	80029d4 <NVIC_EncodePriority+0x30>
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	3b03      	subs	r3, #3
 80029d2:	e000      	b.n	80029d6 <NVIC_EncodePriority+0x32>
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d8:	f04f 32ff 	mov.w	r2, #4294967295
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43da      	mvns	r2, r3
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	401a      	ands	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029ec:	f04f 31ff 	mov.w	r1, #4294967295
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	43d9      	mvns	r1, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029fc:	4313      	orrs	r3, r2
         );
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3724      	adds	r7, #36	@ 0x24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a1c:	d301      	bcc.n	8002a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00f      	b.n	8002a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a22:	4a0a      	ldr	r2, [pc, #40]	@ (8002a4c <SysTick_Config+0x40>)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a2a:	210f      	movs	r1, #15
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	f7ff ff8e 	bl	8002950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <SysTick_Config+0x40>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a3a:	4b04      	ldr	r3, [pc, #16]	@ (8002a4c <SysTick_Config+0x40>)
 8002a3c:	2207      	movs	r2, #7
 8002a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	e000e010 	.word	0xe000e010

08002a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff ff47 	bl	80028ec <__NVIC_SetPriorityGrouping>
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a74:	f7ff ff5e 	bl	8002934 <__NVIC_GetPriorityGrouping>
 8002a78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68b9      	ldr	r1, [r7, #8]
 8002a7e:	6978      	ldr	r0, [r7, #20]
 8002a80:	f7ff ff90 	bl	80029a4 <NVIC_EncodePriority>
 8002a84:	4602      	mov	r2, r0
 8002a86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff5f 	bl	8002950 <__NVIC_SetPriority>
}
 8002a92:	bf00      	nop
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff ffb2 	bl	8002a0c <SysTick_Config>
 8002aa8:	4603      	mov	r3, r0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002ab8:	f3bf 8f5f 	dmb	sy
}
 8002abc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002abe:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <HAL_MPU_Disable+0x28>)
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	4a06      	ldr	r2, [pc, #24]	@ (8002adc <HAL_MPU_Disable+0x28>)
 8002ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ac8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002aca:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_MPU_Disable+0x2c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	605a      	str	r2, [r3, #4]
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	e000ed00 	.word	0xe000ed00
 8002ae0:	e000ed90 	.word	0xe000ed90

08002ae4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002aec:	4a0b      	ldr	r2, [pc, #44]	@ (8002b1c <HAL_MPU_Enable+0x38>)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002af6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <HAL_MPU_Enable+0x3c>)
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	4a09      	ldr	r2, [pc, #36]	@ (8002b20 <HAL_MPU_Enable+0x3c>)
 8002afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b00:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b02:	f3bf 8f4f 	dsb	sy
}
 8002b06:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b08:	f3bf 8f6f 	isb	sy
}
 8002b0c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000ed90 	.word	0xe000ed90
 8002b20:	e000ed00 	.word	0xe000ed00

08002b24 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	785a      	ldrb	r2, [r3, #1]
 8002b30:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8002b32:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	4a19      	ldr	r2, [pc, #100]	@ (8002ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8002b3a:	f023 0301 	bic.w	r3, r3, #1
 8002b3e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002b40:	4a17      	ldr	r2, [pc, #92]	@ (8002ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	7b1b      	ldrb	r3, [r3, #12]
 8002b4c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7adb      	ldrb	r3, [r3, #11]
 8002b52:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	7a9b      	ldrb	r3, [r3, #10]
 8002b5a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	7b5b      	ldrb	r3, [r3, #13]
 8002b62:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7b9b      	ldrb	r3, [r3, #14]
 8002b6a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002b6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7bdb      	ldrb	r3, [r3, #15]
 8002b72:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002b74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	7a5b      	ldrb	r3, [r3, #9]
 8002b7a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002b7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	7a1b      	ldrb	r3, [r3, #8]
 8002b82:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b84:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	7812      	ldrb	r2, [r2, #0]
 8002b8a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ba0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b8e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b90:	6113      	str	r3, [r2, #16]
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	e000ed90 	.word	0xe000ed90

08002ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002bb2:	4b86      	ldr	r3, [pc, #536]	@ (8002dcc <HAL_GPIO_Init+0x228>)
 8002bb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002bb6:	e18c      	b.n	8002ed2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 817e 	beq.w	8002ecc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d005      	beq.n	8002be8 <HAL_GPIO_Init+0x44>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f003 0303 	and.w	r3, r3, #3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d130      	bne.n	8002c4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	2203      	movs	r2, #3
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68da      	ldr	r2, [r3, #12]
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c1e:	2201      	movs	r2, #1
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	091b      	lsrs	r3, r3, #4
 8002c34:	f003 0201 	and.w	r2, r3, #1
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d017      	beq.n	8002c86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	2203      	movs	r2, #3
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43db      	mvns	r3, r3
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d123      	bne.n	8002cda <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	08da      	lsrs	r2, r3, #3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	3208      	adds	r2, #8
 8002c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	220f      	movs	r2, #15
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	08da      	lsrs	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3208      	adds	r2, #8
 8002cd4:	69b9      	ldr	r1, [r7, #24]
 8002cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f003 0203 	and.w	r2, r3, #3
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80d8 	beq.w	8002ecc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd0 <HAL_GPIO_Init+0x22c>)
 8002d1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d22:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd0 <HAL_GPIO_Init+0x22c>)
 8002d24:	f043 0302 	orr.w	r3, r3, #2
 8002d28:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002d2c:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <HAL_GPIO_Init+0x22c>)
 8002d2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d3a:	4a26      	ldr	r2, [pc, #152]	@ (8002dd4 <HAL_GPIO_Init+0x230>)
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	089b      	lsrs	r3, r3, #2
 8002d40:	3302      	adds	r3, #2
 8002d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	220f      	movs	r2, #15
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43db      	mvns	r3, r3
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd8 <HAL_GPIO_Init+0x234>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d04a      	beq.n	8002dfc <HAL_GPIO_Init+0x258>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a1c      	ldr	r2, [pc, #112]	@ (8002ddc <HAL_GPIO_Init+0x238>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d02b      	beq.n	8002dc6 <HAL_GPIO_Init+0x222>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a1b      	ldr	r2, [pc, #108]	@ (8002de0 <HAL_GPIO_Init+0x23c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d025      	beq.n	8002dc2 <HAL_GPIO_Init+0x21e>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a1a      	ldr	r2, [pc, #104]	@ (8002de4 <HAL_GPIO_Init+0x240>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d01f      	beq.n	8002dbe <HAL_GPIO_Init+0x21a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a19      	ldr	r2, [pc, #100]	@ (8002de8 <HAL_GPIO_Init+0x244>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d019      	beq.n	8002dba <HAL_GPIO_Init+0x216>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a18      	ldr	r2, [pc, #96]	@ (8002dec <HAL_GPIO_Init+0x248>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d013      	beq.n	8002db6 <HAL_GPIO_Init+0x212>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a17      	ldr	r2, [pc, #92]	@ (8002df0 <HAL_GPIO_Init+0x24c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d00d      	beq.n	8002db2 <HAL_GPIO_Init+0x20e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a16      	ldr	r2, [pc, #88]	@ (8002df4 <HAL_GPIO_Init+0x250>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d007      	beq.n	8002dae <HAL_GPIO_Init+0x20a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a15      	ldr	r2, [pc, #84]	@ (8002df8 <HAL_GPIO_Init+0x254>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d101      	bne.n	8002daa <HAL_GPIO_Init+0x206>
 8002da6:	2309      	movs	r3, #9
 8002da8:	e029      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002daa:	230a      	movs	r3, #10
 8002dac:	e027      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dae:	2307      	movs	r3, #7
 8002db0:	e025      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002db2:	2306      	movs	r3, #6
 8002db4:	e023      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002db6:	2305      	movs	r3, #5
 8002db8:	e021      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dba:	2304      	movs	r3, #4
 8002dbc:	e01f      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e01d      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e01b      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e019      	b.n	8002dfe <HAL_GPIO_Init+0x25a>
 8002dca:	bf00      	nop
 8002dcc:	58000080 	.word	0x58000080
 8002dd0:	58024400 	.word	0x58024400
 8002dd4:	58000400 	.word	0x58000400
 8002dd8:	58020000 	.word	0x58020000
 8002ddc:	58020400 	.word	0x58020400
 8002de0:	58020800 	.word	0x58020800
 8002de4:	58020c00 	.word	0x58020c00
 8002de8:	58021000 	.word	0x58021000
 8002dec:	58021400 	.word	0x58021400
 8002df0:	58021800 	.word	0x58021800
 8002df4:	58021c00 	.word	0x58021c00
 8002df8:	58022400 	.word	0x58022400
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	f002 0203 	and.w	r2, r2, #3
 8002e04:	0092      	lsls	r2, r2, #2
 8002e06:	4093      	lsls	r3, r2
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e0e:	4938      	ldr	r1, [pc, #224]	@ (8002ef0 <HAL_GPIO_Init+0x34c>)
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	089b      	lsrs	r3, r3, #2
 8002e14:	3302      	adds	r3, #2
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002e42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002e4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	43db      	mvns	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002e70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f47f ae6b 	bne.w	8002bb8 <HAL_GPIO_Init+0x14>
  }
}
 8002ee2:	bf00      	nop
 8002ee4:	bf00      	nop
 8002ee6:	3724      	adds	r7, #36	@ 0x24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	58000400 	.word	0x58000400

08002ef4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002efc:	4b19      	ldr	r3, [pc, #100]	@ (8002f64 <HAL_PWREx_ConfigSupply+0x70>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d00a      	beq.n	8002f1e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f08:	4b16      	ldr	r3, [pc, #88]	@ (8002f64 <HAL_PWREx_ConfigSupply+0x70>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d001      	beq.n	8002f1a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e01f      	b.n	8002f5a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e01d      	b.n	8002f5a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f1e:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <HAL_PWREx_ConfigSupply+0x70>)
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f023 0207 	bic.w	r2, r3, #7
 8002f26:	490f      	ldr	r1, [pc, #60]	@ (8002f64 <HAL_PWREx_ConfigSupply+0x70>)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002f2e:	f7fe f97f 	bl	8001230 <HAL_GetTick>
 8002f32:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f34:	e009      	b.n	8002f4a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f36:	f7fe f97b 	bl	8001230 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f44:	d901      	bls.n	8002f4a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e007      	b.n	8002f5a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_PWREx_ConfigSupply+0x70>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f56:	d1ee      	bne.n	8002f36 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	58024800 	.word	0x58024800

08002f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08c      	sub	sp, #48	@ 0x30
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e3c8      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 8087 	beq.w	8003096 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f88:	4b88      	ldr	r3, [pc, #544]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f92:	4b86      	ldr	r3, [pc, #536]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f96:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9a:	2b10      	cmp	r3, #16
 8002f9c:	d007      	beq.n	8002fae <HAL_RCC_OscConfig+0x46>
 8002f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fa0:	2b18      	cmp	r3, #24
 8002fa2:	d110      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x5e>
 8002fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fa6:	f003 0303 	and.w	r3, r3, #3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d10b      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fae:	4b7f      	ldr	r3, [pc, #508]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d06c      	beq.n	8003094 <HAL_RCC_OscConfig+0x12c>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d168      	bne.n	8003094 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e3a2      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fce:	d106      	bne.n	8002fde <HAL_RCC_OscConfig+0x76>
 8002fd0:	4b76      	ldr	r3, [pc, #472]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a75      	ldr	r2, [pc, #468]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	e02e      	b.n	800303c <HAL_RCC_OscConfig+0xd4>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCC_OscConfig+0x98>
 8002fe6:	4b71      	ldr	r3, [pc, #452]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a70      	ldr	r2, [pc, #448]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ff0:	6013      	str	r3, [r2, #0]
 8002ff2:	4b6e      	ldr	r3, [pc, #440]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a6d      	ldr	r2, [pc, #436]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8002ff8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ffc:	6013      	str	r3, [r2, #0]
 8002ffe:	e01d      	b.n	800303c <HAL_RCC_OscConfig+0xd4>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003008:	d10c      	bne.n	8003024 <HAL_RCC_OscConfig+0xbc>
 800300a:	4b68      	ldr	r3, [pc, #416]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a67      	ldr	r2, [pc, #412]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	4b65      	ldr	r3, [pc, #404]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a64      	ldr	r2, [pc, #400]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800301c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	e00b      	b.n	800303c <HAL_RCC_OscConfig+0xd4>
 8003024:	4b61      	ldr	r3, [pc, #388]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a60      	ldr	r2, [pc, #384]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800302a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	4b5e      	ldr	r3, [pc, #376]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a5d      	ldr	r2, [pc, #372]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800303a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d013      	beq.n	800306c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7fe f8f4 	bl	8001230 <HAL_GetTick>
 8003048:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800304c:	f7fe f8f0 	bl	8001230 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	@ 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e356      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800305e:	4b53      	ldr	r3, [pc, #332]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0xe4>
 800306a:	e014      	b.n	8003096 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7fe f8e0 	bl	8001230 <HAL_GetTick>
 8003070:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003074:	f7fe f8dc 	bl	8001230 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b64      	cmp	r3, #100	@ 0x64
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e342      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003086:	4b49      	ldr	r3, [pc, #292]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x10c>
 8003092:	e000      	b.n	8003096 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 808c 	beq.w	80031bc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030a4:	4b41      	ldr	r3, [pc, #260]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80030ae:	4b3f      	ldr	r3, [pc, #252]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 80030b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d007      	beq.n	80030ca <HAL_RCC_OscConfig+0x162>
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	2b18      	cmp	r3, #24
 80030be:	d137      	bne.n	8003130 <HAL_RCC_OscConfig+0x1c8>
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d132      	bne.n	8003130 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030ca:	4b38      	ldr	r3, [pc, #224]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_RCC_OscConfig+0x17a>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e314      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80030e2:	4b32      	ldr	r3, [pc, #200]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 0219 	bic.w	r2, r3, #25
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	492f      	ldr	r1, [pc, #188]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f4:	f7fe f89c 	bl	8001230 <HAL_GetTick>
 80030f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fc:	f7fe f898 	bl	8001230 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e2fe      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800310e:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311a:	4b24      	ldr	r3, [pc, #144]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	061b      	lsls	r3, r3, #24
 8003128:	4920      	ldr	r1, [pc, #128]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800312a:	4313      	orrs	r3, r2
 800312c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800312e:	e045      	b.n	80031bc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d026      	beq.n	8003186 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003138:	4b1c      	ldr	r3, [pc, #112]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f023 0219 	bic.w	r2, r3, #25
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	4919      	ldr	r1, [pc, #100]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003146:	4313      	orrs	r3, r2
 8003148:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7fe f871 	bl	8001230 <HAL_GetTick>
 800314e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003152:	f7fe f86d 	bl	8001230 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e2d3      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003164:	4b11      	ldr	r3, [pc, #68]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f0      	beq.n	8003152 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003170:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	061b      	lsls	r3, r3, #24
 800317e:	490b      	ldr	r1, [pc, #44]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003180:	4313      	orrs	r3, r2
 8003182:	604b      	str	r3, [r1, #4]
 8003184:	e01a      	b.n	80031bc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003186:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a08      	ldr	r2, [pc, #32]	@ (80031ac <HAL_RCC_OscConfig+0x244>)
 800318c:	f023 0301 	bic.w	r3, r3, #1
 8003190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003192:	f7fe f84d 	bl	8001230 <HAL_GetTick>
 8003196:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003198:	e00a      	b.n	80031b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800319a:	f7fe f849 	bl	8001230 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d903      	bls.n	80031b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e2af      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
 80031ac:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031b0:	4b96      	ldr	r3, [pc, #600]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1ee      	bne.n	800319a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0310 	and.w	r3, r3, #16
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d06a      	beq.n	800329e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031c8:	4b90      	ldr	r3, [pc, #576]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031d0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80031d2:	4b8e      	ldr	r3, [pc, #568]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80031d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d007      	beq.n	80031ee <HAL_RCC_OscConfig+0x286>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b18      	cmp	r3, #24
 80031e2:	d11b      	bne.n	800321c <HAL_RCC_OscConfig+0x2b4>
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d116      	bne.n	800321c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031ee:	4b87      	ldr	r3, [pc, #540]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_RCC_OscConfig+0x29e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	2b80      	cmp	r3, #128	@ 0x80
 8003200:	d001      	beq.n	8003206 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e282      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003206:	4b81      	ldr	r3, [pc, #516]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	061b      	lsls	r3, r3, #24
 8003214:	497d      	ldr	r1, [pc, #500]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003216:	4313      	orrs	r3, r2
 8003218:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800321a:	e040      	b.n	800329e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d023      	beq.n	800326c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003224:	4b79      	ldr	r3, [pc, #484]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a78      	ldr	r2, [pc, #480]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 800322a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800322e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fd fffe 	bl	8001230 <HAL_GetTick>
 8003234:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003238:	f7fd fffa 	bl	8001230 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e260      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800324a:	4b70      	ldr	r3, [pc, #448]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003256:	4b6d      	ldr	r3, [pc, #436]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	061b      	lsls	r3, r3, #24
 8003264:	4969      	ldr	r1, [pc, #420]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003266:	4313      	orrs	r3, r2
 8003268:	60cb      	str	r3, [r1, #12]
 800326a:	e018      	b.n	800329e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800326c:	4b67      	ldr	r3, [pc, #412]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a66      	ldr	r2, [pc, #408]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003272:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003278:	f7fd ffda 	bl	8001230 <HAL_GetTick>
 800327c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003280:	f7fd ffd6 	bl	8001230 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e23c      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003292:	4b5e      	ldr	r3, [pc, #376]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d036      	beq.n	8003318 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d019      	beq.n	80032e6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032b2:	4b56      	ldr	r3, [pc, #344]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80032b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032b6:	4a55      	ldr	r2, [pc, #340]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80032b8:	f043 0301 	orr.w	r3, r3, #1
 80032bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032be:	f7fd ffb7 	bl	8001230 <HAL_GetTick>
 80032c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032c4:	e008      	b.n	80032d8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c6:	f7fd ffb3 	bl	8001230 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e219      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032d8:	4b4c      	ldr	r3, [pc, #304]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80032da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0f0      	beq.n	80032c6 <HAL_RCC_OscConfig+0x35e>
 80032e4:	e018      	b.n	8003318 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e6:	4b49      	ldr	r3, [pc, #292]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80032e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ea:	4a48      	ldr	r2, [pc, #288]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80032ec:	f023 0301 	bic.w	r3, r3, #1
 80032f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f2:	f7fd ff9d 	bl	8001230 <HAL_GetTick>
 80032f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032fa:	f7fd ff99 	bl	8001230 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e1ff      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800330c:	4b3f      	ldr	r3, [pc, #252]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 800330e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1f0      	bne.n	80032fa <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b00      	cmp	r3, #0
 8003322:	d036      	beq.n	8003392 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d019      	beq.n	8003360 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800332c:	4b37      	ldr	r3, [pc, #220]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a36      	ldr	r2, [pc, #216]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003332:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003336:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003338:	f7fd ff7a 	bl	8001230 <HAL_GetTick>
 800333c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003340:	f7fd ff76 	bl	8001230 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e1dc      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003352:	4b2e      	ldr	r3, [pc, #184]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x3d8>
 800335e:	e018      	b.n	8003392 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003360:	4b2a      	ldr	r3, [pc, #168]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a29      	ldr	r2, [pc, #164]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003366:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800336a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800336c:	f7fd ff60 	bl	8001230 <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003374:	f7fd ff5c 	bl	8001230 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e1c2      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003386:	4b21      	ldr	r3, [pc, #132]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0304 	and.w	r3, r3, #4
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8086 	beq.w	80034ac <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003410 <HAL_RCC_OscConfig+0x4a8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003410 <HAL_RCC_OscConfig+0x4a8>)
 80033a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033ac:	f7fd ff40 	bl	8001230 <HAL_GetTick>
 80033b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b4:	f7fd ff3c 	bl	8001230 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e1a2      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033c6:	4b12      	ldr	r3, [pc, #72]	@ (8003410 <HAL_RCC_OscConfig+0x4a8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d106      	bne.n	80033e8 <HAL_RCC_OscConfig+0x480>
 80033da:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80033dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033de:	4a0b      	ldr	r2, [pc, #44]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80033e0:	f043 0301 	orr.w	r3, r3, #1
 80033e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033e6:	e032      	b.n	800344e <HAL_RCC_OscConfig+0x4e6>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d111      	bne.n	8003414 <HAL_RCC_OscConfig+0x4ac>
 80033f0:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	4a05      	ldr	r2, [pc, #20]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80033f6:	f023 0301 	bic.w	r3, r3, #1
 80033fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 80033fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003400:	4a02      	ldr	r2, [pc, #8]	@ (800340c <HAL_RCC_OscConfig+0x4a4>)
 8003402:	f023 0304 	bic.w	r3, r3, #4
 8003406:	6713      	str	r3, [r2, #112]	@ 0x70
 8003408:	e021      	b.n	800344e <HAL_RCC_OscConfig+0x4e6>
 800340a:	bf00      	nop
 800340c:	58024400 	.word	0x58024400
 8003410:	58024800 	.word	0x58024800
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	2b05      	cmp	r3, #5
 800341a:	d10c      	bne.n	8003436 <HAL_RCC_OscConfig+0x4ce>
 800341c:	4b83      	ldr	r3, [pc, #524]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800341e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003420:	4a82      	ldr	r2, [pc, #520]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003422:	f043 0304 	orr.w	r3, r3, #4
 8003426:	6713      	str	r3, [r2, #112]	@ 0x70
 8003428:	4b80      	ldr	r3, [pc, #512]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800342a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342c:	4a7f      	ldr	r2, [pc, #508]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	6713      	str	r3, [r2, #112]	@ 0x70
 8003434:	e00b      	b.n	800344e <HAL_RCC_OscConfig+0x4e6>
 8003436:	4b7d      	ldr	r3, [pc, #500]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343a:	4a7c      	ldr	r2, [pc, #496]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	6713      	str	r3, [r2, #112]	@ 0x70
 8003442:	4b7a      	ldr	r3, [pc, #488]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003446:	4a79      	ldr	r2, [pc, #484]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003448:	f023 0304 	bic.w	r3, r3, #4
 800344c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d015      	beq.n	8003482 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003456:	f7fd feeb 	bl	8001230 <HAL_GetTick>
 800345a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800345c:	e00a      	b.n	8003474 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800345e:	f7fd fee7 	bl	8001230 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800346c:	4293      	cmp	r3, r2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e14b      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003474:	4b6d      	ldr	r3, [pc, #436]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d0ee      	beq.n	800345e <HAL_RCC_OscConfig+0x4f6>
 8003480:	e014      	b.n	80034ac <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003482:	f7fd fed5 	bl	8001230 <HAL_GetTick>
 8003486:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003488:	e00a      	b.n	80034a0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800348a:	f7fd fed1 	bl	8001230 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003498:	4293      	cmp	r3, r2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e135      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034a0:	4b62      	ldr	r3, [pc, #392]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80034a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1ee      	bne.n	800348a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 812a 	beq.w	800370a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80034b6:	4b5d      	ldr	r3, [pc, #372]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034be:	2b18      	cmp	r3, #24
 80034c0:	f000 80ba 	beq.w	8003638 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	f040 8095 	bne.w	80035f8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ce:	4b57      	ldr	r3, [pc, #348]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a56      	ldr	r2, [pc, #344]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80034d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034da:	f7fd fea9 	bl	8001230 <HAL_GetTick>
 80034de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e2:	f7fd fea5 	bl	8001230 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e10b      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034f4:	4b4d      	ldr	r3, [pc, #308]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f0      	bne.n	80034e2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003500:	4b4a      	ldr	r3, [pc, #296]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003502:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003504:	4b4a      	ldr	r3, [pc, #296]	@ (8003630 <HAL_RCC_OscConfig+0x6c8>)
 8003506:	4013      	ands	r3, r2
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003510:	0112      	lsls	r2, r2, #4
 8003512:	430a      	orrs	r2, r1
 8003514:	4945      	ldr	r1, [pc, #276]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003516:	4313      	orrs	r3, r2
 8003518:	628b      	str	r3, [r1, #40]	@ 0x28
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	3b01      	subs	r3, #1
 8003520:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003528:	3b01      	subs	r3, #1
 800352a:	025b      	lsls	r3, r3, #9
 800352c:	b29b      	uxth	r3, r3
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003534:	3b01      	subs	r3, #1
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003542:	3b01      	subs	r3, #1
 8003544:	061b      	lsls	r3, r3, #24
 8003546:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800354a:	4938      	ldr	r1, [pc, #224]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800354c:	4313      	orrs	r3, r2
 800354e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003550:	4b36      	ldr	r3, [pc, #216]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003554:	4a35      	ldr	r2, [pc, #212]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003556:	f023 0301 	bic.w	r3, r3, #1
 800355a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800355c:	4b33      	ldr	r3, [pc, #204]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800355e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003560:	4b34      	ldr	r3, [pc, #208]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003562:	4013      	ands	r3, r2
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003568:	00d2      	lsls	r2, r2, #3
 800356a:	4930      	ldr	r1, [pc, #192]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800356c:	4313      	orrs	r3, r2
 800356e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003570:	4b2e      	ldr	r3, [pc, #184]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003574:	f023 020c 	bic.w	r2, r3, #12
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	492b      	ldr	r1, [pc, #172]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800357e:	4313      	orrs	r3, r2
 8003580:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003582:	4b2a      	ldr	r3, [pc, #168]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003586:	f023 0202 	bic.w	r2, r3, #2
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	4927      	ldr	r1, [pc, #156]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003590:	4313      	orrs	r3, r2
 8003592:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003594:	4b25      	ldr	r3, [pc, #148]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003598:	4a24      	ldr	r2, [pc, #144]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 800359a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800359e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035a0:	4b22      	ldr	r3, [pc, #136]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	4a21      	ldr	r2, [pc, #132]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80035ac:	4b1f      	ldr	r3, [pc, #124]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b0:	4a1e      	ldr	r2, [pc, #120]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80035b8:	4b1c      	ldr	r3, [pc, #112]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035bc:	4a1b      	ldr	r2, [pc, #108]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c4:	4b19      	ldr	r3, [pc, #100]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a18      	ldr	r2, [pc, #96]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d0:	f7fd fe2e 	bl	8001230 <HAL_GetTick>
 80035d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d8:	f7fd fe2a 	bl	8001230 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e090      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035ea:	4b10      	ldr	r3, [pc, #64]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCC_OscConfig+0x670>
 80035f6:	e088      	b.n	800370a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f8:	4b0c      	ldr	r3, [pc, #48]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a0b      	ldr	r2, [pc, #44]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 80035fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003604:	f7fd fe14 	bl	8001230 <HAL_GetTick>
 8003608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800360a:	e008      	b.n	800361e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800360c:	f7fd fe10 	bl	8001230 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	2b02      	cmp	r3, #2
 8003618:	d901      	bls.n	800361e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e076      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800361e:	4b03      	ldr	r3, [pc, #12]	@ (800362c <HAL_RCC_OscConfig+0x6c4>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1f0      	bne.n	800360c <HAL_RCC_OscConfig+0x6a4>
 800362a:	e06e      	b.n	800370a <HAL_RCC_OscConfig+0x7a2>
 800362c:	58024400 	.word	0x58024400
 8003630:	fffffc0c 	.word	0xfffffc0c
 8003634:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003638:	4b36      	ldr	r3, [pc, #216]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 800363a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800363e:	4b35      	ldr	r3, [pc, #212]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	2b01      	cmp	r3, #1
 800364a:	d031      	beq.n	80036b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f003 0203 	and.w	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003656:	429a      	cmp	r2, r3
 8003658:	d12a      	bne.n	80036b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	091b      	lsrs	r3, r3, #4
 800365e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003666:	429a      	cmp	r2, r3
 8003668:	d122      	bne.n	80036b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003674:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003676:	429a      	cmp	r2, r3
 8003678:	d11a      	bne.n	80036b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	0a5b      	lsrs	r3, r3, #9
 800367e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003686:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d111      	bne.n	80036b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	0c1b      	lsrs	r3, r3, #16
 8003690:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003698:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d108      	bne.n	80036b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	0e1b      	lsrs	r3, r3, #24
 80036a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d001      	beq.n	80036b4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e02b      	b.n	800370c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80036b4:	4b17      	ldr	r3, [pc, #92]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 80036b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b8:	08db      	lsrs	r3, r3, #3
 80036ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d01f      	beq.n	800370a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80036ca:	4b12      	ldr	r3, [pc, #72]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 80036cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ce:	4a11      	ldr	r2, [pc, #68]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 80036d0:	f023 0301 	bic.w	r3, r3, #1
 80036d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036d6:	f7fd fdab 	bl	8001230 <HAL_GetTick>
 80036da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80036dc:	bf00      	nop
 80036de:	f7fd fda7 	bl	8001230 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d0f9      	beq.n	80036de <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80036ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 80036ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003718 <HAL_RCC_OscConfig+0x7b0>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80036f6:	00d2      	lsls	r2, r2, #3
 80036f8:	4906      	ldr	r1, [pc, #24]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80036fe:	4b05      	ldr	r3, [pc, #20]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 8003700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003702:	4a04      	ldr	r2, [pc, #16]	@ (8003714 <HAL_RCC_OscConfig+0x7ac>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3730      	adds	r7, #48	@ 0x30
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	58024400 	.word	0x58024400
 8003718:	ffff0007 	.word	0xffff0007

0800371c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e19c      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003730:	4b8a      	ldr	r3, [pc, #552]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	429a      	cmp	r2, r3
 800373c:	d910      	bls.n	8003760 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373e:	4b87      	ldr	r3, [pc, #540]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f023 020f 	bic.w	r2, r3, #15
 8003746:	4985      	ldr	r1, [pc, #532]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	4313      	orrs	r3, r2
 800374c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800374e:	4b83      	ldr	r3, [pc, #524]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e184      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	4b7b      	ldr	r3, [pc, #492]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003778:	429a      	cmp	r2, r3
 800377a:	d908      	bls.n	800378e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800377c:	4b78      	ldr	r3, [pc, #480]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	4975      	ldr	r1, [pc, #468]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800378a:	4313      	orrs	r3, r2
 800378c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d010      	beq.n	80037bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	4b70      	ldr	r3, [pc, #448]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d908      	bls.n	80037bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037aa:	4b6d      	ldr	r3, [pc, #436]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	496a      	ldr	r1, [pc, #424]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d010      	beq.n	80037ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	4b64      	ldr	r3, [pc, #400]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d908      	bls.n	80037ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037d8:	4b61      	ldr	r3, [pc, #388]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	495e      	ldr	r1, [pc, #376]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d010      	beq.n	8003818 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69da      	ldr	r2, [r3, #28]
 80037fa:	4b59      	ldr	r3, [pc, #356]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003802:	429a      	cmp	r2, r3
 8003804:	d908      	bls.n	8003818 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003806:	4b56      	ldr	r3, [pc, #344]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	4953      	ldr	r1, [pc, #332]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003814:	4313      	orrs	r3, r2
 8003816:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d010      	beq.n	8003846 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68da      	ldr	r2, [r3, #12]
 8003828:	4b4d      	ldr	r3, [pc, #308]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	f003 030f 	and.w	r3, r3, #15
 8003830:	429a      	cmp	r2, r3
 8003832:	d908      	bls.n	8003846 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003834:	4b4a      	ldr	r3, [pc, #296]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	f023 020f 	bic.w	r2, r3, #15
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	4947      	ldr	r1, [pc, #284]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003842:	4313      	orrs	r3, r2
 8003844:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d055      	beq.n	80038fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003852:	4b43      	ldr	r3, [pc, #268]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	4940      	ldr	r1, [pc, #256]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003860:	4313      	orrs	r3, r2
 8003862:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b02      	cmp	r3, #2
 800386a:	d107      	bne.n	800387c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800386c:	4b3c      	ldr	r3, [pc, #240]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d121      	bne.n	80038bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e0f6      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b03      	cmp	r3, #3
 8003882:	d107      	bne.n	8003894 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003884:	4b36      	ldr	r3, [pc, #216]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d115      	bne.n	80038bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e0ea      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d107      	bne.n	80038ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800389c:	4b30      	ldr	r3, [pc, #192]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d109      	bne.n	80038bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0de      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0d6      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038bc:	4b28      	ldr	r3, [pc, #160]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	f023 0207 	bic.w	r2, r3, #7
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	4925      	ldr	r1, [pc, #148]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038ce:	f7fd fcaf 	bl	8001230 <HAL_GetTick>
 80038d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d4:	e00a      	b.n	80038ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d6:	f7fd fcab 	bl	8001230 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e0be      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d1eb      	bne.n	80038d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d010      	beq.n	800392c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68da      	ldr	r2, [r3, #12]
 800390e:	4b14      	ldr	r3, [pc, #80]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	429a      	cmp	r2, r3
 8003918:	d208      	bcs.n	800392c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800391a:	4b11      	ldr	r3, [pc, #68]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f023 020f 	bic.w	r2, r3, #15
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	490e      	ldr	r1, [pc, #56]	@ (8003960 <HAL_RCC_ClockConfig+0x244>)
 8003928:	4313      	orrs	r3, r2
 800392a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800392c:	4b0b      	ldr	r3, [pc, #44]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d214      	bcs.n	8003964 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393a:	4b08      	ldr	r3, [pc, #32]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 020f 	bic.w	r2, r3, #15
 8003942:	4906      	ldr	r1, [pc, #24]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	4313      	orrs	r3, r2
 8003948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394a:	4b04      	ldr	r3, [pc, #16]	@ (800395c <HAL_RCC_ClockConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d005      	beq.n	8003964 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e086      	b.n	8003a6a <HAL_RCC_ClockConfig+0x34e>
 800395c:	52002000 	.word	0x52002000
 8003960:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0304 	and.w	r3, r3, #4
 800396c:	2b00      	cmp	r3, #0
 800396e:	d010      	beq.n	8003992 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	4b3f      	ldr	r3, [pc, #252]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800397c:	429a      	cmp	r2, r3
 800397e:	d208      	bcs.n	8003992 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003980:	4b3c      	ldr	r3, [pc, #240]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	4939      	ldr	r1, [pc, #228]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 800398e:	4313      	orrs	r3, r2
 8003990:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0308 	and.w	r3, r3, #8
 800399a:	2b00      	cmp	r3, #0
 800399c:	d010      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695a      	ldr	r2, [r3, #20]
 80039a2:	4b34      	ldr	r3, [pc, #208]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d208      	bcs.n	80039c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039ae:	4b31      	ldr	r3, [pc, #196]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	492e      	ldr	r1, [pc, #184]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0310 	and.w	r3, r3, #16
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d010      	beq.n	80039ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	699a      	ldr	r2, [r3, #24]
 80039d0:	4b28      	ldr	r3, [pc, #160]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039d2:	69db      	ldr	r3, [r3, #28]
 80039d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80039d8:	429a      	cmp	r2, r3
 80039da:	d208      	bcs.n	80039ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80039dc:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	4922      	ldr	r1, [pc, #136]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0320 	and.w	r3, r3, #32
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d010      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	69da      	ldr	r2, [r3, #28]
 80039fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d208      	bcs.n	8003a1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	4917      	ldr	r1, [pc, #92]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a1c:	f000 f834 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003a20:	4602      	mov	r2, r0
 8003a22:	4b14      	ldr	r3, [pc, #80]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	f003 030f 	and.w	r3, r3, #15
 8003a2c:	4912      	ldr	r1, [pc, #72]	@ (8003a78 <HAL_RCC_ClockConfig+0x35c>)
 8003a2e:	5ccb      	ldrb	r3, [r1, r3]
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a74 <HAL_RCC_ClockConfig+0x358>)
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	4a0d      	ldr	r2, [pc, #52]	@ (8003a78 <HAL_RCC_ClockConfig+0x35c>)
 8003a44:	5cd3      	ldrb	r3, [r2, r3]
 8003a46:	f003 031f 	and.w	r3, r3, #31
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a50:	4a0a      	ldr	r2, [pc, #40]	@ (8003a7c <HAL_RCC_ClockConfig+0x360>)
 8003a52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a54:	4a0a      	ldr	r2, [pc, #40]	@ (8003a80 <HAL_RCC_ClockConfig+0x364>)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a84 <HAL_RCC_ClockConfig+0x368>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd fb9c 	bl	800119c <HAL_InitTick>
 8003a64:	4603      	mov	r3, r0
 8003a66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	58024400 	.word	0x58024400
 8003a78:	0800a350 	.word	0x0800a350
 8003a7c:	24000010 	.word	0x24000010
 8003a80:	2400000c 	.word	0x2400000c
 8003a84:	24000014 	.word	0x24000014

08003a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b089      	sub	sp, #36	@ 0x24
 8003a8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a8e:	4bb3      	ldr	r3, [pc, #716]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a96:	2b18      	cmp	r3, #24
 8003a98:	f200 8155 	bhi.w	8003d46 <HAL_RCC_GetSysClockFreq+0x2be>
 8003a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003aa4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa2:	bf00      	nop
 8003aa4:	08003b09 	.word	0x08003b09
 8003aa8:	08003d47 	.word	0x08003d47
 8003aac:	08003d47 	.word	0x08003d47
 8003ab0:	08003d47 	.word	0x08003d47
 8003ab4:	08003d47 	.word	0x08003d47
 8003ab8:	08003d47 	.word	0x08003d47
 8003abc:	08003d47 	.word	0x08003d47
 8003ac0:	08003d47 	.word	0x08003d47
 8003ac4:	08003b2f 	.word	0x08003b2f
 8003ac8:	08003d47 	.word	0x08003d47
 8003acc:	08003d47 	.word	0x08003d47
 8003ad0:	08003d47 	.word	0x08003d47
 8003ad4:	08003d47 	.word	0x08003d47
 8003ad8:	08003d47 	.word	0x08003d47
 8003adc:	08003d47 	.word	0x08003d47
 8003ae0:	08003d47 	.word	0x08003d47
 8003ae4:	08003b35 	.word	0x08003b35
 8003ae8:	08003d47 	.word	0x08003d47
 8003aec:	08003d47 	.word	0x08003d47
 8003af0:	08003d47 	.word	0x08003d47
 8003af4:	08003d47 	.word	0x08003d47
 8003af8:	08003d47 	.word	0x08003d47
 8003afc:	08003d47 	.word	0x08003d47
 8003b00:	08003d47 	.word	0x08003d47
 8003b04:	08003b3b 	.word	0x08003b3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b08:	4b94      	ldr	r3, [pc, #592]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d009      	beq.n	8003b28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b14:	4b91      	ldr	r3, [pc, #580]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	08db      	lsrs	r3, r3, #3
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	4a90      	ldr	r2, [pc, #576]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
 8003b24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003b26:	e111      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003b28:	4b8d      	ldr	r3, [pc, #564]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b2a:	61bb      	str	r3, [r7, #24]
      break;
 8003b2c:	e10e      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003b2e:	4b8d      	ldr	r3, [pc, #564]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b30:	61bb      	str	r3, [r7, #24]
      break;
 8003b32:	e10b      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003b34:	4b8c      	ldr	r3, [pc, #560]	@ (8003d68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003b36:	61bb      	str	r3, [r7, #24]
      break;
 8003b38:	e108      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b3a:	4b88      	ldr	r3, [pc, #544]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003b44:	4b85      	ldr	r3, [pc, #532]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b48:	091b      	lsrs	r3, r3, #4
 8003b4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003b50:	4b82      	ldr	r3, [pc, #520]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003b5a:	4b80      	ldr	r3, [pc, #512]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b5e:	08db      	lsrs	r3, r3, #3
 8003b60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 80e1 	beq.w	8003d40 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	f000 8083 	beq.w	8003c8c <HAL_RCC_GetSysClockFreq+0x204>
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	f200 80a1 	bhi.w	8003cd0 <HAL_RCC_GetSysClockFreq+0x248>
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_RCC_GetSysClockFreq+0x114>
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d056      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003b9a:	e099      	b.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b9c:	4b6f      	ldr	r3, [pc, #444]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0320 	and.w	r3, r3, #32
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d02d      	beq.n	8003c04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ba8:	4b6c      	ldr	r3, [pc, #432]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	08db      	lsrs	r3, r3, #3
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	4a6b      	ldr	r2, [pc, #428]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	ee07 3a90 	vmov	s15, r3
 8003bc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	ee07 3a90 	vmov	s15, r3
 8003bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bd2:	4b62      	ldr	r3, [pc, #392]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003be2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003be6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003d6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bfe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003c02:	e087      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	ee07 3a90 	vmov	s15, r3
 8003c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003d70 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c16:	4b51      	ldr	r3, [pc, #324]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c1e:	ee07 3a90 	vmov	s15, r3
 8003c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c26:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003d6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c46:	e065      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	ee07 3a90 	vmov	s15, r3
 8003c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003d74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c5a:	4b40      	ldr	r3, [pc, #256]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c62:	ee07 3a90 	vmov	s15, r3
 8003c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003d6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c8a:	e043      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	ee07 3a90 	vmov	s15, r3
 8003c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003d78 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003c9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca6:	ee07 3a90 	vmov	s15, r3
 8003caa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cae:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cb2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003d6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cce:	e021      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	ee07 3a90 	vmov	s15, r3
 8003cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cda:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003d74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003cde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cea:	ee07 3a90 	vmov	s15, r3
 8003cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cf2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cf6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003d6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003d14:	4b11      	ldr	r3, [pc, #68]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	0a5b      	lsrs	r3, r3, #9
 8003d1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d1e:	3301      	adds	r3, #1
 8003d20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	ee07 3a90 	vmov	s15, r3
 8003d28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d38:	ee17 3a90 	vmov	r3, s15
 8003d3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003d3e:	e005      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	61bb      	str	r3, [r7, #24]
      break;
 8003d44:	e002      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003d46:	4b07      	ldr	r3, [pc, #28]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d48:	61bb      	str	r3, [r7, #24]
      break;
 8003d4a:	bf00      	nop
  }

  return sysclockfreq;
 8003d4c:	69bb      	ldr	r3, [r7, #24]
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3724      	adds	r7, #36	@ 0x24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	58024400 	.word	0x58024400
 8003d60:	03d09000 	.word	0x03d09000
 8003d64:	003d0900 	.word	0x003d0900
 8003d68:	017d7840 	.word	0x017d7840
 8003d6c:	46000000 	.word	0x46000000
 8003d70:	4c742400 	.word	0x4c742400
 8003d74:	4a742400 	.word	0x4a742400
 8003d78:	4bbebc20 	.word	0x4bbebc20

08003d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003d82:	f7ff fe81 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003d86:	4602      	mov	r2, r0
 8003d88:	4b10      	ldr	r3, [pc, #64]	@ (8003dcc <HAL_RCC_GetHCLKFreq+0x50>)
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	0a1b      	lsrs	r3, r3, #8
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	490f      	ldr	r1, [pc, #60]	@ (8003dd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003d94:	5ccb      	ldrb	r3, [r1, r3]
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003da0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <HAL_RCC_GetHCLKFreq+0x50>)
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	f003 030f 	and.w	r3, r3, #15
 8003da8:	4a09      	ldr	r2, [pc, #36]	@ (8003dd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003daa:	5cd3      	ldrb	r3, [r2, r3]
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	fa22 f303 	lsr.w	r3, r2, r3
 8003db6:	4a07      	ldr	r2, [pc, #28]	@ (8003dd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003db8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003dba:	4a07      	ldr	r2, [pc, #28]	@ (8003dd8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003dc0:	4b04      	ldr	r3, [pc, #16]	@ (8003dd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	58024400 	.word	0x58024400
 8003dd0:	0800a350 	.word	0x0800a350
 8003dd4:	24000010 	.word	0x24000010
 8003dd8:	2400000c 	.word	0x2400000c

08003ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003de0:	f7ff ffcc 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	091b      	lsrs	r3, r3, #4
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	4904      	ldr	r1, [pc, #16]	@ (8003e04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003df2:	5ccb      	ldrb	r3, [r1, r3]
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	58024400 	.word	0x58024400
 8003e04:	0800a350 	.word	0x0800a350

08003e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003e0c:	f7ff ffb6 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	0a1b      	lsrs	r3, r3, #8
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	4904      	ldr	r1, [pc, #16]	@ (8003e30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	f003 031f 	and.w	r3, r3, #31
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	58024400 	.word	0x58024400
 8003e30:	0800a350 	.word	0x0800a350

08003e34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e38:	b0c6      	sub	sp, #280	@ 0x118
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003e58:	2500      	movs	r5, #0
 8003e5a:	ea54 0305 	orrs.w	r3, r4, r5
 8003e5e:	d049      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e6a:	d02f      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003e6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e70:	d828      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e76:	d01a      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e7c:	d822      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e86:	d007      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e88:	e01c      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e8a:	4bab      	ldr	r3, [pc, #684]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8e:	4aaa      	ldr	r2, [pc, #680]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e96:	e01a      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e9c:	3308      	adds	r3, #8
 8003e9e:	2102      	movs	r1, #2
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f002 fa49 	bl	8006338 <RCCEx_PLL2_Config>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003eac:	e00f      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb2:	3328      	adds	r3, #40	@ 0x28
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f002 faf0 	bl	800649c <RCCEx_PLL3_Config>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ec2:	e004      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003eca:	e000      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ece:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10a      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ed6:	4b98      	ldr	r3, [pc, #608]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ee4:	4a94      	ldr	r2, [pc, #592]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ee6:	430b      	orrs	r3, r1
 8003ee8:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eea:	e003      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ef0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003f00:	f04f 0900 	mov.w	r9, #0
 8003f04:	ea58 0309 	orrs.w	r3, r8, r9
 8003f08:	d047      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003f0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d82a      	bhi.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003f14:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1a:	bf00      	nop
 8003f1c:	08003f31 	.word	0x08003f31
 8003f20:	08003f3f 	.word	0x08003f3f
 8003f24:	08003f55 	.word	0x08003f55
 8003f28:	08003f73 	.word	0x08003f73
 8003f2c:	08003f73 	.word	0x08003f73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f30:	4b81      	ldr	r3, [pc, #516]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f34:	4a80      	ldr	r2, [pc, #512]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f3c:	e01a      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f42:	3308      	adds	r3, #8
 8003f44:	2100      	movs	r1, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f002 f9f6 	bl	8006338 <RCCEx_PLL2_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f52:	e00f      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f58:	3328      	adds	r3, #40	@ 0x28
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f002 fa9d 	bl	800649c <RCCEx_PLL3_Config>
 8003f62:	4603      	mov	r3, r0
 8003f64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f68:	e004      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f70:	e000      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003f72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f7c:	4b6e      	ldr	r3, [pc, #440]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f80:	f023 0107 	bic.w	r1, r3, #7
 8003f84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	4a6b      	ldr	r2, [pc, #428]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f90:	e003      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003fa6:	f04f 0b00 	mov.w	fp, #0
 8003faa:	ea5a 030b 	orrs.w	r3, sl, fp
 8003fae:	d05b      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fb8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003fbc:	d03b      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003fbe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003fc2:	d834      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003fc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fc8:	d037      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003fca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fce:	d82e      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003fd0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003fd4:	d033      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003fd6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003fda:	d828      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003fdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fe0:	d01a      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003fe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fe6:	d822      	bhi.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003fec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ff0:	d007      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003ff2:	e01c      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ff4:	4b50      	ldr	r3, [pc, #320]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff8:	4a4f      	ldr	r2, [pc, #316]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004000:	e01e      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004006:	3308      	adds	r3, #8
 8004008:	2100      	movs	r1, #0
 800400a:	4618      	mov	r0, r3
 800400c:	f002 f994 	bl	8006338 <RCCEx_PLL2_Config>
 8004010:	4603      	mov	r3, r0
 8004012:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004016:	e013      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800401c:	3328      	adds	r3, #40	@ 0x28
 800401e:	2100      	movs	r1, #0
 8004020:	4618      	mov	r0, r3
 8004022:	f002 fa3b 	bl	800649c <RCCEx_PLL3_Config>
 8004026:	4603      	mov	r3, r0
 8004028:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800402c:	e008      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004034:	e004      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004036:	bf00      	nop
 8004038:	e002      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800403a:	bf00      	nop
 800403c:	e000      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800403e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10b      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004048:	4b3b      	ldr	r3, [pc, #236]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004054:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004058:	4a37      	ldr	r2, [pc, #220]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800405a:	430b      	orrs	r3, r1
 800405c:	6593      	str	r3, [r2, #88]	@ 0x58
 800405e:	e003      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004060:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004064:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800406c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004070:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004074:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800407e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004082:	460b      	mov	r3, r1
 8004084:	4313      	orrs	r3, r2
 8004086:	d05d      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800408c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004090:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004094:	d03b      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004096:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800409a:	d834      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800409c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040a0:	d037      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80040a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040a6:	d82e      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040ac:	d033      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80040ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040b2:	d828      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040b8:	d01a      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80040ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040be:	d822      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80040c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040c8:	d007      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80040ca:	e01c      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	4a19      	ldr	r2, [pc, #100]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040d8:	e01e      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040de:	3308      	adds	r3, #8
 80040e0:	2100      	movs	r1, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f002 f928 	bl	8006338 <RCCEx_PLL2_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80040ee:	e013      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040f4:	3328      	adds	r3, #40	@ 0x28
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f002 f9cf 	bl	800649c <RCCEx_PLL3_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004104:	e008      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800410c:	e004      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800410e:	bf00      	nop
 8004110:	e002      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004116:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004118:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10d      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004120:	4b05      	ldr	r3, [pc, #20]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004124:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800412c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004130:	4a01      	ldr	r2, [pc, #4]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004132:	430b      	orrs	r3, r1
 8004134:	6593      	str	r3, [r2, #88]	@ 0x58
 8004136:	e005      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004138:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004140:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004150:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004154:	2300      	movs	r3, #0
 8004156:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800415a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800415e:	460b      	mov	r3, r1
 8004160:	4313      	orrs	r3, r2
 8004162:	d03a      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800416a:	2b30      	cmp	r3, #48	@ 0x30
 800416c:	d01f      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800416e:	2b30      	cmp	r3, #48	@ 0x30
 8004170:	d819      	bhi.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004172:	2b20      	cmp	r3, #32
 8004174:	d00c      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004176:	2b20      	cmp	r3, #32
 8004178:	d815      	bhi.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d019      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800417e:	2b10      	cmp	r3, #16
 8004180:	d111      	bne.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004182:	4baa      	ldr	r3, [pc, #680]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004186:	4aa9      	ldr	r2, [pc, #676]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800418c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800418e:	e011      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004194:	3308      	adds	r3, #8
 8004196:	2102      	movs	r1, #2
 8004198:	4618      	mov	r0, r3
 800419a:	f002 f8cd 	bl	8006338 <RCCEx_PLL2_Config>
 800419e:	4603      	mov	r3, r0
 80041a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80041a4:	e006      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80041ac:	e002      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80041ae:	bf00      	nop
 80041b0:	e000      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80041b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10a      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80041bc:	4b9b      	ldr	r3, [pc, #620]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041c0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80041c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ca:	4a98      	ldr	r2, [pc, #608]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041cc:	430b      	orrs	r3, r1
 80041ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041d0:	e003      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80041da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80041e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80041ea:	2300      	movs	r3, #0
 80041ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80041f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80041f4:	460b      	mov	r3, r1
 80041f6:	4313      	orrs	r3, r2
 80041f8:	d051      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80041fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004200:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004204:	d035      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800420a:	d82e      	bhi.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800420c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004210:	d031      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004212:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004216:	d828      	bhi.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004218:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800421c:	d01a      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800421e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004222:	d822      	bhi.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800422c:	d007      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800422e:	e01c      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004230:	4b7e      	ldr	r3, [pc, #504]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004234:	4a7d      	ldr	r2, [pc, #500]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800423a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800423c:	e01c      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800423e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004242:	3308      	adds	r3, #8
 8004244:	2100      	movs	r1, #0
 8004246:	4618      	mov	r0, r3
 8004248:	f002 f876 	bl	8006338 <RCCEx_PLL2_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004252:	e011      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004258:	3328      	adds	r3, #40	@ 0x28
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f002 f91d 	bl	800649c <RCCEx_PLL3_Config>
 8004262:	4603      	mov	r3, r0
 8004264:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004268:	e006      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004270:	e002      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004272:	bf00      	nop
 8004274:	e000      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004278:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10a      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004280:	4b6a      	ldr	r3, [pc, #424]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004284:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800428c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800428e:	4a67      	ldr	r2, [pc, #412]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004290:	430b      	orrs	r3, r1
 8004292:	6513      	str	r3, [r2, #80]	@ 0x50
 8004294:	e003      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800429a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800429e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80042aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042ae:	2300      	movs	r3, #0
 80042b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042b4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80042b8:	460b      	mov	r3, r1
 80042ba:	4313      	orrs	r3, r2
 80042bc:	d053      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80042be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042c8:	d033      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80042ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042ce:	d82c      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80042d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042d4:	d02f      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80042d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80042da:	d826      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80042dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042e0:	d02b      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x506>
 80042e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042e6:	d820      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80042e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042ec:	d012      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80042ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042f2:	d81a      	bhi.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d022      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80042f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042fc:	d115      	bne.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004302:	3308      	adds	r3, #8
 8004304:	2101      	movs	r1, #1
 8004306:	4618      	mov	r0, r3
 8004308:	f002 f816 	bl	8006338 <RCCEx_PLL2_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004312:	e015      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004318:	3328      	adds	r3, #40	@ 0x28
 800431a:	2101      	movs	r1, #1
 800431c:	4618      	mov	r0, r3
 800431e:	f002 f8bd 	bl	800649c <RCCEx_PLL3_Config>
 8004322:	4603      	mov	r3, r0
 8004324:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004328:	e00a      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004330:	e006      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004332:	bf00      	nop
 8004334:	e004      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004336:	bf00      	nop
 8004338:	e002      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800433a:	bf00      	nop
 800433c:	e000      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800433e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004340:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10a      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004348:	4b38      	ldr	r3, [pc, #224]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800434a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800434c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004356:	4a35      	ldr	r2, [pc, #212]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004358:	430b      	orrs	r3, r1
 800435a:	6513      	str	r3, [r2, #80]	@ 0x50
 800435c:	e003      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004362:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004366:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800436a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004372:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004376:	2300      	movs	r3, #0
 8004378:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800437c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004380:	460b      	mov	r3, r1
 8004382:	4313      	orrs	r3, r2
 8004384:	d058      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800438a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800438e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004392:	d033      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004394:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004398:	d82c      	bhi.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800439a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439e:	d02f      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80043a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a4:	d826      	bhi.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043aa:	d02b      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80043ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043b0:	d820      	bhi.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043b6:	d012      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80043b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043bc:	d81a      	bhi.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d022      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80043c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043c6:	d115      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043cc:	3308      	adds	r3, #8
 80043ce:	2101      	movs	r1, #1
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 ffb1 	bl	8006338 <RCCEx_PLL2_Config>
 80043d6:	4603      	mov	r3, r0
 80043d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80043dc:	e015      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043e2:	3328      	adds	r3, #40	@ 0x28
 80043e4:	2101      	movs	r1, #1
 80043e6:	4618      	mov	r0, r3
 80043e8:	f002 f858 	bl	800649c <RCCEx_PLL3_Config>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80043f2:	e00a      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80043fa:	e006      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80043fc:	bf00      	nop
 80043fe:	e004      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004400:	bf00      	nop
 8004402:	e002      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004404:	bf00      	nop
 8004406:	e000      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800440a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10e      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004412:	4b06      	ldr	r3, [pc, #24]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004416:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800441a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800441e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004422:	4a02      	ldr	r2, [pc, #8]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004424:	430b      	orrs	r3, r1
 8004426:	6593      	str	r3, [r2, #88]	@ 0x58
 8004428:	e006      	b.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800442a:	bf00      	nop
 800442c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004430:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004434:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004444:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004448:	2300      	movs	r3, #0
 800444a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800444e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004452:	460b      	mov	r3, r1
 8004454:	4313      	orrs	r3, r2
 8004456:	d037      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800445c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800445e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004462:	d00e      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004468:	d816      	bhi.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800446a:	2b00      	cmp	r3, #0
 800446c:	d018      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800446e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004472:	d111      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004474:	4bc4      	ldr	r3, [pc, #784]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004478:	4ac3      	ldr	r2, [pc, #780]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800447a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800447e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004480:	e00f      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004486:	3308      	adds	r3, #8
 8004488:	2101      	movs	r1, #1
 800448a:	4618      	mov	r0, r3
 800448c:	f001 ff54 	bl	8006338 <RCCEx_PLL2_Config>
 8004490:	4603      	mov	r3, r0
 8004492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004496:	e004      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800449e:	e000      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80044a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10a      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044aa:	4bb7      	ldr	r3, [pc, #732]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80044b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044b8:	4ab3      	ldr	r2, [pc, #716]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044ba:	430b      	orrs	r3, r1
 80044bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80044be:	e003      	b.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80044c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80044d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044d8:	2300      	movs	r3, #0
 80044da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80044e2:	460b      	mov	r3, r1
 80044e4:	4313      	orrs	r3, r2
 80044e6:	d039      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80044e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d81c      	bhi.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80044f2:	a201      	add	r2, pc, #4	@ (adr r2, 80044f8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80044f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f8:	08004535 	.word	0x08004535
 80044fc:	08004509 	.word	0x08004509
 8004500:	08004517 	.word	0x08004517
 8004504:	08004535 	.word	0x08004535
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004508:	4b9f      	ldr	r3, [pc, #636]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	4a9e      	ldr	r2, [pc, #632]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800450e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004512:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004514:	e00f      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800451a:	3308      	adds	r3, #8
 800451c:	2102      	movs	r1, #2
 800451e:	4618      	mov	r0, r3
 8004520:	f001 ff0a 	bl	8006338 <RCCEx_PLL2_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800452a:	e004      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004532:	e000      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004536:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800453a:	2b00      	cmp	r3, #0
 800453c:	d10a      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800453e:	4b92      	ldr	r3, [pc, #584]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004542:	f023 0103 	bic.w	r1, r3, #3
 8004546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800454a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800454c:	4a8e      	ldr	r2, [pc, #568]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800454e:	430b      	orrs	r3, r1
 8004550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004552:	e003      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004554:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004558:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800455c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004564:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004568:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800456c:	2300      	movs	r3, #0
 800456e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004572:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004576:	460b      	mov	r3, r1
 8004578:	4313      	orrs	r3, r2
 800457a:	f000 8099 	beq.w	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800457e:	4b83      	ldr	r3, [pc, #524]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a82      	ldr	r2, [pc, #520]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004588:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800458a:	f7fc fe51 	bl	8001230 <HAL_GetTick>
 800458e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004592:	e00b      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004594:	f7fc fe4c 	bl	8001230 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b64      	cmp	r3, #100	@ 0x64
 80045a2:	d903      	bls.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80045aa:	e005      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045ac:	4b77      	ldr	r3, [pc, #476]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0ed      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80045b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d173      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80045c0:	4b71      	ldr	r3, [pc, #452]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80045cc:	4053      	eors	r3, r2
 80045ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d015      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045d6:	4b6c      	ldr	r3, [pc, #432]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045de:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045e2:	4b69      	ldr	r3, [pc, #420]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e6:	4a68      	ldr	r2, [pc, #416]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045ee:	4b66      	ldr	r3, [pc, #408]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f2:	4a65      	ldr	r2, [pc, #404]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80045fa:	4a63      	ldr	r2, [pc, #396]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004600:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004606:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800460a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800460e:	d118      	bne.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004610:	f7fc fe0e 	bl	8001230 <HAL_GetTick>
 8004614:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004618:	e00d      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800461a:	f7fc fe09 	bl	8001230 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004624:	1ad2      	subs	r2, r2, r3
 8004626:	f241 3388 	movw	r3, #5000	@ 0x1388
 800462a:	429a      	cmp	r2, r3
 800462c:	d903      	bls.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004634:	e005      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004636:	4b54      	ldr	r3, [pc, #336]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0eb      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004642:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004646:	2b00      	cmp	r3, #0
 8004648:	d129      	bne.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800464a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800465a:	d10e      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800465c:	4b4a      	ldr	r3, [pc, #296]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004668:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800466c:	091a      	lsrs	r2, r3, #4
 800466e:	4b48      	ldr	r3, [pc, #288]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004670:	4013      	ands	r3, r2
 8004672:	4a45      	ldr	r2, [pc, #276]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004674:	430b      	orrs	r3, r1
 8004676:	6113      	str	r3, [r2, #16]
 8004678:	e005      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800467a:	4b43      	ldr	r3, [pc, #268]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	4a42      	ldr	r2, [pc, #264]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004680:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004684:	6113      	str	r3, [r2, #16]
 8004686:	4b40      	ldr	r3, [pc, #256]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004688:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800468a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800468e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004692:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004696:	4a3c      	ldr	r2, [pc, #240]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004698:	430b      	orrs	r3, r1
 800469a:	6713      	str	r3, [r2, #112]	@ 0x70
 800469c:	e008      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800469e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80046a6:	e003      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80046b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f002 0301 	and.w	r3, r2, #1
 80046bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80046c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f000 808f 	beq.w	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80046d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046d8:	2b28      	cmp	r3, #40	@ 0x28
 80046da:	d871      	bhi.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80046dc:	a201      	add	r2, pc, #4	@ (adr r2, 80046e4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80046de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e2:	bf00      	nop
 80046e4:	080047c9 	.word	0x080047c9
 80046e8:	080047c1 	.word	0x080047c1
 80046ec:	080047c1 	.word	0x080047c1
 80046f0:	080047c1 	.word	0x080047c1
 80046f4:	080047c1 	.word	0x080047c1
 80046f8:	080047c1 	.word	0x080047c1
 80046fc:	080047c1 	.word	0x080047c1
 8004700:	080047c1 	.word	0x080047c1
 8004704:	08004795 	.word	0x08004795
 8004708:	080047c1 	.word	0x080047c1
 800470c:	080047c1 	.word	0x080047c1
 8004710:	080047c1 	.word	0x080047c1
 8004714:	080047c1 	.word	0x080047c1
 8004718:	080047c1 	.word	0x080047c1
 800471c:	080047c1 	.word	0x080047c1
 8004720:	080047c1 	.word	0x080047c1
 8004724:	080047ab 	.word	0x080047ab
 8004728:	080047c1 	.word	0x080047c1
 800472c:	080047c1 	.word	0x080047c1
 8004730:	080047c1 	.word	0x080047c1
 8004734:	080047c1 	.word	0x080047c1
 8004738:	080047c1 	.word	0x080047c1
 800473c:	080047c1 	.word	0x080047c1
 8004740:	080047c1 	.word	0x080047c1
 8004744:	080047c9 	.word	0x080047c9
 8004748:	080047c1 	.word	0x080047c1
 800474c:	080047c1 	.word	0x080047c1
 8004750:	080047c1 	.word	0x080047c1
 8004754:	080047c1 	.word	0x080047c1
 8004758:	080047c1 	.word	0x080047c1
 800475c:	080047c1 	.word	0x080047c1
 8004760:	080047c1 	.word	0x080047c1
 8004764:	080047c9 	.word	0x080047c9
 8004768:	080047c1 	.word	0x080047c1
 800476c:	080047c1 	.word	0x080047c1
 8004770:	080047c1 	.word	0x080047c1
 8004774:	080047c1 	.word	0x080047c1
 8004778:	080047c1 	.word	0x080047c1
 800477c:	080047c1 	.word	0x080047c1
 8004780:	080047c1 	.word	0x080047c1
 8004784:	080047c9 	.word	0x080047c9
 8004788:	58024400 	.word	0x58024400
 800478c:	58024800 	.word	0x58024800
 8004790:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004798:	3308      	adds	r3, #8
 800479a:	2101      	movs	r1, #1
 800479c:	4618      	mov	r0, r3
 800479e:	f001 fdcb 	bl	8006338 <RCCEx_PLL2_Config>
 80047a2:	4603      	mov	r3, r0
 80047a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047a8:	e00f      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ae:	3328      	adds	r3, #40	@ 0x28
 80047b0:	2101      	movs	r1, #1
 80047b2:	4618      	mov	r0, r3
 80047b4:	f001 fe72 	bl	800649c <RCCEx_PLL3_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047be:	e004      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047c6:	e000      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80047c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10a      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80047d2:	4bbf      	ldr	r3, [pc, #764]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80047da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047e0:	4abb      	ldr	r2, [pc, #748]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047e2:	430b      	orrs	r3, r1
 80047e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80047e6:	e003      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80047f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f002 0302 	and.w	r3, r2, #2
 80047fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004800:	2300      	movs	r3, #0
 8004802:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004806:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800480a:	460b      	mov	r3, r1
 800480c:	4313      	orrs	r3, r2
 800480e:	d041      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004816:	2b05      	cmp	r3, #5
 8004818:	d824      	bhi.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800481a:	a201      	add	r2, pc, #4	@ (adr r2, 8004820 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800481c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004820:	0800486d 	.word	0x0800486d
 8004824:	08004839 	.word	0x08004839
 8004828:	0800484f 	.word	0x0800484f
 800482c:	0800486d 	.word	0x0800486d
 8004830:	0800486d 	.word	0x0800486d
 8004834:	0800486d 	.word	0x0800486d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800483c:	3308      	adds	r3, #8
 800483e:	2101      	movs	r1, #1
 8004840:	4618      	mov	r0, r3
 8004842:	f001 fd79 	bl	8006338 <RCCEx_PLL2_Config>
 8004846:	4603      	mov	r3, r0
 8004848:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800484c:	e00f      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800484e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004852:	3328      	adds	r3, #40	@ 0x28
 8004854:	2101      	movs	r1, #1
 8004856:	4618      	mov	r0, r3
 8004858:	f001 fe20 	bl	800649c <RCCEx_PLL3_Config>
 800485c:	4603      	mov	r3, r0
 800485e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004862:	e004      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800486a:	e000      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800486c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800486e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10a      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004876:	4b96      	ldr	r3, [pc, #600]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800487a:	f023 0107 	bic.w	r1, r3, #7
 800487e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004884:	4a92      	ldr	r2, [pc, #584]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004886:	430b      	orrs	r3, r1
 8004888:	6553      	str	r3, [r2, #84]	@ 0x54
 800488a:	e003      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800488c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004890:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004894:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489c:	f002 0304 	and.w	r3, r2, #4
 80048a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80048a4:	2300      	movs	r3, #0
 80048a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80048aa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80048ae:	460b      	mov	r3, r1
 80048b0:	4313      	orrs	r3, r2
 80048b2:	d044      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80048b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048bc:	2b05      	cmp	r3, #5
 80048be:	d825      	bhi.n	800490c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80048c0:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80048c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c6:	bf00      	nop
 80048c8:	08004915 	.word	0x08004915
 80048cc:	080048e1 	.word	0x080048e1
 80048d0:	080048f7 	.word	0x080048f7
 80048d4:	08004915 	.word	0x08004915
 80048d8:	08004915 	.word	0x08004915
 80048dc:	08004915 	.word	0x08004915
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048e4:	3308      	adds	r3, #8
 80048e6:	2101      	movs	r1, #1
 80048e8:	4618      	mov	r0, r3
 80048ea:	f001 fd25 	bl	8006338 <RCCEx_PLL2_Config>
 80048ee:	4603      	mov	r3, r0
 80048f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80048f4:	e00f      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048fa:	3328      	adds	r3, #40	@ 0x28
 80048fc:	2101      	movs	r1, #1
 80048fe:	4618      	mov	r0, r3
 8004900:	f001 fdcc 	bl	800649c <RCCEx_PLL3_Config>
 8004904:	4603      	mov	r3, r0
 8004906:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800490a:	e004      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004912:	e000      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004916:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10b      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800491e:	4b6c      	ldr	r3, [pc, #432]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004922:	f023 0107 	bic.w	r1, r3, #7
 8004926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492e:	4a68      	ldr	r2, [pc, #416]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004930:	430b      	orrs	r3, r1
 8004932:	6593      	str	r3, [r2, #88]	@ 0x58
 8004934:	e003      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800493a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800493e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004946:	f002 0320 	and.w	r3, r2, #32
 800494a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800494e:	2300      	movs	r3, #0
 8004950:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004954:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004958:	460b      	mov	r3, r1
 800495a:	4313      	orrs	r3, r2
 800495c:	d055      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800495e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004962:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004966:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800496a:	d033      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800496c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004970:	d82c      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004976:	d02f      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497c:	d826      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800497e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004982:	d02b      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004984:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004988:	d820      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800498a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800498e:	d012      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004994:	d81a      	bhi.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004996:	2b00      	cmp	r3, #0
 8004998:	d022      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800499a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800499e:	d115      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a4:	3308      	adds	r3, #8
 80049a6:	2100      	movs	r1, #0
 80049a8:	4618      	mov	r0, r3
 80049aa:	f001 fcc5 	bl	8006338 <RCCEx_PLL2_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049b4:	e015      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ba:	3328      	adds	r3, #40	@ 0x28
 80049bc:	2102      	movs	r1, #2
 80049be:	4618      	mov	r0, r3
 80049c0:	f001 fd6c 	bl	800649c <RCCEx_PLL3_Config>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049ca:	e00a      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049d2:	e006      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80049d4:	bf00      	nop
 80049d6:	e004      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80049d8:	bf00      	nop
 80049da:	e002      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80049dc:	bf00      	nop
 80049de:	e000      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80049e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10b      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ea:	4b39      	ldr	r3, [pc, #228]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80049ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049fa:	4a35      	ldr	r2, [pc, #212]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80049fc:	430b      	orrs	r3, r1
 80049fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a00:	e003      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a06:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a12:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004a16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a20:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004a24:	460b      	mov	r3, r1
 8004a26:	4313      	orrs	r3, r2
 8004a28:	d058      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a32:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a36:	d033      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004a38:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a3c:	d82c      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a42:	d02f      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004a44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a48:	d826      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a4e:	d02b      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004a50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a54:	d820      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a5a:	d012      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004a5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a60:	d81a      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d022      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6a:	d115      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a70:	3308      	adds	r3, #8
 8004a72:	2100      	movs	r1, #0
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 fc5f 	bl	8006338 <RCCEx_PLL2_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004a80:	e015      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a86:	3328      	adds	r3, #40	@ 0x28
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 fd06 	bl	800649c <RCCEx_PLL3_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004a96:	e00a      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a9e:	e006      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004aa0:	bf00      	nop
 8004aa2:	e004      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004aa4:	bf00      	nop
 8004aa6:	e002      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004aa8:	bf00      	nop
 8004aaa:	e000      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10e      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ac6:	4a02      	ldr	r2, [pc, #8]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	6593      	str	r3, [r2, #88]	@ 0x58
 8004acc:	e006      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004ace:	bf00      	nop
 8004ad0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ad8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ae8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004aec:	2300      	movs	r3, #0
 8004aee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004af2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004af6:	460b      	mov	r3, r1
 8004af8:	4313      	orrs	r3, r2
 8004afa:	d055      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b04:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b08:	d033      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004b0a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b0e:	d82c      	bhi.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b14:	d02f      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004b16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1a:	d826      	bhi.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b1c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b20:	d02b      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004b22:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b26:	d820      	bhi.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b2c:	d012      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b32:	d81a      	bhi.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d022      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004b38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b3c:	d115      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b42:	3308      	adds	r3, #8
 8004b44:	2100      	movs	r1, #0
 8004b46:	4618      	mov	r0, r3
 8004b48:	f001 fbf6 	bl	8006338 <RCCEx_PLL2_Config>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b52:	e015      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b58:	3328      	adds	r3, #40	@ 0x28
 8004b5a:	2102      	movs	r1, #2
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f001 fc9d 	bl	800649c <RCCEx_PLL3_Config>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b68:	e00a      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b70:	e006      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004b72:	bf00      	nop
 8004b74:	e004      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004b76:	bf00      	nop
 8004b78:	e002      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004b7a:	bf00      	nop
 8004b7c:	e000      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10b      	bne.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004b88:	4ba0      	ldr	r3, [pc, #640]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b98:	4a9c      	ldr	r2, [pc, #624]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b9a:	430b      	orrs	r3, r1
 8004b9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b9e:	e003      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ba4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb0:	f002 0308 	and.w	r3, r2, #8
 8004bb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004bbe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	d01e      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd4:	d10c      	bne.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bda:	3328      	adds	r3, #40	@ 0x28
 8004bdc:	2102      	movs	r1, #2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f001 fc5c 	bl	800649c <RCCEx_PLL3_Config>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004bf0:	4b86      	ldr	r3, [pc, #536]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bf4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c00:	4a82      	ldr	r2, [pc, #520]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c02:	430b      	orrs	r3, r1
 8004c04:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0e:	f002 0310 	and.w	r3, r2, #16
 8004c12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c16:	2300      	movs	r3, #0
 8004c18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c1c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004c20:	460b      	mov	r3, r1
 8004c22:	4313      	orrs	r3, r2
 8004c24:	d01e      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c32:	d10c      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c38:	3328      	adds	r3, #40	@ 0x28
 8004c3a:	2102      	movs	r1, #2
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f001 fc2d 	bl	800649c <RCCEx_PLL3_Config>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d002      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c5e:	4a6b      	ldr	r2, [pc, #428]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c60:	430b      	orrs	r3, r1
 8004c62:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004c70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c72:	2300      	movs	r3, #0
 8004c74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c76:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	d03e      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c8c:	d022      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004c8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c92:	d81b      	bhi.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d003      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c9c:	d00b      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004c9e:	e015      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ca4:	3308      	adds	r3, #8
 8004ca6:	2100      	movs	r1, #0
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f001 fb45 	bl	8006338 <RCCEx_PLL2_Config>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004cb4:	e00f      	b.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cba:	3328      	adds	r3, #40	@ 0x28
 8004cbc:	2102      	movs	r1, #2
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f001 fbec 	bl	800649c <RCCEx_PLL3_Config>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004cca:	e004      	b.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004cd2:	e000      	b.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10b      	bne.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cde:	4b4b      	ldr	r3, [pc, #300]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cee:	4a47      	ldr	r2, [pc, #284]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cf4:	e003      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004d0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004d14:	460b      	mov	r3, r1
 8004d16:	4313      	orrs	r3, r2
 8004d18:	d03b      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d26:	d01f      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004d28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d2c:	d818      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d32:	d003      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004d34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d38:	d007      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004d3a:	e011      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d3c:	4b33      	ldr	r3, [pc, #204]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d40:	4a32      	ldr	r2, [pc, #200]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d48:	e00f      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4e:	3328      	adds	r3, #40	@ 0x28
 8004d50:	2101      	movs	r1, #1
 8004d52:	4618      	mov	r0, r3
 8004d54:	f001 fba2 	bl	800649c <RCCEx_PLL3_Config>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d5e:	e004      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d72:	4b26      	ldr	r3, [pc, #152]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d82:	4a22      	ldr	r2, [pc, #136]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d84:	430b      	orrs	r3, r1
 8004d86:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d88:	e003      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004d9e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004da0:	2300      	movs	r3, #0
 8004da2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004da4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004da8:	460b      	mov	r3, r1
 8004daa:	4313      	orrs	r3, r2
 8004dac:	d034      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dbc:	d007      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004dbe:	e011      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc0:	4b12      	ldr	r3, [pc, #72]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	4a11      	ldr	r2, [pc, #68]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004dcc:	e00e      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd2:	3308      	adds	r3, #8
 8004dd4:	2102      	movs	r1, #2
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f001 faae 	bl	8006338 <RCCEx_PLL2_Config>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004de2:	e003      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004dea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10d      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004df4:	4b05      	ldr	r3, [pc, #20]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004dfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e02:	4a02      	ldr	r2, [pc, #8]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e04:	430b      	orrs	r3, r1
 8004e06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e08:	e006      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004e0a:	bf00      	nop
 8004e0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004e24:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e26:	2300      	movs	r3, #0
 8004e28:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e2a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4313      	orrs	r3, r2
 8004e32:	d00c      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e38:	3328      	adds	r3, #40	@ 0x28
 8004e3a:	2102      	movs	r1, #2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f001 fb2d 	bl	800649c <RCCEx_PLL3_Config>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d002      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004e5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e60:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004e64:	460b      	mov	r3, r1
 8004e66:	4313      	orrs	r3, r2
 8004e68:	d036      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e74:	d018      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e7a:	d811      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e80:	d014      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004e82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e86:	d80b      	bhi.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d011      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e90:	d106      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e92:	4bb7      	ldr	r3, [pc, #732]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e96:	4ab6      	ldr	r2, [pc, #728]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ea6:	e004      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004ea8:	bf00      	nop
 8004eaa:	e002      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004eac:	bf00      	nop
 8004eae:	e000      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10a      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004eba:	4bad      	ldr	r3, [pc, #692]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ec6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ec8:	4aa9      	ldr	r2, [pc, #676]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004eca:	430b      	orrs	r3, r1
 8004ecc:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ece:	e003      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ed4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004ee4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004eea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004eee:	460b      	mov	r3, r1
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	d009      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ef4:	4b9e      	ldr	r3, [pc, #632]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f02:	4a9b      	ldr	r2, [pc, #620]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f04:	430b      	orrs	r3, r1
 8004f06:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f10:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004f14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f16:	2300      	movs	r3, #0
 8004f18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f1a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4313      	orrs	r3, r2
 8004f22:	d009      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f24:	4b92      	ldr	r3, [pc, #584]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f28:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f32:	4a8f      	ldr	r2, [pc, #572]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f34:	430b      	orrs	r3, r1
 8004f36:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f40:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004f44:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f46:	2300      	movs	r3, #0
 8004f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f4a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4313      	orrs	r3, r2
 8004f52:	d00e      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f54:	4b86      	ldr	r3, [pc, #536]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	4a85      	ldr	r2, [pc, #532]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f5e:	6113      	str	r3, [r2, #16]
 8004f60:	4b83      	ldr	r3, [pc, #524]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f62:	6919      	ldr	r1, [r3, #16]
 8004f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f6c:	4a80      	ldr	r2, [pc, #512]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f6e:	430b      	orrs	r3, r1
 8004f70:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f80:	2300      	movs	r3, #0
 8004f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f84:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004f8e:	4b78      	ldr	r3, [pc, #480]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f92:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9c:	4a74      	ldr	r2, [pc, #464]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f9e:	430b      	orrs	r3, r1
 8004fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004faa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004fae:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004fb8:	460b      	mov	r3, r1
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fbe:	4b6c      	ldr	r3, [pc, #432]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fce:	4a68      	ldr	r2, [pc, #416]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fe6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004fea:	460b      	mov	r3, r1
 8004fec:	4313      	orrs	r3, r2
 8004fee:	d011      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f001 f99d 	bl	8006338 <RCCEx_PLL2_Config>
 8004ffe:	4603      	mov	r3, r0
 8005000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005004:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800500c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005010:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	2100      	movs	r1, #0
 800501e:	6239      	str	r1, [r7, #32]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	627b      	str	r3, [r7, #36]	@ 0x24
 8005026:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800502a:	460b      	mov	r3, r1
 800502c:	4313      	orrs	r3, r2
 800502e:	d011      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005034:	3308      	adds	r3, #8
 8005036:	2101      	movs	r1, #1
 8005038:	4618      	mov	r0, r3
 800503a:	f001 f97d 	bl	8006338 <RCCEx_PLL2_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800504c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005050:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505c:	2100      	movs	r1, #0
 800505e:	61b9      	str	r1, [r7, #24]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800506a:	460b      	mov	r3, r1
 800506c:	4313      	orrs	r3, r2
 800506e:	d011      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005074:	3308      	adds	r3, #8
 8005076:	2102      	movs	r1, #2
 8005078:	4618      	mov	r0, r3
 800507a:	f001 f95d 	bl	8006338 <RCCEx_PLL2_Config>
 800507e:	4603      	mov	r3, r0
 8005080:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005084:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800508c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005090:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509c:	2100      	movs	r1, #0
 800509e:	6139      	str	r1, [r7, #16]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80050aa:	460b      	mov	r3, r1
 80050ac:	4313      	orrs	r3, r2
 80050ae:	d011      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b4:	3328      	adds	r3, #40	@ 0x28
 80050b6:	2100      	movs	r1, #0
 80050b8:	4618      	mov	r0, r3
 80050ba:	f001 f9ef 	bl	800649c <RCCEx_PLL3_Config>
 80050be:	4603      	mov	r3, r0
 80050c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80050c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80050d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	2100      	movs	r1, #0
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	f003 0310 	and.w	r3, r3, #16
 80050e4:	60fb      	str	r3, [r7, #12]
 80050e6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80050ea:	460b      	mov	r3, r1
 80050ec:	4313      	orrs	r3, r2
 80050ee:	d011      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050f4:	3328      	adds	r3, #40	@ 0x28
 80050f6:	2101      	movs	r1, #1
 80050f8:	4618      	mov	r0, r3
 80050fa:	f001 f9cf 	bl	800649c <RCCEx_PLL3_Config>
 80050fe:	4603      	mov	r3, r0
 8005100:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005104:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005110:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005114:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511c:	2100      	movs	r1, #0
 800511e:	6039      	str	r1, [r7, #0]
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	607b      	str	r3, [r7, #4]
 8005126:	e9d7 1200 	ldrd	r1, r2, [r7]
 800512a:	460b      	mov	r3, r1
 800512c:	4313      	orrs	r3, r2
 800512e:	d011      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005134:	3328      	adds	r3, #40	@ 0x28
 8005136:	2102      	movs	r1, #2
 8005138:	4618      	mov	r0, r3
 800513a:	f001 f9af 	bl	800649c <RCCEx_PLL3_Config>
 800513e:	4603      	mov	r3, r0
 8005140:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005144:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005150:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005154:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800515c:	2300      	movs	r3, #0
 800515e:	e000      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
}
 8005162:	4618      	mov	r0, r3
 8005164:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005168:	46bd      	mov	sp, r7
 800516a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800516e:	bf00      	nop
 8005170:	58024400 	.word	0x58024400

08005174 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b090      	sub	sp, #64	@ 0x40
 8005178:	af00      	add	r7, sp, #0
 800517a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800517e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005182:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005186:	430b      	orrs	r3, r1
 8005188:	f040 8094 	bne.w	80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800518c:	4b9b      	ldr	r3, [pc, #620]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800518e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005198:	2b04      	cmp	r3, #4
 800519a:	f200 8087 	bhi.w	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800519e:	a201      	add	r2, pc, #4	@ (adr r2, 80051a4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80051a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a4:	080051b9 	.word	0x080051b9
 80051a8:	080051e1 	.word	0x080051e1
 80051ac:	08005209 	.word	0x08005209
 80051b0:	080052a5 	.word	0x080052a5
 80051b4:	08005231 	.word	0x08005231
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80051b8:	4b90      	ldr	r3, [pc, #576]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051c4:	d108      	bne.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80051c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 ff62 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80051d4:	f000 bc93 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051dc:	f000 bc8f 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80051e0:	4b86      	ldr	r3, [pc, #536]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051ec:	d108      	bne.n	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051ee:	f107 0318 	add.w	r3, r7, #24
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fca6 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80051fc:	f000 bc7f 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005204:	f000 bc7b 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005208:	4b7c      	ldr	r3, [pc, #496]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005210:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005214:	d108      	bne.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005216:	f107 030c 	add.w	r3, r7, #12
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fde6 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005224:	f000 bc6b 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005228:	2300      	movs	r3, #0
 800522a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800522c:	f000 bc67 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005230:	4b72      	ldr	r3, [pc, #456]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005234:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005238:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800523a:	4b70      	ldr	r3, [pc, #448]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0304 	and.w	r3, r3, #4
 8005242:	2b04      	cmp	r3, #4
 8005244:	d10c      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800524c:	4b6b      	ldr	r3, [pc, #428]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	08db      	lsrs	r3, r3, #3
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	4a6a      	ldr	r2, [pc, #424]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005258:	fa22 f303 	lsr.w	r3, r2, r3
 800525c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800525e:	e01f      	b.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005260:	4b66      	ldr	r3, [pc, #408]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800526c:	d106      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800526e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005270:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005274:	d102      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005276:	4b63      	ldr	r3, [pc, #396]	@ (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005278:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800527a:	e011      	b.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800527c:	4b5f      	ldr	r3, [pc, #380]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005288:	d106      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800528a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800528c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005290:	d102      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005292:	4b5d      	ldr	r3, [pc, #372]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005296:	e003      	b.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800529c:	f000 bc2f 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80052a0:	f000 bc2d 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80052a4:	4b59      	ldr	r3, [pc, #356]	@ (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80052a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052a8:	f000 bc29 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052b0:	f000 bc25 	b.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80052b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052b8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80052bc:	430b      	orrs	r3, r1
 80052be:	f040 80a7 	bne.w	8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80052c2:	4b4e      	ldr	r3, [pc, #312]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80052c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80052ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80052cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80052d2:	d054      	beq.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80052da:	f200 808b 	bhi.w	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80052de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80052e4:	f000 8083 	beq.w	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80052ee:	f200 8081 	bhi.w	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052f8:	d02f      	beq.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005300:	d878      	bhi.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800530e:	d012      	beq.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8005310:	e070      	b.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005312:	4b3a      	ldr	r3, [pc, #232]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800531a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800531e:	d107      	bne.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005320:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005324:	4618      	mov	r0, r3
 8005326:	f000 feb5 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800532a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800532e:	e3e6      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005334:	e3e3      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005336:	4b31      	ldr	r3, [pc, #196]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800533e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005342:	d107      	bne.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005344:	f107 0318 	add.w	r3, r7, #24
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fbfb 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005352:	e3d4      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005354:	2300      	movs	r3, #0
 8005356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005358:	e3d1      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800535a:	4b28      	ldr	r3, [pc, #160]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005362:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005366:	d107      	bne.n	8005378 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005368:	f107 030c 	add.w	r3, r7, #12
 800536c:	4618      	mov	r0, r3
 800536e:	f000 fd3d 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005376:	e3c2      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005378:	2300      	movs	r3, #0
 800537a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800537c:	e3bf      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800537e:	4b1f      	ldr	r3, [pc, #124]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005382:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005386:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005388:	4b1c      	ldr	r3, [pc, #112]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b04      	cmp	r3, #4
 8005392:	d10c      	bne.n	80053ae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8005394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005396:	2b00      	cmp	r3, #0
 8005398:	d109      	bne.n	80053ae <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800539a:	4b18      	ldr	r3, [pc, #96]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	08db      	lsrs	r3, r3, #3
 80053a0:	f003 0303 	and.w	r3, r3, #3
 80053a4:	4a16      	ldr	r2, [pc, #88]	@ (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80053a6:	fa22 f303 	lsr.w	r3, r2, r3
 80053aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053ac:	e01e      	b.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80053ae:	4b13      	ldr	r3, [pc, #76]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053ba:	d106      	bne.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80053bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053c2:	d102      	bne.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80053c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80053c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053c8:	e010      	b.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80053ca:	4b0c      	ldr	r3, [pc, #48]	@ (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053d6:	d106      	bne.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80053d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053de:	d102      	bne.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80053e0:	4b09      	ldr	r3, [pc, #36]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80053e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053e4:	e002      	b.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80053e6:	2300      	movs	r3, #0
 80053e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80053ea:	e388      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80053ec:	e387      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80053ee:	4b07      	ldr	r3, [pc, #28]	@ (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80053f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053f2:	e384      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80053f4:	2300      	movs	r3, #0
 80053f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053f8:	e381      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80053fa:	bf00      	nop
 80053fc:	58024400 	.word	0x58024400
 8005400:	03d09000 	.word	0x03d09000
 8005404:	003d0900 	.word	0x003d0900
 8005408:	017d7840 	.word	0x017d7840
 800540c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005410:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005414:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005418:	430b      	orrs	r3, r1
 800541a:	f040 809c 	bne.w	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800541e:	4b9e      	ldr	r3, [pc, #632]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005422:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005426:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800542e:	d054      	beq.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8005430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005432:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005436:	f200 808b 	bhi.w	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005440:	f000 8083 	beq.w	800554a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8005444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005446:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800544a:	f200 8081 	bhi.w	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005454:	d02f      	beq.n	80054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8005456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005458:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800545c:	d878      	bhi.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	2b00      	cmp	r3, #0
 8005462:	d004      	beq.n	800546e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8005464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800546a:	d012      	beq.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800546c:	e070      	b.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800546e:	4b8a      	ldr	r3, [pc, #552]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005476:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800547a:	d107      	bne.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800547c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005480:	4618      	mov	r0, r3
 8005482:	f000 fe07 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800548a:	e338      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005490:	e335      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005492:	4b81      	ldr	r3, [pc, #516]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800549a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800549e:	d107      	bne.n	80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054a0:	f107 0318 	add.w	r3, r7, #24
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 fb4d 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80054ae:	e326      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80054b0:	2300      	movs	r3, #0
 80054b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054b4:	e323      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80054b6:	4b78      	ldr	r3, [pc, #480]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054c2:	d107      	bne.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80054c4:	f107 030c 	add.w	r3, r7, #12
 80054c8:	4618      	mov	r0, r3
 80054ca:	f000 fc8f 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80054d2:	e314      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054d8:	e311      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80054da:	4b6f      	ldr	r3, [pc, #444]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80054dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80054e4:	4b6c      	ldr	r3, [pc, #432]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0304 	and.w	r3, r3, #4
 80054ec:	2b04      	cmp	r3, #4
 80054ee:	d10c      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80054f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d109      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054f6:	4b68      	ldr	r3, [pc, #416]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	08db      	lsrs	r3, r3, #3
 80054fc:	f003 0303 	and.w	r3, r3, #3
 8005500:	4a66      	ldr	r2, [pc, #408]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005502:	fa22 f303 	lsr.w	r3, r2, r3
 8005506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005508:	e01e      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800550a:	4b63      	ldr	r3, [pc, #396]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005516:	d106      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8005518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800551a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800551e:	d102      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005520:	4b5f      	ldr	r3, [pc, #380]	@ (80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8005522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005524:	e010      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005526:	4b5c      	ldr	r3, [pc, #368]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800552e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005532:	d106      	bne.n	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8005534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005536:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800553a:	d102      	bne.n	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800553c:	4b59      	ldr	r3, [pc, #356]	@ (80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800553e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005540:	e002      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005542:	2300      	movs	r3, #0
 8005544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005546:	e2da      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005548:	e2d9      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800554a:	4b57      	ldr	r3, [pc, #348]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800554c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800554e:	e2d6      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005554:	e2d3      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005556:	e9d7 2300 	ldrd	r2, r3, [r7]
 800555a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800555e:	430b      	orrs	r3, r1
 8005560:	f040 80a7 	bne.w	80056b2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005564:	4b4c      	ldr	r3, [pc, #304]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005566:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005568:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800556c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800556e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005570:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005574:	d055      	beq.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8005576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005578:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800557c:	f200 8096 	bhi.w	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005582:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005586:	f000 8084 	beq.w	8005692 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800558a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005590:	f200 808c 	bhi.w	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800559a:	d030      	beq.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800559c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055a2:	f200 8083 	bhi.w	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80055a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d004      	beq.n	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055b2:	d012      	beq.n	80055da <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80055b4:	e07a      	b.n	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80055b6:	4b38      	ldr	r3, [pc, #224]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055c2:	d107      	bne.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 fd63 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055d2:	e294      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80055d4:	2300      	movs	r3, #0
 80055d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055d8:	e291      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80055da:	4b2f      	ldr	r3, [pc, #188]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055e6:	d107      	bne.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055e8:	f107 0318 	add.w	r3, r7, #24
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 faa9 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055f6:	e282      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80055f8:	2300      	movs	r3, #0
 80055fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055fc:	e27f      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80055fe:	4b26      	ldr	r3, [pc, #152]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800560a:	d107      	bne.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800560c:	f107 030c 	add.w	r3, r7, #12
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fbeb 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800561a:	e270      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800561c:	2300      	movs	r3, #0
 800561e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005620:	e26d      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005622:	4b1d      	ldr	r3, [pc, #116]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005626:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800562a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800562c:	4b1a      	ldr	r3, [pc, #104]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0304 	and.w	r3, r3, #4
 8005634:	2b04      	cmp	r3, #4
 8005636:	d10c      	bne.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8005638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800563a:	2b00      	cmp	r3, #0
 800563c:	d109      	bne.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800563e:	4b16      	ldr	r3, [pc, #88]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	08db      	lsrs	r3, r3, #3
 8005644:	f003 0303 	and.w	r3, r3, #3
 8005648:	4a14      	ldr	r2, [pc, #80]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800564a:	fa22 f303 	lsr.w	r3, r2, r3
 800564e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005650:	e01e      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005652:	4b11      	ldr	r3, [pc, #68]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800565e:	d106      	bne.n	800566e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8005660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005662:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005666:	d102      	bne.n	800566e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005668:	4b0d      	ldr	r3, [pc, #52]	@ (80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800566a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800566c:	e010      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800566e:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005676:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800567a:	d106      	bne.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800567c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005682:	d102      	bne.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005684:	4b07      	ldr	r3, [pc, #28]	@ (80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005688:	e002      	b.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800568e:	e236      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005690:	e235      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005692:	4b05      	ldr	r3, [pc, #20]	@ (80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005696:	e232      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005698:	58024400 	.word	0x58024400
 800569c:	03d09000 	.word	0x03d09000
 80056a0:	003d0900 	.word	0x003d0900
 80056a4:	017d7840 	.word	0x017d7840
 80056a8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056b0:	e225      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80056b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80056ba:	430b      	orrs	r3, r1
 80056bc:	f040 8085 	bne.w	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80056c0:	4b9c      	ldr	r3, [pc, #624]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80056c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80056c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80056ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056d0:	d06b      	beq.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80056d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056d8:	d874      	bhi.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80056da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056e0:	d056      	beq.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80056e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056e8:	d86c      	bhi.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80056ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056f0:	d03b      	beq.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80056f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056f8:	d864      	bhi.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80056fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005700:	d021      	beq.n	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8005702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005704:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005708:	d85c      	bhi.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800570a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8005710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005712:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005716:	d004      	beq.n	8005722 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8005718:	e054      	b.n	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800571a:	f7fe fb5f 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 800571e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005720:	e1ed      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005722:	4b84      	ldr	r3, [pc, #528]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800572a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800572e:	d107      	bne.n	8005740 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005730:	f107 0318 	add.w	r3, r7, #24
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fa05 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800573e:	e1de      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005744:	e1db      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005746:	4b7b      	ldr	r3, [pc, #492]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800574e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005752:	d107      	bne.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005754:	f107 030c 	add.w	r3, r7, #12
 8005758:	4618      	mov	r0, r3
 800575a:	f000 fb47 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005762:	e1cc      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005764:	2300      	movs	r3, #0
 8005766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005768:	e1c9      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800576a:	4b72      	ldr	r3, [pc, #456]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b04      	cmp	r3, #4
 8005774:	d109      	bne.n	800578a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005776:	4b6f      	ldr	r3, [pc, #444]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	08db      	lsrs	r3, r3, #3
 800577c:	f003 0303 	and.w	r3, r3, #3
 8005780:	4a6d      	ldr	r2, [pc, #436]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8005782:	fa22 f303 	lsr.w	r3, r2, r3
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005788:	e1b9      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800578a:	2300      	movs	r3, #0
 800578c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800578e:	e1b6      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005790:	4b68      	ldr	r3, [pc, #416]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800579c:	d102      	bne.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800579e:	4b67      	ldr	r3, [pc, #412]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80057a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057a2:	e1ac      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80057a4:	2300      	movs	r3, #0
 80057a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057a8:	e1a9      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80057aa:	4b62      	ldr	r3, [pc, #392]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057b6:	d102      	bne.n	80057be <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80057b8:	4b61      	ldr	r3, [pc, #388]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80057ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057bc:	e19f      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80057be:	2300      	movs	r3, #0
 80057c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057c2:	e19c      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057c8:	e199      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80057ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057ce:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80057d2:	430b      	orrs	r3, r1
 80057d4:	d173      	bne.n	80058be <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80057d6:	4b57      	ldr	r3, [pc, #348]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80057d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80057de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80057e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057e6:	d02f      	beq.n	8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80057e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ee:	d863      	bhi.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80057f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d004      	beq.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80057f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057fc:	d012      	beq.n	8005824 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80057fe:	e05b      	b.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005800:	4b4c      	ldr	r3, [pc, #304]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005808:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800580c:	d107      	bne.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800580e:	f107 0318 	add.w	r3, r7, #24
 8005812:	4618      	mov	r0, r3
 8005814:	f000 f996 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800581c:	e16f      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800581e:	2300      	movs	r3, #0
 8005820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005822:	e16c      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005824:	4b43      	ldr	r3, [pc, #268]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800582c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005830:	d107      	bne.n	8005842 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005832:	f107 030c 	add.w	r3, r7, #12
 8005836:	4618      	mov	r0, r3
 8005838:	f000 fad8 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005840:	e15d      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005842:	2300      	movs	r3, #0
 8005844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005846:	e15a      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005848:	4b3a      	ldr	r3, [pc, #232]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800584a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800584c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005850:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005852:	4b38      	ldr	r3, [pc, #224]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0304 	and.w	r3, r3, #4
 800585a:	2b04      	cmp	r3, #4
 800585c:	d10c      	bne.n	8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800585e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005860:	2b00      	cmp	r3, #0
 8005862:	d109      	bne.n	8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005864:	4b33      	ldr	r3, [pc, #204]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	08db      	lsrs	r3, r3, #3
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	4a32      	ldr	r2, [pc, #200]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8005870:	fa22 f303 	lsr.w	r3, r2, r3
 8005874:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005876:	e01e      	b.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005878:	4b2e      	ldr	r3, [pc, #184]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005884:	d106      	bne.n	8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8005886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800588c:	d102      	bne.n	8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800588e:	4b2b      	ldr	r3, [pc, #172]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8005890:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005892:	e010      	b.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005894:	4b27      	ldr	r3, [pc, #156]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800589c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058a0:	d106      	bne.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80058a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058a8:	d102      	bne.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80058aa:	4b25      	ldr	r3, [pc, #148]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058ae:	e002      	b.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80058b0:	2300      	movs	r3, #0
 80058b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80058b4:	e123      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80058b6:	e122      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058bc:	e11f      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80058be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058c2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80058c6:	430b      	orrs	r3, r1
 80058c8:	d13c      	bne.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80058ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80058cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80058d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d004      	beq.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80058da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e0:	d012      	beq.n	8005908 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80058e2:	e023      	b.n	800592c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80058e4:	4b13      	ldr	r3, [pc, #76]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058f0:	d107      	bne.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 fbcc 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80058fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005900:	e0fd      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005906:	e0fa      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005908:	4b0a      	ldr	r3, [pc, #40]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005910:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005914:	d107      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005916:	f107 0318 	add.w	r3, r7, #24
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f912 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005924:	e0eb      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005926:	2300      	movs	r3, #0
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800592a:	e0e8      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800592c:	2300      	movs	r3, #0
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005930:	e0e5      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005932:	bf00      	nop
 8005934:	58024400 	.word	0x58024400
 8005938:	03d09000 	.word	0x03d09000
 800593c:	003d0900 	.word	0x003d0900
 8005940:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005944:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005948:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800594c:	430b      	orrs	r3, r1
 800594e:	f040 8085 	bne.w	8005a5c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005952:	4b6d      	ldr	r3, [pc, #436]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005956:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800595a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800595c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800595e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005962:	d06b      	beq.n	8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8005964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005966:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800596a:	d874      	bhi.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800596c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800596e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005972:	d056      	beq.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8005974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597a:	d86c      	bhi.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800597c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005982:	d03b      	beq.n	80059fc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8005984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005986:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800598a:	d864      	bhi.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800598c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005992:	d021      	beq.n	80059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8005994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005996:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800599a:	d85c      	bhi.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800599c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d004      	beq.n	80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80059a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059a8:	d004      	beq.n	80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80059aa:	e054      	b.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80059ac:	f000 f8b4 	bl	8005b18 <HAL_RCCEx_GetD3PCLK1Freq>
 80059b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80059b2:	e0a4      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80059b4:	4b54      	ldr	r3, [pc, #336]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059c0:	d107      	bne.n	80059d2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059c2:	f107 0318 	add.w	r3, r7, #24
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 f8bc 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059d0:	e095      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d6:	e092      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80059d8:	4b4b      	ldr	r3, [pc, #300]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059e4:	d107      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059e6:	f107 030c 	add.w	r3, r7, #12
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 f9fe 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059f4:	e083      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80059f6:	2300      	movs	r3, #0
 80059f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059fa:	e080      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80059fc:	4b42      	ldr	r3, [pc, #264]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d109      	bne.n	8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a08:	4b3f      	ldr	r3, [pc, #252]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	08db      	lsrs	r3, r3, #3
 8005a0e:	f003 0303 	and.w	r3, r3, #3
 8005a12:	4a3e      	ldr	r2, [pc, #248]	@ (8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8005a14:	fa22 f303 	lsr.w	r3, r2, r3
 8005a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a1a:	e070      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a20:	e06d      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005a22:	4b39      	ldr	r3, [pc, #228]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a2e:	d102      	bne.n	8005a36 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8005a30:	4b37      	ldr	r3, [pc, #220]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8005a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a34:	e063      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a3a:	e060      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a3c:	4b32      	ldr	r3, [pc, #200]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a48:	d102      	bne.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8005a4a:	4b32      	ldr	r3, [pc, #200]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8005a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a4e:	e056      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a54:	e053      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005a56:	2300      	movs	r3, #0
 8005a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a5a:	e050      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005a5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a60:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005a64:	430b      	orrs	r3, r1
 8005a66:	d148      	bne.n	8005afa <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005a68:	4b27      	ldr	r3, [pc, #156]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a70:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a78:	d02a      	beq.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a80:	d838      	bhi.n	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8005a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d004      	beq.n	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a8e:	d00d      	beq.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8005a90:	e030      	b.n	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a92:	4b1d      	ldr	r3, [pc, #116]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9e:	d102      	bne.n	8005aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8005aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8005aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005aa4:	e02b      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aaa:	e028      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005aac:	4b16      	ldr	r3, [pc, #88]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ab8:	d107      	bne.n	8005aca <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fae8 	bl	8006094 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ac8:	e019      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005aca:	2300      	movs	r3, #0
 8005acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ace:	e016      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ad8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005adc:	d107      	bne.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ade:	f107 0318 	add.w	r3, r7, #24
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 f82e 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005aec:	e007      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005aee:	2300      	movs	r3, #0
 8005af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005af2:	e004      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005af4:	2300      	movs	r3, #0
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005af8:	e001      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8005afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3740      	adds	r7, #64	@ 0x40
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	58024400 	.word	0x58024400
 8005b0c:	03d09000 	.word	0x03d09000
 8005b10:	003d0900 	.word	0x003d0900
 8005b14:	017d7840 	.word	0x017d7840

08005b18 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005b1c:	f7fe f92e 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8005b20:	4602      	mov	r2, r0
 8005b22:	4b06      	ldr	r3, [pc, #24]	@ (8005b3c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	091b      	lsrs	r3, r3, #4
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	4904      	ldr	r1, [pc, #16]	@ (8005b40 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005b2e:	5ccb      	ldrb	r3, [r1, r3]
 8005b30:	f003 031f 	and.w	r3, r3, #31
 8005b34:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	58024400 	.word	0x58024400
 8005b40:	0800a350 	.word	0x0800a350

08005b44 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b089      	sub	sp, #36	@ 0x24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005b4c:	4ba1      	ldr	r3, [pc, #644]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	f003 0303 	and.w	r3, r3, #3
 8005b54:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005b56:	4b9f      	ldr	r3, [pc, #636]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5a:	0b1b      	lsrs	r3, r3, #12
 8005b5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b60:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005b62:	4b9c      	ldr	r3, [pc, #624]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b66:	091b      	lsrs	r3, r3, #4
 8005b68:	f003 0301 	and.w	r3, r3, #1
 8005b6c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005b6e:	4b99      	ldr	r3, [pc, #612]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b72:	08db      	lsrs	r3, r3, #3
 8005b74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	fb02 f303 	mul.w	r3, r2, r3
 8005b7e:	ee07 3a90 	vmov	s15, r3
 8005b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8111 	beq.w	8005db4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	f000 8083 	beq.w	8005ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	f200 80a1 	bhi.w	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d003      	beq.n	8005bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d056      	beq.n	8005c5c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005bae:	e099      	b.n	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bb0:	4b88      	ldr	r3, [pc, #544]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0320 	and.w	r3, r3, #32
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d02d      	beq.n	8005c18 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005bbc:	4b85      	ldr	r3, [pc, #532]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	08db      	lsrs	r3, r3, #3
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	4a84      	ldr	r2, [pc, #528]	@ (8005dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bcc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	ee07 3a90 	vmov	s15, r3
 8005bd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005be6:	4b7b      	ldr	r3, [pc, #492]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bee:	ee07 3a90 	vmov	s15, r3
 8005bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bfa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005c16:	e087      	b.n	8005d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	ee07 3a90 	vmov	s15, r3
 8005c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005de0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c2a:	4b6a      	ldr	r3, [pc, #424]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c32:	ee07 3a90 	vmov	s15, r3
 8005c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c5a:	e065      	b.n	8005d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	ee07 3a90 	vmov	s15, r3
 8005c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005de4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c6e:	4b59      	ldr	r3, [pc, #356]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c9e:	e043      	b.n	8005d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	ee07 3a90 	vmov	s15, r3
 8005ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005caa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005de8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cb2:	4b48      	ldr	r3, [pc, #288]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cba:	ee07 3a90 	vmov	s15, r3
 8005cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cc6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ce2:	e021      	b.n	8005d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	ee07 3a90 	vmov	s15, r3
 8005cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005de4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cf6:	4b37      	ldr	r3, [pc, #220]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cfe:	ee07 3a90 	vmov	s15, r3
 8005d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d26:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005d28:	4b2a      	ldr	r3, [pc, #168]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2c:	0a5b      	lsrs	r3, r3, #9
 8005d2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d32:	ee07 3a90 	vmov	s15, r3
 8005d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d42:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d4e:	ee17 2a90 	vmov	r2, s15
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005d56:	4b1f      	ldr	r3, [pc, #124]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5a:	0c1b      	lsrs	r3, r3, #16
 8005d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d60:	ee07 3a90 	vmov	s15, r3
 8005d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d70:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d7c:	ee17 2a90 	vmov	r2, s15
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005d84:	4b13      	ldr	r3, [pc, #76]	@ (8005dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d88:	0e1b      	lsrs	r3, r3, #24
 8005d8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d8e:	ee07 3a90 	vmov	s15, r3
 8005d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005daa:	ee17 2a90 	vmov	r2, s15
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005db2:	e008      	b.n	8005dc6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	609a      	str	r2, [r3, #8]
}
 8005dc6:	bf00      	nop
 8005dc8:	3724      	adds	r7, #36	@ 0x24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	58024400 	.word	0x58024400
 8005dd8:	03d09000 	.word	0x03d09000
 8005ddc:	46000000 	.word	0x46000000
 8005de0:	4c742400 	.word	0x4c742400
 8005de4:	4a742400 	.word	0x4a742400
 8005de8:	4bbebc20 	.word	0x4bbebc20

08005dec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b089      	sub	sp, #36	@ 0x24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005df4:	4ba1      	ldr	r3, [pc, #644]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df8:	f003 0303 	and.w	r3, r3, #3
 8005dfc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005dfe:	4b9f      	ldr	r3, [pc, #636]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e02:	0d1b      	lsrs	r3, r3, #20
 8005e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e08:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005e0a:	4b9c      	ldr	r3, [pc, #624]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0e:	0a1b      	lsrs	r3, r3, #8
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005e16:	4b99      	ldr	r3, [pc, #612]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e1a:	08db      	lsrs	r3, r3, #3
 8005e1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	fb02 f303 	mul.w	r3, r2, r3
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 8111 	beq.w	800605c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	f000 8083 	beq.w	8005f48 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	f200 80a1 	bhi.w	8005f8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d003      	beq.n	8005e58 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d056      	beq.n	8005f04 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005e56:	e099      	b.n	8005f8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e58:	4b88      	ldr	r3, [pc, #544]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d02d      	beq.n	8005ec0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e64:	4b85      	ldr	r3, [pc, #532]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	08db      	lsrs	r3, r3, #3
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	4a84      	ldr	r2, [pc, #528]	@ (8006080 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005e70:	fa22 f303 	lsr.w	r3, r2, r3
 8005e74:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	ee07 3a90 	vmov	s15, r3
 8005e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e96:	ee07 3a90 	vmov	s15, r3
 8005e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ea2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005ebe:	e087      	b.n	8005fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	ee07 3a90 	vmov	s15, r3
 8005ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006088 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eda:	ee07 3a90 	vmov	s15, r3
 8005ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ee6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f02:	e065      	b.n	8005fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	ee07 3a90 	vmov	s15, r3
 8005f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800608c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f16:	4b59      	ldr	r3, [pc, #356]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f1e:	ee07 3a90 	vmov	s15, r3
 8005f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f46:	e043      	b.n	8005fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	ee07 3a90 	vmov	s15, r3
 8005f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006090 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f5a:	4b48      	ldr	r3, [pc, #288]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f62:	ee07 3a90 	vmov	s15, r3
 8005f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f8a:	e021      	b.n	8005fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	ee07 3a90 	vmov	s15, r3
 8005f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800608c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f9e:	4b37      	ldr	r3, [pc, #220]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa6:	ee07 3a90 	vmov	s15, r3
 8005faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd4:	0a5b      	lsrs	r3, r3, #9
 8005fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fda:	ee07 3a90 	vmov	s15, r3
 8005fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fea:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ff6:	ee17 2a90 	vmov	r2, s15
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006002:	0c1b      	lsrs	r3, r3, #16
 8006004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006008:	ee07 3a90 	vmov	s15, r3
 800600c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006010:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006014:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006018:	edd7 6a07 	vldr	s13, [r7, #28]
 800601c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006024:	ee17 2a90 	vmov	r2, s15
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800602c:	4b13      	ldr	r3, [pc, #76]	@ (800607c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800602e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006030:	0e1b      	lsrs	r3, r3, #24
 8006032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006036:	ee07 3a90 	vmov	s15, r3
 800603a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800603e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006042:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006046:	edd7 6a07 	vldr	s13, [r7, #28]
 800604a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800604e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006052:	ee17 2a90 	vmov	r2, s15
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800605a:	e008      	b.n	800606e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	609a      	str	r2, [r3, #8]
}
 800606e:	bf00      	nop
 8006070:	3724      	adds	r7, #36	@ 0x24
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	58024400 	.word	0x58024400
 8006080:	03d09000 	.word	0x03d09000
 8006084:	46000000 	.word	0x46000000
 8006088:	4c742400 	.word	0x4c742400
 800608c:	4a742400 	.word	0x4a742400
 8006090:	4bbebc20 	.word	0x4bbebc20

08006094 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006094:	b480      	push	{r7}
 8006096:	b089      	sub	sp, #36	@ 0x24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800609c:	4ba0      	ldr	r3, [pc, #640]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800609e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80060a6:	4b9e      	ldr	r3, [pc, #632]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80060a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060aa:	091b      	lsrs	r3, r3, #4
 80060ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060b0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80060b2:	4b9b      	ldr	r3, [pc, #620]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80060b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80060bc:	4b98      	ldr	r3, [pc, #608]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80060be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c0:	08db      	lsrs	r3, r3, #3
 80060c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	fb02 f303 	mul.w	r3, r2, r3
 80060cc:	ee07 3a90 	vmov	s15, r3
 80060d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060d4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 8111 	beq.w	8006302 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	f000 8083 	beq.w	80061ee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	f200 80a1 	bhi.w	8006232 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d056      	beq.n	80061aa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80060fc:	e099      	b.n	8006232 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060fe:	4b88      	ldr	r3, [pc, #544]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0320 	and.w	r3, r3, #32
 8006106:	2b00      	cmp	r3, #0
 8006108:	d02d      	beq.n	8006166 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800610a:	4b85      	ldr	r3, [pc, #532]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	08db      	lsrs	r3, r3, #3
 8006110:	f003 0303 	and.w	r3, r3, #3
 8006114:	4a83      	ldr	r2, [pc, #524]	@ (8006324 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006116:	fa22 f303 	lsr.w	r3, r2, r3
 800611a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	ee07 3a90 	vmov	s15, r3
 800612c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006130:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006134:	4b7a      	ldr	r3, [pc, #488]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800613c:	ee07 3a90 	vmov	s15, r3
 8006140:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006144:	ed97 6a03 	vldr	s12, [r7, #12]
 8006148:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006328 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800614c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006150:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006154:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006158:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800615c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006160:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006164:	e087      	b.n	8006276 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	ee07 3a90 	vmov	s15, r3
 800616c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006170:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800632c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006174:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006178:	4b69      	ldr	r3, [pc, #420]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800617a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006180:	ee07 3a90 	vmov	s15, r3
 8006184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006188:	ed97 6a03 	vldr	s12, [r7, #12]
 800618c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006328 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006190:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006194:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006198:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800619c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061a8:	e065      	b.n	8006276 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	ee07 3a90 	vmov	s15, r3
 80061b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006330 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80061b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061bc:	4b58      	ldr	r3, [pc, #352]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80061be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c4:	ee07 3a90 	vmov	s15, r3
 80061c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80061d0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006328 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80061d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061ec:	e043      	b.n	8006276 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	ee07 3a90 	vmov	s15, r3
 80061f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061f8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006334 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80061fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006200:	4b47      	ldr	r3, [pc, #284]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006208:	ee07 3a90 	vmov	s15, r3
 800620c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006210:	ed97 6a03 	vldr	s12, [r7, #12]
 8006214:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006328 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006218:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006220:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006224:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006230:	e021      	b.n	8006276 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	ee07 3a90 	vmov	s15, r3
 8006238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800632c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006244:	4b36      	ldr	r3, [pc, #216]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624c:	ee07 3a90 	vmov	s15, r3
 8006250:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006254:	ed97 6a03 	vldr	s12, [r7, #12]
 8006258:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006328 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800625c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006260:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006264:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006268:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006270:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006274:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006276:	4b2a      	ldr	r3, [pc, #168]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800627a:	0a5b      	lsrs	r3, r3, #9
 800627c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006280:	ee07 3a90 	vmov	s15, r3
 8006284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006288:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800628c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006290:	edd7 6a07 	vldr	s13, [r7, #28]
 8006294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006298:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800629c:	ee17 2a90 	vmov	r2, s15
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80062a4:	4b1e      	ldr	r3, [pc, #120]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80062a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a8:	0c1b      	lsrs	r3, r3, #16
 80062aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ae:	ee07 3a90 	vmov	s15, r3
 80062b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062be:	edd7 6a07 	vldr	s13, [r7, #28]
 80062c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ca:	ee17 2a90 	vmov	r2, s15
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80062d2:	4b13      	ldr	r3, [pc, #76]	@ (8006320 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80062d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d6:	0e1b      	lsrs	r3, r3, #24
 80062d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062dc:	ee07 3a90 	vmov	s15, r3
 80062e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80062f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062f8:	ee17 2a90 	vmov	r2, s15
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006300:	e008      	b.n	8006314 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	609a      	str	r2, [r3, #8]
}
 8006314:	bf00      	nop
 8006316:	3724      	adds	r7, #36	@ 0x24
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	58024400 	.word	0x58024400
 8006324:	03d09000 	.word	0x03d09000
 8006328:	46000000 	.word	0x46000000
 800632c:	4c742400 	.word	0x4c742400
 8006330:	4a742400 	.word	0x4a742400
 8006334:	4bbebc20 	.word	0x4bbebc20

08006338 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006346:	4b53      	ldr	r3, [pc, #332]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800634a:	f003 0303 	and.w	r3, r3, #3
 800634e:	2b03      	cmp	r3, #3
 8006350:	d101      	bne.n	8006356 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e099      	b.n	800648a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006356:	4b4f      	ldr	r3, [pc, #316]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a4e      	ldr	r2, [pc, #312]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800635c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006362:	f7fa ff65 	bl	8001230 <HAL_GetTick>
 8006366:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006368:	e008      	b.n	800637c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800636a:	f7fa ff61 	bl	8001230 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e086      	b.n	800648a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800637c:	4b45      	ldr	r3, [pc, #276]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1f0      	bne.n	800636a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006388:	4b42      	ldr	r3, [pc, #264]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800638a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	031b      	lsls	r3, r3, #12
 8006396:	493f      	ldr	r1, [pc, #252]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006398:	4313      	orrs	r3, r2
 800639a:	628b      	str	r3, [r1, #40]	@ 0x28
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	3b01      	subs	r3, #1
 80063ac:	025b      	lsls	r3, r3, #9
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	431a      	orrs	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	041b      	lsls	r3, r3, #16
 80063ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	3b01      	subs	r3, #1
 80063c6:	061b      	lsls	r3, r3, #24
 80063c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80063cc:	4931      	ldr	r1, [pc, #196]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80063d2:	4b30      	ldr	r3, [pc, #192]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	492d      	ldr	r1, [pc, #180]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80063e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e8:	f023 0220 	bic.w	r2, r3, #32
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	4928      	ldr	r1, [pc, #160]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80063f6:	4b27      	ldr	r3, [pc, #156]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fa:	4a26      	ldr	r2, [pc, #152]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 80063fc:	f023 0310 	bic.w	r3, r3, #16
 8006400:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006402:	4b24      	ldr	r3, [pc, #144]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006404:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006406:	4b24      	ldr	r3, [pc, #144]	@ (8006498 <RCCEx_PLL2_Config+0x160>)
 8006408:	4013      	ands	r3, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	69d2      	ldr	r2, [r2, #28]
 800640e:	00d2      	lsls	r2, r2, #3
 8006410:	4920      	ldr	r1, [pc, #128]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006412:	4313      	orrs	r3, r2
 8006414:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006416:	4b1f      	ldr	r3, [pc, #124]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641a:	4a1e      	ldr	r2, [pc, #120]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800641c:	f043 0310 	orr.w	r3, r3, #16
 8006420:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d106      	bne.n	8006436 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006428:	4b1a      	ldr	r3, [pc, #104]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800642a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642c:	4a19      	ldr	r2, [pc, #100]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800642e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006432:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006434:	e00f      	b.n	8006456 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d106      	bne.n	800644a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800643c:	4b15      	ldr	r3, [pc, #84]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	4a14      	ldr	r2, [pc, #80]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006446:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006448:	e005      	b.n	8006456 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800644a:	4b12      	ldr	r3, [pc, #72]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	4a11      	ldr	r2, [pc, #68]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006450:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006454:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006456:	4b0f      	ldr	r3, [pc, #60]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a0e      	ldr	r2, [pc, #56]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800645c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006460:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006462:	f7fa fee5 	bl	8001230 <HAL_GetTick>
 8006466:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006468:	e008      	b.n	800647c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800646a:	f7fa fee1 	bl	8001230 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	2b02      	cmp	r3, #2
 8006476:	d901      	bls.n	800647c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e006      	b.n	800648a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800647c:	4b05      	ldr	r3, [pc, #20]	@ (8006494 <RCCEx_PLL2_Config+0x15c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d0f0      	beq.n	800646a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006488:	7bfb      	ldrb	r3, [r7, #15]
}
 800648a:	4618      	mov	r0, r3
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	58024400 	.word	0x58024400
 8006498:	ffff0007 	.word	0xffff0007

0800649c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80064aa:	4b53      	ldr	r3, [pc, #332]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d101      	bne.n	80064ba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e099      	b.n	80065ee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80064ba:	4b4f      	ldr	r3, [pc, #316]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a4e      	ldr	r2, [pc, #312]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064c6:	f7fa feb3 	bl	8001230 <HAL_GetTick>
 80064ca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80064cc:	e008      	b.n	80064e0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80064ce:	f7fa feaf 	bl	8001230 <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d901      	bls.n	80064e0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	e086      	b.n	80065ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80064e0:	4b45      	ldr	r3, [pc, #276]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f0      	bne.n	80064ce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80064ec:	4b42      	ldr	r3, [pc, #264]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	051b      	lsls	r3, r3, #20
 80064fa:	493f      	ldr	r1, [pc, #252]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	3b01      	subs	r3, #1
 8006506:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	3b01      	subs	r3, #1
 8006510:	025b      	lsls	r3, r3, #9
 8006512:	b29b      	uxth	r3, r3
 8006514:	431a      	orrs	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	3b01      	subs	r3, #1
 800651c:	041b      	lsls	r3, r3, #16
 800651e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006522:	431a      	orrs	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	3b01      	subs	r3, #1
 800652a:	061b      	lsls	r3, r3, #24
 800652c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006530:	4931      	ldr	r1, [pc, #196]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006532:	4313      	orrs	r3, r2
 8006534:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006536:	4b30      	ldr	r3, [pc, #192]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	492d      	ldr	r1, [pc, #180]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006544:	4313      	orrs	r3, r2
 8006546:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006548:	4b2b      	ldr	r3, [pc, #172]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	4928      	ldr	r1, [pc, #160]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006556:	4313      	orrs	r3, r2
 8006558:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800655a:	4b27      	ldr	r3, [pc, #156]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 800655c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655e:	4a26      	ldr	r2, [pc, #152]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006560:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006564:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006566:	4b24      	ldr	r3, [pc, #144]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006568:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800656a:	4b24      	ldr	r3, [pc, #144]	@ (80065fc <RCCEx_PLL3_Config+0x160>)
 800656c:	4013      	ands	r3, r2
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	69d2      	ldr	r2, [r2, #28]
 8006572:	00d2      	lsls	r2, r2, #3
 8006574:	4920      	ldr	r1, [pc, #128]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006576:	4313      	orrs	r3, r2
 8006578:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800657a:	4b1f      	ldr	r3, [pc, #124]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 800657c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657e:	4a1e      	ldr	r2, [pc, #120]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006584:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d106      	bne.n	800659a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800658c:	4b1a      	ldr	r3, [pc, #104]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 800658e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006590:	4a19      	ldr	r2, [pc, #100]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 8006592:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006596:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006598:	e00f      	b.n	80065ba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d106      	bne.n	80065ae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80065a0:	4b15      	ldr	r3, [pc, #84]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a4:	4a14      	ldr	r2, [pc, #80]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80065aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80065ac:	e005      	b.n	80065ba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80065ae:	4b12      	ldr	r3, [pc, #72]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b2:	4a11      	ldr	r2, [pc, #68]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80065ba:	4b0f      	ldr	r3, [pc, #60]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a0e      	ldr	r2, [pc, #56]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065c6:	f7fa fe33 	bl	8001230 <HAL_GetTick>
 80065ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80065cc:	e008      	b.n	80065e0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80065ce:	f7fa fe2f 	bl	8001230 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d901      	bls.n	80065e0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e006      	b.n	80065ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80065e0:	4b05      	ldr	r3, [pc, #20]	@ (80065f8 <RCCEx_PLL3_Config+0x15c>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f0      	beq.n	80065ce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	58024400 	.word	0x58024400
 80065fc:	ffff0007 	.word	0xffff0007

08006600 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e042      	b.n	8006698 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006618:	2b00      	cmp	r3, #0
 800661a:	d106      	bne.n	800662a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7fa fb65 	bl	8000cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2224      	movs	r2, #36	@ 0x24
 800662e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0201 	bic.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 ff22 	bl	8007494 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f8b3 	bl	80067bc <UART_SetConfig>
 8006656:	4603      	mov	r3, r0
 8006658:	2b01      	cmp	r3, #1
 800665a:	d101      	bne.n	8006660 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e01b      	b.n	8006698 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800666e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800667e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0201 	orr.w	r2, r2, #1
 800668e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 ffa1 	bl	80075d8 <UART_CheckIdleState>
 8006696:	4603      	mov	r3, r0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3708      	adds	r7, #8
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08a      	sub	sp, #40	@ 0x28
 80066a4:	af02      	add	r7, sp, #8
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	4613      	mov	r3, r2
 80066ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066b6:	2b20      	cmp	r3, #32
 80066b8:	d17b      	bne.n	80067b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <HAL_UART_Transmit+0x26>
 80066c0:	88fb      	ldrh	r3, [r7, #6]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e074      	b.n	80067b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2221      	movs	r2, #33	@ 0x21
 80066d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066da:	f7fa fda9 	bl	8001230 <HAL_GetTick>
 80066de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	88fa      	ldrh	r2, [r7, #6]
 80066e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	88fa      	ldrh	r2, [r7, #6]
 80066ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066f8:	d108      	bne.n	800670c <HAL_UART_Transmit+0x6c>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d104      	bne.n	800670c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006702:	2300      	movs	r3, #0
 8006704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	61bb      	str	r3, [r7, #24]
 800670a:	e003      	b.n	8006714 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006710:	2300      	movs	r3, #0
 8006712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006714:	e030      	b.n	8006778 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	2200      	movs	r2, #0
 800671e:	2180      	movs	r1, #128	@ 0x80
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f001 f803 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d005      	beq.n	8006738 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e03d      	b.n	80067b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10b      	bne.n	8006756 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	881b      	ldrh	r3, [r3, #0]
 8006742:	461a      	mov	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800674c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	3302      	adds	r3, #2
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	e007      	b.n	8006766 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	781a      	ldrb	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	3301      	adds	r3, #1
 8006764:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800676c:	b29b      	uxth	r3, r3
 800676e:	3b01      	subs	r3, #1
 8006770:	b29a      	uxth	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800677e:	b29b      	uxth	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1c8      	bne.n	8006716 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	2200      	movs	r2, #0
 800678c:	2140      	movs	r1, #64	@ 0x40
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 ffcc 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d005      	beq.n	80067a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e006      	b.n	80067b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2220      	movs	r2, #32
 80067aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80067ae:	2300      	movs	r3, #0
 80067b0:	e000      	b.n	80067b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80067b2:	2302      	movs	r3, #2
  }
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3720      	adds	r7, #32
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067c0:	b092      	sub	sp, #72	@ 0x48
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	431a      	orrs	r2, r3
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	431a      	orrs	r2, r3
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	4bbe      	ldr	r3, [pc, #760]	@ (8006ae4 <UART_SetConfig+0x328>)
 80067ec:	4013      	ands	r3, r2
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	6812      	ldr	r2, [r2, #0]
 80067f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80067f4:	430b      	orrs	r3, r1
 80067f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	430a      	orrs	r2, r1
 800680c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4ab3      	ldr	r2, [pc, #716]	@ (8006ae8 <UART_SetConfig+0x32c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d004      	beq.n	8006828 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006824:	4313      	orrs	r3, r2
 8006826:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	689a      	ldr	r2, [r3, #8]
 800682e:	4baf      	ldr	r3, [pc, #700]	@ (8006aec <UART_SetConfig+0x330>)
 8006830:	4013      	ands	r3, r2
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	6812      	ldr	r2, [r2, #0]
 8006836:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006838:	430b      	orrs	r3, r1
 800683a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006842:	f023 010f 	bic.w	r1, r3, #15
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4aa6      	ldr	r2, [pc, #664]	@ (8006af0 <UART_SetConfig+0x334>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d177      	bne.n	800694c <UART_SetConfig+0x190>
 800685c:	4ba5      	ldr	r3, [pc, #660]	@ (8006af4 <UART_SetConfig+0x338>)
 800685e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006860:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006864:	2b28      	cmp	r3, #40	@ 0x28
 8006866:	d86d      	bhi.n	8006944 <UART_SetConfig+0x188>
 8006868:	a201      	add	r2, pc, #4	@ (adr r2, 8006870 <UART_SetConfig+0xb4>)
 800686a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686e:	bf00      	nop
 8006870:	08006915 	.word	0x08006915
 8006874:	08006945 	.word	0x08006945
 8006878:	08006945 	.word	0x08006945
 800687c:	08006945 	.word	0x08006945
 8006880:	08006945 	.word	0x08006945
 8006884:	08006945 	.word	0x08006945
 8006888:	08006945 	.word	0x08006945
 800688c:	08006945 	.word	0x08006945
 8006890:	0800691d 	.word	0x0800691d
 8006894:	08006945 	.word	0x08006945
 8006898:	08006945 	.word	0x08006945
 800689c:	08006945 	.word	0x08006945
 80068a0:	08006945 	.word	0x08006945
 80068a4:	08006945 	.word	0x08006945
 80068a8:	08006945 	.word	0x08006945
 80068ac:	08006945 	.word	0x08006945
 80068b0:	08006925 	.word	0x08006925
 80068b4:	08006945 	.word	0x08006945
 80068b8:	08006945 	.word	0x08006945
 80068bc:	08006945 	.word	0x08006945
 80068c0:	08006945 	.word	0x08006945
 80068c4:	08006945 	.word	0x08006945
 80068c8:	08006945 	.word	0x08006945
 80068cc:	08006945 	.word	0x08006945
 80068d0:	0800692d 	.word	0x0800692d
 80068d4:	08006945 	.word	0x08006945
 80068d8:	08006945 	.word	0x08006945
 80068dc:	08006945 	.word	0x08006945
 80068e0:	08006945 	.word	0x08006945
 80068e4:	08006945 	.word	0x08006945
 80068e8:	08006945 	.word	0x08006945
 80068ec:	08006945 	.word	0x08006945
 80068f0:	08006935 	.word	0x08006935
 80068f4:	08006945 	.word	0x08006945
 80068f8:	08006945 	.word	0x08006945
 80068fc:	08006945 	.word	0x08006945
 8006900:	08006945 	.word	0x08006945
 8006904:	08006945 	.word	0x08006945
 8006908:	08006945 	.word	0x08006945
 800690c:	08006945 	.word	0x08006945
 8006910:	0800693d 	.word	0x0800693d
 8006914:	2301      	movs	r3, #1
 8006916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800691a:	e326      	b.n	8006f6a <UART_SetConfig+0x7ae>
 800691c:	2304      	movs	r3, #4
 800691e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006922:	e322      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006924:	2308      	movs	r3, #8
 8006926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800692a:	e31e      	b.n	8006f6a <UART_SetConfig+0x7ae>
 800692c:	2310      	movs	r3, #16
 800692e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006932:	e31a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006934:	2320      	movs	r3, #32
 8006936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800693a:	e316      	b.n	8006f6a <UART_SetConfig+0x7ae>
 800693c:	2340      	movs	r3, #64	@ 0x40
 800693e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006942:	e312      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006944:	2380      	movs	r3, #128	@ 0x80
 8006946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694a:	e30e      	b.n	8006f6a <UART_SetConfig+0x7ae>
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a69      	ldr	r2, [pc, #420]	@ (8006af8 <UART_SetConfig+0x33c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d130      	bne.n	80069b8 <UART_SetConfig+0x1fc>
 8006956:	4b67      	ldr	r3, [pc, #412]	@ (8006af4 <UART_SetConfig+0x338>)
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	f003 0307 	and.w	r3, r3, #7
 800695e:	2b05      	cmp	r3, #5
 8006960:	d826      	bhi.n	80069b0 <UART_SetConfig+0x1f4>
 8006962:	a201      	add	r2, pc, #4	@ (adr r2, 8006968 <UART_SetConfig+0x1ac>)
 8006964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006968:	08006981 	.word	0x08006981
 800696c:	08006989 	.word	0x08006989
 8006970:	08006991 	.word	0x08006991
 8006974:	08006999 	.word	0x08006999
 8006978:	080069a1 	.word	0x080069a1
 800697c:	080069a9 	.word	0x080069a9
 8006980:	2300      	movs	r3, #0
 8006982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006986:	e2f0      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006988:	2304      	movs	r3, #4
 800698a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800698e:	e2ec      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006990:	2308      	movs	r3, #8
 8006992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006996:	e2e8      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006998:	2310      	movs	r3, #16
 800699a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800699e:	e2e4      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069a0:	2320      	movs	r3, #32
 80069a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069a6:	e2e0      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069a8:	2340      	movs	r3, #64	@ 0x40
 80069aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ae:	e2dc      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069b0:	2380      	movs	r3, #128	@ 0x80
 80069b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069b6:	e2d8      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a4f      	ldr	r2, [pc, #316]	@ (8006afc <UART_SetConfig+0x340>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d130      	bne.n	8006a24 <UART_SetConfig+0x268>
 80069c2:	4b4c      	ldr	r3, [pc, #304]	@ (8006af4 <UART_SetConfig+0x338>)
 80069c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	2b05      	cmp	r3, #5
 80069cc:	d826      	bhi.n	8006a1c <UART_SetConfig+0x260>
 80069ce:	a201      	add	r2, pc, #4	@ (adr r2, 80069d4 <UART_SetConfig+0x218>)
 80069d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069d4:	080069ed 	.word	0x080069ed
 80069d8:	080069f5 	.word	0x080069f5
 80069dc:	080069fd 	.word	0x080069fd
 80069e0:	08006a05 	.word	0x08006a05
 80069e4:	08006a0d 	.word	0x08006a0d
 80069e8:	08006a15 	.word	0x08006a15
 80069ec:	2300      	movs	r3, #0
 80069ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069f2:	e2ba      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069f4:	2304      	movs	r3, #4
 80069f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069fa:	e2b6      	b.n	8006f6a <UART_SetConfig+0x7ae>
 80069fc:	2308      	movs	r3, #8
 80069fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a02:	e2b2      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a04:	2310      	movs	r3, #16
 8006a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0a:	e2ae      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a0c:	2320      	movs	r3, #32
 8006a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a12:	e2aa      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a14:	2340      	movs	r3, #64	@ 0x40
 8006a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1a:	e2a6      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a1c:	2380      	movs	r3, #128	@ 0x80
 8006a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a22:	e2a2      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a35      	ldr	r2, [pc, #212]	@ (8006b00 <UART_SetConfig+0x344>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d130      	bne.n	8006a90 <UART_SetConfig+0x2d4>
 8006a2e:	4b31      	ldr	r3, [pc, #196]	@ (8006af4 <UART_SetConfig+0x338>)
 8006a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	2b05      	cmp	r3, #5
 8006a38:	d826      	bhi.n	8006a88 <UART_SetConfig+0x2cc>
 8006a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a40 <UART_SetConfig+0x284>)
 8006a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a40:	08006a59 	.word	0x08006a59
 8006a44:	08006a61 	.word	0x08006a61
 8006a48:	08006a69 	.word	0x08006a69
 8006a4c:	08006a71 	.word	0x08006a71
 8006a50:	08006a79 	.word	0x08006a79
 8006a54:	08006a81 	.word	0x08006a81
 8006a58:	2300      	movs	r3, #0
 8006a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a5e:	e284      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a60:	2304      	movs	r3, #4
 8006a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a66:	e280      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a68:	2308      	movs	r3, #8
 8006a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6e:	e27c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a70:	2310      	movs	r3, #16
 8006a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a76:	e278      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a78:	2320      	movs	r3, #32
 8006a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7e:	e274      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a80:	2340      	movs	r3, #64	@ 0x40
 8006a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a86:	e270      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a88:	2380      	movs	r3, #128	@ 0x80
 8006a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8e:	e26c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a1b      	ldr	r2, [pc, #108]	@ (8006b04 <UART_SetConfig+0x348>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d142      	bne.n	8006b20 <UART_SetConfig+0x364>
 8006a9a:	4b16      	ldr	r3, [pc, #88]	@ (8006af4 <UART_SetConfig+0x338>)
 8006a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a9e:	f003 0307 	and.w	r3, r3, #7
 8006aa2:	2b05      	cmp	r3, #5
 8006aa4:	d838      	bhi.n	8006b18 <UART_SetConfig+0x35c>
 8006aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8006aac <UART_SetConfig+0x2f0>)
 8006aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aac:	08006ac5 	.word	0x08006ac5
 8006ab0:	08006acd 	.word	0x08006acd
 8006ab4:	08006ad5 	.word	0x08006ad5
 8006ab8:	08006add 	.word	0x08006add
 8006abc:	08006b09 	.word	0x08006b09
 8006ac0:	08006b11 	.word	0x08006b11
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aca:	e24e      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006acc:	2304      	movs	r3, #4
 8006ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad2:	e24a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ad4:	2308      	movs	r3, #8
 8006ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ada:	e246      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006adc:	2310      	movs	r3, #16
 8006ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ae2:	e242      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ae4:	cfff69f3 	.word	0xcfff69f3
 8006ae8:	58000c00 	.word	0x58000c00
 8006aec:	11fff4ff 	.word	0x11fff4ff
 8006af0:	40011000 	.word	0x40011000
 8006af4:	58024400 	.word	0x58024400
 8006af8:	40004400 	.word	0x40004400
 8006afc:	40004800 	.word	0x40004800
 8006b00:	40004c00 	.word	0x40004c00
 8006b04:	40005000 	.word	0x40005000
 8006b08:	2320      	movs	r3, #32
 8006b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b0e:	e22c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006b10:	2340      	movs	r3, #64	@ 0x40
 8006b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b16:	e228      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006b18:	2380      	movs	r3, #128	@ 0x80
 8006b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b1e:	e224      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4ab1      	ldr	r2, [pc, #708]	@ (8006dec <UART_SetConfig+0x630>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d176      	bne.n	8006c18 <UART_SetConfig+0x45c>
 8006b2a:	4bb1      	ldr	r3, [pc, #708]	@ (8006df0 <UART_SetConfig+0x634>)
 8006b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b32:	2b28      	cmp	r3, #40	@ 0x28
 8006b34:	d86c      	bhi.n	8006c10 <UART_SetConfig+0x454>
 8006b36:	a201      	add	r2, pc, #4	@ (adr r2, 8006b3c <UART_SetConfig+0x380>)
 8006b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3c:	08006be1 	.word	0x08006be1
 8006b40:	08006c11 	.word	0x08006c11
 8006b44:	08006c11 	.word	0x08006c11
 8006b48:	08006c11 	.word	0x08006c11
 8006b4c:	08006c11 	.word	0x08006c11
 8006b50:	08006c11 	.word	0x08006c11
 8006b54:	08006c11 	.word	0x08006c11
 8006b58:	08006c11 	.word	0x08006c11
 8006b5c:	08006be9 	.word	0x08006be9
 8006b60:	08006c11 	.word	0x08006c11
 8006b64:	08006c11 	.word	0x08006c11
 8006b68:	08006c11 	.word	0x08006c11
 8006b6c:	08006c11 	.word	0x08006c11
 8006b70:	08006c11 	.word	0x08006c11
 8006b74:	08006c11 	.word	0x08006c11
 8006b78:	08006c11 	.word	0x08006c11
 8006b7c:	08006bf1 	.word	0x08006bf1
 8006b80:	08006c11 	.word	0x08006c11
 8006b84:	08006c11 	.word	0x08006c11
 8006b88:	08006c11 	.word	0x08006c11
 8006b8c:	08006c11 	.word	0x08006c11
 8006b90:	08006c11 	.word	0x08006c11
 8006b94:	08006c11 	.word	0x08006c11
 8006b98:	08006c11 	.word	0x08006c11
 8006b9c:	08006bf9 	.word	0x08006bf9
 8006ba0:	08006c11 	.word	0x08006c11
 8006ba4:	08006c11 	.word	0x08006c11
 8006ba8:	08006c11 	.word	0x08006c11
 8006bac:	08006c11 	.word	0x08006c11
 8006bb0:	08006c11 	.word	0x08006c11
 8006bb4:	08006c11 	.word	0x08006c11
 8006bb8:	08006c11 	.word	0x08006c11
 8006bbc:	08006c01 	.word	0x08006c01
 8006bc0:	08006c11 	.word	0x08006c11
 8006bc4:	08006c11 	.word	0x08006c11
 8006bc8:	08006c11 	.word	0x08006c11
 8006bcc:	08006c11 	.word	0x08006c11
 8006bd0:	08006c11 	.word	0x08006c11
 8006bd4:	08006c11 	.word	0x08006c11
 8006bd8:	08006c11 	.word	0x08006c11
 8006bdc:	08006c09 	.word	0x08006c09
 8006be0:	2301      	movs	r3, #1
 8006be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006be6:	e1c0      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006be8:	2304      	movs	r3, #4
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bee:	e1bc      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006bf0:	2308      	movs	r3, #8
 8006bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bf6:	e1b8      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006bf8:	2310      	movs	r3, #16
 8006bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bfe:	e1b4      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c00:	2320      	movs	r3, #32
 8006c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c06:	e1b0      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c08:	2340      	movs	r3, #64	@ 0x40
 8006c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c0e:	e1ac      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c10:	2380      	movs	r3, #128	@ 0x80
 8006c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c16:	e1a8      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a75      	ldr	r2, [pc, #468]	@ (8006df4 <UART_SetConfig+0x638>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d130      	bne.n	8006c84 <UART_SetConfig+0x4c8>
 8006c22:	4b73      	ldr	r3, [pc, #460]	@ (8006df0 <UART_SetConfig+0x634>)
 8006c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d826      	bhi.n	8006c7c <UART_SetConfig+0x4c0>
 8006c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c34 <UART_SetConfig+0x478>)
 8006c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c34:	08006c4d 	.word	0x08006c4d
 8006c38:	08006c55 	.word	0x08006c55
 8006c3c:	08006c5d 	.word	0x08006c5d
 8006c40:	08006c65 	.word	0x08006c65
 8006c44:	08006c6d 	.word	0x08006c6d
 8006c48:	08006c75 	.word	0x08006c75
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c52:	e18a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c54:	2304      	movs	r3, #4
 8006c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c5a:	e186      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c5c:	2308      	movs	r3, #8
 8006c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c62:	e182      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c64:	2310      	movs	r3, #16
 8006c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c6a:	e17e      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c6c:	2320      	movs	r3, #32
 8006c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c72:	e17a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c74:	2340      	movs	r3, #64	@ 0x40
 8006c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c7a:	e176      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c7c:	2380      	movs	r3, #128	@ 0x80
 8006c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c82:	e172      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a5b      	ldr	r2, [pc, #364]	@ (8006df8 <UART_SetConfig+0x63c>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d130      	bne.n	8006cf0 <UART_SetConfig+0x534>
 8006c8e:	4b58      	ldr	r3, [pc, #352]	@ (8006df0 <UART_SetConfig+0x634>)
 8006c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c92:	f003 0307 	and.w	r3, r3, #7
 8006c96:	2b05      	cmp	r3, #5
 8006c98:	d826      	bhi.n	8006ce8 <UART_SetConfig+0x52c>
 8006c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca0 <UART_SetConfig+0x4e4>)
 8006c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca0:	08006cb9 	.word	0x08006cb9
 8006ca4:	08006cc1 	.word	0x08006cc1
 8006ca8:	08006cc9 	.word	0x08006cc9
 8006cac:	08006cd1 	.word	0x08006cd1
 8006cb0:	08006cd9 	.word	0x08006cd9
 8006cb4:	08006ce1 	.word	0x08006ce1
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cbe:	e154      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006cc0:	2304      	movs	r3, #4
 8006cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cc6:	e150      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006cc8:	2308      	movs	r3, #8
 8006cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cce:	e14c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006cd0:	2310      	movs	r3, #16
 8006cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cd6:	e148      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006cd8:	2320      	movs	r3, #32
 8006cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cde:	e144      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ce0:	2340      	movs	r3, #64	@ 0x40
 8006ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ce6:	e140      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ce8:	2380      	movs	r3, #128	@ 0x80
 8006cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cee:	e13c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a41      	ldr	r2, [pc, #260]	@ (8006dfc <UART_SetConfig+0x640>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	f040 8082 	bne.w	8006e00 <UART_SetConfig+0x644>
 8006cfc:	4b3c      	ldr	r3, [pc, #240]	@ (8006df0 <UART_SetConfig+0x634>)
 8006cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d04:	2b28      	cmp	r3, #40	@ 0x28
 8006d06:	d86d      	bhi.n	8006de4 <UART_SetConfig+0x628>
 8006d08:	a201      	add	r2, pc, #4	@ (adr r2, 8006d10 <UART_SetConfig+0x554>)
 8006d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0e:	bf00      	nop
 8006d10:	08006db5 	.word	0x08006db5
 8006d14:	08006de5 	.word	0x08006de5
 8006d18:	08006de5 	.word	0x08006de5
 8006d1c:	08006de5 	.word	0x08006de5
 8006d20:	08006de5 	.word	0x08006de5
 8006d24:	08006de5 	.word	0x08006de5
 8006d28:	08006de5 	.word	0x08006de5
 8006d2c:	08006de5 	.word	0x08006de5
 8006d30:	08006dbd 	.word	0x08006dbd
 8006d34:	08006de5 	.word	0x08006de5
 8006d38:	08006de5 	.word	0x08006de5
 8006d3c:	08006de5 	.word	0x08006de5
 8006d40:	08006de5 	.word	0x08006de5
 8006d44:	08006de5 	.word	0x08006de5
 8006d48:	08006de5 	.word	0x08006de5
 8006d4c:	08006de5 	.word	0x08006de5
 8006d50:	08006dc5 	.word	0x08006dc5
 8006d54:	08006de5 	.word	0x08006de5
 8006d58:	08006de5 	.word	0x08006de5
 8006d5c:	08006de5 	.word	0x08006de5
 8006d60:	08006de5 	.word	0x08006de5
 8006d64:	08006de5 	.word	0x08006de5
 8006d68:	08006de5 	.word	0x08006de5
 8006d6c:	08006de5 	.word	0x08006de5
 8006d70:	08006dcd 	.word	0x08006dcd
 8006d74:	08006de5 	.word	0x08006de5
 8006d78:	08006de5 	.word	0x08006de5
 8006d7c:	08006de5 	.word	0x08006de5
 8006d80:	08006de5 	.word	0x08006de5
 8006d84:	08006de5 	.word	0x08006de5
 8006d88:	08006de5 	.word	0x08006de5
 8006d8c:	08006de5 	.word	0x08006de5
 8006d90:	08006dd5 	.word	0x08006dd5
 8006d94:	08006de5 	.word	0x08006de5
 8006d98:	08006de5 	.word	0x08006de5
 8006d9c:	08006de5 	.word	0x08006de5
 8006da0:	08006de5 	.word	0x08006de5
 8006da4:	08006de5 	.word	0x08006de5
 8006da8:	08006de5 	.word	0x08006de5
 8006dac:	08006de5 	.word	0x08006de5
 8006db0:	08006ddd 	.word	0x08006ddd
 8006db4:	2301      	movs	r3, #1
 8006db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dba:	e0d6      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006dbc:	2304      	movs	r3, #4
 8006dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dc2:	e0d2      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006dc4:	2308      	movs	r3, #8
 8006dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dca:	e0ce      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006dcc:	2310      	movs	r3, #16
 8006dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dd2:	e0ca      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006dd4:	2320      	movs	r3, #32
 8006dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dda:	e0c6      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ddc:	2340      	movs	r3, #64	@ 0x40
 8006dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006de2:	e0c2      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006de4:	2380      	movs	r3, #128	@ 0x80
 8006de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dea:	e0be      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006dec:	40011400 	.word	0x40011400
 8006df0:	58024400 	.word	0x58024400
 8006df4:	40007800 	.word	0x40007800
 8006df8:	40007c00 	.word	0x40007c00
 8006dfc:	40011800 	.word	0x40011800
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4aad      	ldr	r2, [pc, #692]	@ (80070bc <UART_SetConfig+0x900>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d176      	bne.n	8006ef8 <UART_SetConfig+0x73c>
 8006e0a:	4bad      	ldr	r3, [pc, #692]	@ (80070c0 <UART_SetConfig+0x904>)
 8006e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e12:	2b28      	cmp	r3, #40	@ 0x28
 8006e14:	d86c      	bhi.n	8006ef0 <UART_SetConfig+0x734>
 8006e16:	a201      	add	r2, pc, #4	@ (adr r2, 8006e1c <UART_SetConfig+0x660>)
 8006e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1c:	08006ec1 	.word	0x08006ec1
 8006e20:	08006ef1 	.word	0x08006ef1
 8006e24:	08006ef1 	.word	0x08006ef1
 8006e28:	08006ef1 	.word	0x08006ef1
 8006e2c:	08006ef1 	.word	0x08006ef1
 8006e30:	08006ef1 	.word	0x08006ef1
 8006e34:	08006ef1 	.word	0x08006ef1
 8006e38:	08006ef1 	.word	0x08006ef1
 8006e3c:	08006ec9 	.word	0x08006ec9
 8006e40:	08006ef1 	.word	0x08006ef1
 8006e44:	08006ef1 	.word	0x08006ef1
 8006e48:	08006ef1 	.word	0x08006ef1
 8006e4c:	08006ef1 	.word	0x08006ef1
 8006e50:	08006ef1 	.word	0x08006ef1
 8006e54:	08006ef1 	.word	0x08006ef1
 8006e58:	08006ef1 	.word	0x08006ef1
 8006e5c:	08006ed1 	.word	0x08006ed1
 8006e60:	08006ef1 	.word	0x08006ef1
 8006e64:	08006ef1 	.word	0x08006ef1
 8006e68:	08006ef1 	.word	0x08006ef1
 8006e6c:	08006ef1 	.word	0x08006ef1
 8006e70:	08006ef1 	.word	0x08006ef1
 8006e74:	08006ef1 	.word	0x08006ef1
 8006e78:	08006ef1 	.word	0x08006ef1
 8006e7c:	08006ed9 	.word	0x08006ed9
 8006e80:	08006ef1 	.word	0x08006ef1
 8006e84:	08006ef1 	.word	0x08006ef1
 8006e88:	08006ef1 	.word	0x08006ef1
 8006e8c:	08006ef1 	.word	0x08006ef1
 8006e90:	08006ef1 	.word	0x08006ef1
 8006e94:	08006ef1 	.word	0x08006ef1
 8006e98:	08006ef1 	.word	0x08006ef1
 8006e9c:	08006ee1 	.word	0x08006ee1
 8006ea0:	08006ef1 	.word	0x08006ef1
 8006ea4:	08006ef1 	.word	0x08006ef1
 8006ea8:	08006ef1 	.word	0x08006ef1
 8006eac:	08006ef1 	.word	0x08006ef1
 8006eb0:	08006ef1 	.word	0x08006ef1
 8006eb4:	08006ef1 	.word	0x08006ef1
 8006eb8:	08006ef1 	.word	0x08006ef1
 8006ebc:	08006ee9 	.word	0x08006ee9
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ec6:	e050      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ec8:	2304      	movs	r3, #4
 8006eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ece:	e04c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ed0:	2308      	movs	r3, #8
 8006ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ed6:	e048      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ed8:	2310      	movs	r3, #16
 8006eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ede:	e044      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ee0:	2320      	movs	r3, #32
 8006ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ee6:	e040      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ee8:	2340      	movs	r3, #64	@ 0x40
 8006eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eee:	e03c      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ef0:	2380      	movs	r3, #128	@ 0x80
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ef6:	e038      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a71      	ldr	r2, [pc, #452]	@ (80070c4 <UART_SetConfig+0x908>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d130      	bne.n	8006f64 <UART_SetConfig+0x7a8>
 8006f02:	4b6f      	ldr	r3, [pc, #444]	@ (80070c0 <UART_SetConfig+0x904>)
 8006f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f06:	f003 0307 	and.w	r3, r3, #7
 8006f0a:	2b05      	cmp	r3, #5
 8006f0c:	d826      	bhi.n	8006f5c <UART_SetConfig+0x7a0>
 8006f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f14 <UART_SetConfig+0x758>)
 8006f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f14:	08006f2d 	.word	0x08006f2d
 8006f18:	08006f35 	.word	0x08006f35
 8006f1c:	08006f3d 	.word	0x08006f3d
 8006f20:	08006f45 	.word	0x08006f45
 8006f24:	08006f4d 	.word	0x08006f4d
 8006f28:	08006f55 	.word	0x08006f55
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f32:	e01a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f34:	2304      	movs	r3, #4
 8006f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f3a:	e016      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f3c:	2308      	movs	r3, #8
 8006f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f42:	e012      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f44:	2310      	movs	r3, #16
 8006f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f4a:	e00e      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f4c:	2320      	movs	r3, #32
 8006f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f52:	e00a      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f54:	2340      	movs	r3, #64	@ 0x40
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f5a:	e006      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f5c:	2380      	movs	r3, #128	@ 0x80
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f62:	e002      	b.n	8006f6a <UART_SetConfig+0x7ae>
 8006f64:	2380      	movs	r3, #128	@ 0x80
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a55      	ldr	r2, [pc, #340]	@ (80070c4 <UART_SetConfig+0x908>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	f040 80f8 	bne.w	8007166 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	dc46      	bgt.n	800700c <UART_SetConfig+0x850>
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	db75      	blt.n	800706e <UART_SetConfig+0x8b2>
 8006f82:	3b02      	subs	r3, #2
 8006f84:	2b1e      	cmp	r3, #30
 8006f86:	d872      	bhi.n	800706e <UART_SetConfig+0x8b2>
 8006f88:	a201      	add	r2, pc, #4	@ (adr r2, 8006f90 <UART_SetConfig+0x7d4>)
 8006f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8e:	bf00      	nop
 8006f90:	08007013 	.word	0x08007013
 8006f94:	0800706f 	.word	0x0800706f
 8006f98:	0800701b 	.word	0x0800701b
 8006f9c:	0800706f 	.word	0x0800706f
 8006fa0:	0800706f 	.word	0x0800706f
 8006fa4:	0800706f 	.word	0x0800706f
 8006fa8:	0800702b 	.word	0x0800702b
 8006fac:	0800706f 	.word	0x0800706f
 8006fb0:	0800706f 	.word	0x0800706f
 8006fb4:	0800706f 	.word	0x0800706f
 8006fb8:	0800706f 	.word	0x0800706f
 8006fbc:	0800706f 	.word	0x0800706f
 8006fc0:	0800706f 	.word	0x0800706f
 8006fc4:	0800706f 	.word	0x0800706f
 8006fc8:	0800703b 	.word	0x0800703b
 8006fcc:	0800706f 	.word	0x0800706f
 8006fd0:	0800706f 	.word	0x0800706f
 8006fd4:	0800706f 	.word	0x0800706f
 8006fd8:	0800706f 	.word	0x0800706f
 8006fdc:	0800706f 	.word	0x0800706f
 8006fe0:	0800706f 	.word	0x0800706f
 8006fe4:	0800706f 	.word	0x0800706f
 8006fe8:	0800706f 	.word	0x0800706f
 8006fec:	0800706f 	.word	0x0800706f
 8006ff0:	0800706f 	.word	0x0800706f
 8006ff4:	0800706f 	.word	0x0800706f
 8006ff8:	0800706f 	.word	0x0800706f
 8006ffc:	0800706f 	.word	0x0800706f
 8007000:	0800706f 	.word	0x0800706f
 8007004:	0800706f 	.word	0x0800706f
 8007008:	08007061 	.word	0x08007061
 800700c:	2b40      	cmp	r3, #64	@ 0x40
 800700e:	d02a      	beq.n	8007066 <UART_SetConfig+0x8aa>
 8007010:	e02d      	b.n	800706e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007012:	f7fe fd81 	bl	8005b18 <HAL_RCCEx_GetD3PCLK1Freq>
 8007016:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007018:	e02f      	b.n	800707a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800701a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800701e:	4618      	mov	r0, r3
 8007020:	f7fe fd90 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007028:	e027      	b.n	800707a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800702a:	f107 0318 	add.w	r3, r7, #24
 800702e:	4618      	mov	r0, r3
 8007030:	f7fe fedc 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007038:	e01f      	b.n	800707a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800703a:	4b21      	ldr	r3, [pc, #132]	@ (80070c0 <UART_SetConfig+0x904>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0320 	and.w	r3, r3, #32
 8007042:	2b00      	cmp	r3, #0
 8007044:	d009      	beq.n	800705a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007046:	4b1e      	ldr	r3, [pc, #120]	@ (80070c0 <UART_SetConfig+0x904>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	08db      	lsrs	r3, r3, #3
 800704c:	f003 0303 	and.w	r3, r3, #3
 8007050:	4a1d      	ldr	r2, [pc, #116]	@ (80070c8 <UART_SetConfig+0x90c>)
 8007052:	fa22 f303 	lsr.w	r3, r2, r3
 8007056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007058:	e00f      	b.n	800707a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800705a:	4b1b      	ldr	r3, [pc, #108]	@ (80070c8 <UART_SetConfig+0x90c>)
 800705c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800705e:	e00c      	b.n	800707a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007060:	4b1a      	ldr	r3, [pc, #104]	@ (80070cc <UART_SetConfig+0x910>)
 8007062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007064:	e009      	b.n	800707a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800706a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800706c:	e005      	b.n	800707a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800706e:	2300      	movs	r3, #0
 8007070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007078:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800707a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800707c:	2b00      	cmp	r3, #0
 800707e:	f000 81ee 	beq.w	800745e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007086:	4a12      	ldr	r2, [pc, #72]	@ (80070d0 <UART_SetConfig+0x914>)
 8007088:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800708c:	461a      	mov	r2, r3
 800708e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007090:	fbb3 f3f2 	udiv	r3, r3, r2
 8007094:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	4613      	mov	r3, r2
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	4413      	add	r3, r2
 80070a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d305      	bcc.n	80070b2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d910      	bls.n	80070d4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80070b8:	e1d1      	b.n	800745e <UART_SetConfig+0xca2>
 80070ba:	bf00      	nop
 80070bc:	40011c00 	.word	0x40011c00
 80070c0:	58024400 	.word	0x58024400
 80070c4:	58000c00 	.word	0x58000c00
 80070c8:	03d09000 	.word	0x03d09000
 80070cc:	003d0900 	.word	0x003d0900
 80070d0:	0800a360 	.word	0x0800a360
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d6:	2200      	movs	r2, #0
 80070d8:	60bb      	str	r3, [r7, #8]
 80070da:	60fa      	str	r2, [r7, #12]
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e0:	4ac0      	ldr	r2, [pc, #768]	@ (80073e4 <UART_SetConfig+0xc28>)
 80070e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2200      	movs	r2, #0
 80070ea:	603b      	str	r3, [r7, #0]
 80070ec:	607a      	str	r2, [r7, #4]
 80070ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070f6:	f7f9 f963 	bl	80003c0 <__aeabi_uldivmod>
 80070fa:	4602      	mov	r2, r0
 80070fc:	460b      	mov	r3, r1
 80070fe:	4610      	mov	r0, r2
 8007100:	4619      	mov	r1, r3
 8007102:	f04f 0200 	mov.w	r2, #0
 8007106:	f04f 0300 	mov.w	r3, #0
 800710a:	020b      	lsls	r3, r1, #8
 800710c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007110:	0202      	lsls	r2, r0, #8
 8007112:	6979      	ldr	r1, [r7, #20]
 8007114:	6849      	ldr	r1, [r1, #4]
 8007116:	0849      	lsrs	r1, r1, #1
 8007118:	2000      	movs	r0, #0
 800711a:	460c      	mov	r4, r1
 800711c:	4605      	mov	r5, r0
 800711e:	eb12 0804 	adds.w	r8, r2, r4
 8007122:	eb43 0905 	adc.w	r9, r3, r5
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	469a      	mov	sl, r3
 800712e:	4693      	mov	fp, r2
 8007130:	4652      	mov	r2, sl
 8007132:	465b      	mov	r3, fp
 8007134:	4640      	mov	r0, r8
 8007136:	4649      	mov	r1, r9
 8007138:	f7f9 f942 	bl	80003c0 <__aeabi_uldivmod>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
 8007140:	4613      	mov	r3, r2
 8007142:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007146:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800714a:	d308      	bcc.n	800715e <UART_SetConfig+0x9a2>
 800714c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007152:	d204      	bcs.n	800715e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800715a:	60da      	str	r2, [r3, #12]
 800715c:	e17f      	b.n	800745e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007164:	e17b      	b.n	800745e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800716e:	f040 80bd 	bne.w	80072ec <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007172:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007176:	2b20      	cmp	r3, #32
 8007178:	dc48      	bgt.n	800720c <UART_SetConfig+0xa50>
 800717a:	2b00      	cmp	r3, #0
 800717c:	db7b      	blt.n	8007276 <UART_SetConfig+0xaba>
 800717e:	2b20      	cmp	r3, #32
 8007180:	d879      	bhi.n	8007276 <UART_SetConfig+0xaba>
 8007182:	a201      	add	r2, pc, #4	@ (adr r2, 8007188 <UART_SetConfig+0x9cc>)
 8007184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007188:	08007213 	.word	0x08007213
 800718c:	0800721b 	.word	0x0800721b
 8007190:	08007277 	.word	0x08007277
 8007194:	08007277 	.word	0x08007277
 8007198:	08007223 	.word	0x08007223
 800719c:	08007277 	.word	0x08007277
 80071a0:	08007277 	.word	0x08007277
 80071a4:	08007277 	.word	0x08007277
 80071a8:	08007233 	.word	0x08007233
 80071ac:	08007277 	.word	0x08007277
 80071b0:	08007277 	.word	0x08007277
 80071b4:	08007277 	.word	0x08007277
 80071b8:	08007277 	.word	0x08007277
 80071bc:	08007277 	.word	0x08007277
 80071c0:	08007277 	.word	0x08007277
 80071c4:	08007277 	.word	0x08007277
 80071c8:	08007243 	.word	0x08007243
 80071cc:	08007277 	.word	0x08007277
 80071d0:	08007277 	.word	0x08007277
 80071d4:	08007277 	.word	0x08007277
 80071d8:	08007277 	.word	0x08007277
 80071dc:	08007277 	.word	0x08007277
 80071e0:	08007277 	.word	0x08007277
 80071e4:	08007277 	.word	0x08007277
 80071e8:	08007277 	.word	0x08007277
 80071ec:	08007277 	.word	0x08007277
 80071f0:	08007277 	.word	0x08007277
 80071f4:	08007277 	.word	0x08007277
 80071f8:	08007277 	.word	0x08007277
 80071fc:	08007277 	.word	0x08007277
 8007200:	08007277 	.word	0x08007277
 8007204:	08007277 	.word	0x08007277
 8007208:	08007269 	.word	0x08007269
 800720c:	2b40      	cmp	r3, #64	@ 0x40
 800720e:	d02e      	beq.n	800726e <UART_SetConfig+0xab2>
 8007210:	e031      	b.n	8007276 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007212:	f7fc fde3 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 8007216:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007218:	e033      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800721a:	f7fc fdf5 	bl	8003e08 <HAL_RCC_GetPCLK2Freq>
 800721e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007220:	e02f      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007226:	4618      	mov	r0, r3
 8007228:	f7fe fc8c 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800722c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007230:	e027      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007232:	f107 0318 	add.w	r3, r7, #24
 8007236:	4618      	mov	r0, r3
 8007238:	f7fe fdd8 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007240:	e01f      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007242:	4b69      	ldr	r3, [pc, #420]	@ (80073e8 <UART_SetConfig+0xc2c>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	2b00      	cmp	r3, #0
 800724c:	d009      	beq.n	8007262 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800724e:	4b66      	ldr	r3, [pc, #408]	@ (80073e8 <UART_SetConfig+0xc2c>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	08db      	lsrs	r3, r3, #3
 8007254:	f003 0303 	and.w	r3, r3, #3
 8007258:	4a64      	ldr	r2, [pc, #400]	@ (80073ec <UART_SetConfig+0xc30>)
 800725a:	fa22 f303 	lsr.w	r3, r2, r3
 800725e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007260:	e00f      	b.n	8007282 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007262:	4b62      	ldr	r3, [pc, #392]	@ (80073ec <UART_SetConfig+0xc30>)
 8007264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007266:	e00c      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007268:	4b61      	ldr	r3, [pc, #388]	@ (80073f0 <UART_SetConfig+0xc34>)
 800726a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800726c:	e009      	b.n	8007282 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800726e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007274:	e005      	b.n	8007282 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007280:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007284:	2b00      	cmp	r3, #0
 8007286:	f000 80ea 	beq.w	800745e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728e:	4a55      	ldr	r2, [pc, #340]	@ (80073e4 <UART_SetConfig+0xc28>)
 8007290:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007294:	461a      	mov	r2, r3
 8007296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007298:	fbb3 f3f2 	udiv	r3, r3, r2
 800729c:	005a      	lsls	r2, r3, #1
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	085b      	lsrs	r3, r3, #1
 80072a4:	441a      	add	r2, r3
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b2:	2b0f      	cmp	r3, #15
 80072b4:	d916      	bls.n	80072e4 <UART_SetConfig+0xb28>
 80072b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072bc:	d212      	bcs.n	80072e4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	f023 030f 	bic.w	r3, r3, #15
 80072c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ca:	085b      	lsrs	r3, r3, #1
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	f003 0307 	and.w	r3, r3, #7
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80072d6:	4313      	orrs	r3, r2
 80072d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80072e0:	60da      	str	r2, [r3, #12]
 80072e2:	e0bc      	b.n	800745e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80072ea:	e0b8      	b.n	800745e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80072ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80072f0:	2b20      	cmp	r3, #32
 80072f2:	dc4b      	bgt.n	800738c <UART_SetConfig+0xbd0>
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f2c0 8087 	blt.w	8007408 <UART_SetConfig+0xc4c>
 80072fa:	2b20      	cmp	r3, #32
 80072fc:	f200 8084 	bhi.w	8007408 <UART_SetConfig+0xc4c>
 8007300:	a201      	add	r2, pc, #4	@ (adr r2, 8007308 <UART_SetConfig+0xb4c>)
 8007302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007306:	bf00      	nop
 8007308:	08007393 	.word	0x08007393
 800730c:	0800739b 	.word	0x0800739b
 8007310:	08007409 	.word	0x08007409
 8007314:	08007409 	.word	0x08007409
 8007318:	080073a3 	.word	0x080073a3
 800731c:	08007409 	.word	0x08007409
 8007320:	08007409 	.word	0x08007409
 8007324:	08007409 	.word	0x08007409
 8007328:	080073b3 	.word	0x080073b3
 800732c:	08007409 	.word	0x08007409
 8007330:	08007409 	.word	0x08007409
 8007334:	08007409 	.word	0x08007409
 8007338:	08007409 	.word	0x08007409
 800733c:	08007409 	.word	0x08007409
 8007340:	08007409 	.word	0x08007409
 8007344:	08007409 	.word	0x08007409
 8007348:	080073c3 	.word	0x080073c3
 800734c:	08007409 	.word	0x08007409
 8007350:	08007409 	.word	0x08007409
 8007354:	08007409 	.word	0x08007409
 8007358:	08007409 	.word	0x08007409
 800735c:	08007409 	.word	0x08007409
 8007360:	08007409 	.word	0x08007409
 8007364:	08007409 	.word	0x08007409
 8007368:	08007409 	.word	0x08007409
 800736c:	08007409 	.word	0x08007409
 8007370:	08007409 	.word	0x08007409
 8007374:	08007409 	.word	0x08007409
 8007378:	08007409 	.word	0x08007409
 800737c:	08007409 	.word	0x08007409
 8007380:	08007409 	.word	0x08007409
 8007384:	08007409 	.word	0x08007409
 8007388:	080073fb 	.word	0x080073fb
 800738c:	2b40      	cmp	r3, #64	@ 0x40
 800738e:	d037      	beq.n	8007400 <UART_SetConfig+0xc44>
 8007390:	e03a      	b.n	8007408 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007392:	f7fc fd23 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 8007396:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007398:	e03c      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800739a:	f7fc fd35 	bl	8003e08 <HAL_RCC_GetPCLK2Freq>
 800739e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80073a0:	e038      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe fbcc 	bl	8005b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80073ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073b0:	e030      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073b2:	f107 0318 	add.w	r3, r7, #24
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fe fd18 	bl	8005dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073c0:	e028      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073c2:	4b09      	ldr	r3, [pc, #36]	@ (80073e8 <UART_SetConfig+0xc2c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d012      	beq.n	80073f4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80073ce:	4b06      	ldr	r3, [pc, #24]	@ (80073e8 <UART_SetConfig+0xc2c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	08db      	lsrs	r3, r3, #3
 80073d4:	f003 0303 	and.w	r3, r3, #3
 80073d8:	4a04      	ldr	r2, [pc, #16]	@ (80073ec <UART_SetConfig+0xc30>)
 80073da:	fa22 f303 	lsr.w	r3, r2, r3
 80073de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80073e0:	e018      	b.n	8007414 <UART_SetConfig+0xc58>
 80073e2:	bf00      	nop
 80073e4:	0800a360 	.word	0x0800a360
 80073e8:	58024400 	.word	0x58024400
 80073ec:	03d09000 	.word	0x03d09000
 80073f0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80073f4:	4b24      	ldr	r3, [pc, #144]	@ (8007488 <UART_SetConfig+0xccc>)
 80073f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073f8:	e00c      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80073fa:	4b24      	ldr	r3, [pc, #144]	@ (800748c <UART_SetConfig+0xcd0>)
 80073fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073fe:	e009      	b.n	8007414 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007400:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007404:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007406:	e005      	b.n	8007414 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007412:	bf00      	nop
    }

    if (pclk != 0U)
 8007414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007416:	2b00      	cmp	r3, #0
 8007418:	d021      	beq.n	800745e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741e:	4a1c      	ldr	r2, [pc, #112]	@ (8007490 <UART_SetConfig+0xcd4>)
 8007420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007424:	461a      	mov	r2, r3
 8007426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007428:	fbb3 f2f2 	udiv	r2, r3, r2
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	085b      	lsrs	r3, r3, #1
 8007432:	441a      	add	r2, r3
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	fbb2 f3f3 	udiv	r3, r2, r3
 800743c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800743e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007440:	2b0f      	cmp	r3, #15
 8007442:	d909      	bls.n	8007458 <UART_SetConfig+0xc9c>
 8007444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800744a:	d205      	bcs.n	8007458 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800744c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800744e:	b29a      	uxth	r2, r3
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	60da      	str	r2, [r3, #12]
 8007456:	e002      	b.n	800745e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	2201      	movs	r2, #1
 8007462:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	2201      	movs	r2, #1
 800746a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2200      	movs	r2, #0
 8007472:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2200      	movs	r2, #0
 8007478:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800747a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800747e:	4618      	mov	r0, r3
 8007480:	3748      	adds	r7, #72	@ 0x48
 8007482:	46bd      	mov	sp, r7
 8007484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007488:	03d09000 	.word	0x03d09000
 800748c:	003d0900 	.word	0x003d0900
 8007490:	0800a360 	.word	0x0800a360

08007494 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a0:	f003 0308 	and.w	r3, r3, #8
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d00a      	beq.n	80074be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	430a      	orrs	r2, r1
 80074bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	430a      	orrs	r2, r1
 80074de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d00a      	beq.n	8007502 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007506:	f003 0304 	and.w	r3, r3, #4
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00a      	beq.n	8007524 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	430a      	orrs	r2, r1
 8007522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007528:	f003 0310 	and.w	r3, r3, #16
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00a      	beq.n	8007546 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	430a      	orrs	r2, r1
 8007544:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00a      	beq.n	8007568 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	430a      	orrs	r2, r1
 8007566:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007570:	2b00      	cmp	r3, #0
 8007572:	d01a      	beq.n	80075aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	430a      	orrs	r2, r1
 8007588:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800758e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007592:	d10a      	bne.n	80075aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	430a      	orrs	r2, r1
 80075a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00a      	beq.n	80075cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	430a      	orrs	r2, r1
 80075ca:	605a      	str	r2, [r3, #4]
  }
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b098      	sub	sp, #96	@ 0x60
 80075dc:	af02      	add	r7, sp, #8
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075e8:	f7f9 fe22 	bl	8001230 <HAL_GetTick>
 80075ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0308 	and.w	r3, r3, #8
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d12f      	bne.n	800765c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007604:	2200      	movs	r2, #0
 8007606:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f88e 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d022      	beq.n	800765c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761e:	e853 3f00 	ldrex	r3, [r3]
 8007622:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800762a:	653b      	str	r3, [r7, #80]	@ 0x50
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	461a      	mov	r2, r3
 8007632:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007634:	647b      	str	r3, [r7, #68]	@ 0x44
 8007636:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007638:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800763a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800763c:	e841 2300 	strex	r3, r2, [r1]
 8007640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1e6      	bne.n	8007616 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2220      	movs	r2, #32
 800764c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e063      	b.n	8007724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0304 	and.w	r3, r3, #4
 8007666:	2b04      	cmp	r3, #4
 8007668:	d149      	bne.n	80076fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800766a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007672:	2200      	movs	r2, #0
 8007674:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f857 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d03c      	beq.n	80076fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	623b      	str	r3, [r7, #32]
   return(result);
 8007692:	6a3b      	ldr	r3, [r7, #32]
 8007694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	461a      	mov	r2, r3
 80076a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80076a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076aa:	e841 2300 	strex	r3, r2, [r1]
 80076ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1e6      	bne.n	8007684 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3308      	adds	r3, #8
 80076bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f023 0301 	bic.w	r3, r3, #1
 80076cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3308      	adds	r3, #8
 80076d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076d6:	61fa      	str	r2, [r7, #28]
 80076d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	69b9      	ldr	r1, [r7, #24]
 80076dc:	69fa      	ldr	r2, [r7, #28]
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	617b      	str	r3, [r7, #20]
   return(result);
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e5      	bne.n	80076b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2220      	movs	r2, #32
 80076ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e012      	b.n	8007724 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2220      	movs	r2, #32
 8007702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2220      	movs	r2, #32
 800770a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3758      	adds	r7, #88	@ 0x58
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	603b      	str	r3, [r7, #0]
 8007738:	4613      	mov	r3, r2
 800773a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800773c:	e04f      	b.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007744:	d04b      	beq.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007746:	f7f9 fd73 	bl	8001230 <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	69ba      	ldr	r2, [r7, #24]
 8007752:	429a      	cmp	r2, r3
 8007754:	d302      	bcc.n	800775c <UART_WaitOnFlagUntilTimeout+0x30>
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d101      	bne.n	8007760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e04e      	b.n	80077fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0304 	and.w	r3, r3, #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	d037      	beq.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	2b80      	cmp	r3, #128	@ 0x80
 8007772:	d034      	beq.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b40      	cmp	r3, #64	@ 0x40
 8007778:	d031      	beq.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	69db      	ldr	r3, [r3, #28]
 8007780:	f003 0308 	and.w	r3, r3, #8
 8007784:	2b08      	cmp	r3, #8
 8007786:	d110      	bne.n	80077aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2208      	movs	r2, #8
 800778e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f000 f839 	bl	8007808 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2208      	movs	r2, #8
 800779a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e029      	b.n	80077fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	69db      	ldr	r3, [r3, #28]
 80077b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b8:	d111      	bne.n	80077de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f000 f81f 	bl	8007808 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	e00f      	b.n	80077fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69da      	ldr	r2, [r3, #28]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	4013      	ands	r3, r2
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	bf0c      	ite	eq
 80077ee:	2301      	moveq	r3, #1
 80077f0:	2300      	movne	r3, #0
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	461a      	mov	r2, r3
 80077f6:	79fb      	ldrb	r3, [r7, #7]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d0a0      	beq.n	800773e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
	...

08007808 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007808:	b480      	push	{r7}
 800780a:	b095      	sub	sp, #84	@ 0x54
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007818:	e853 3f00 	ldrex	r3, [r3]
 800781c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800781e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007820:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007824:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	461a      	mov	r2, r3
 800782c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800782e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007830:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007834:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007836:	e841 2300 	strex	r3, r2, [r1]
 800783a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800783c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1e6      	bne.n	8007810 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3308      	adds	r3, #8
 8007848:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	61fb      	str	r3, [r7, #28]
   return(result);
 8007852:	69fa      	ldr	r2, [r7, #28]
 8007854:	4b1e      	ldr	r3, [pc, #120]	@ (80078d0 <UART_EndRxTransfer+0xc8>)
 8007856:	4013      	ands	r3, r2
 8007858:	64bb      	str	r3, [r7, #72]	@ 0x48
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3308      	adds	r3, #8
 8007860:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007862:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007864:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e5      	bne.n	8007842 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800787a:	2b01      	cmp	r3, #1
 800787c:	d118      	bne.n	80078b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	e853 3f00 	ldrex	r3, [r3]
 800788a:	60bb      	str	r3, [r7, #8]
   return(result);
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	f023 0310 	bic.w	r3, r3, #16
 8007892:	647b      	str	r3, [r7, #68]	@ 0x44
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	461a      	mov	r2, r3
 800789a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800789c:	61bb      	str	r3, [r7, #24]
 800789e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a0:	6979      	ldr	r1, [r7, #20]
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	e841 2300 	strex	r3, r2, [r1]
 80078a8:	613b      	str	r3, [r7, #16]
   return(result);
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1e6      	bne.n	800787e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80078c4:	bf00      	nop
 80078c6:	3754      	adds	r7, #84	@ 0x54
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr
 80078d0:	effffffe 	.word	0xeffffffe

080078d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d101      	bne.n	80078ea <HAL_UARTEx_DisableFifoMode+0x16>
 80078e6:	2302      	movs	r3, #2
 80078e8:	e027      	b.n	800793a <HAL_UARTEx_DisableFifoMode+0x66>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2224      	movs	r2, #36	@ 0x24
 80078f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f022 0201 	bic.w	r2, r2, #1
 8007910:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007918:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2220      	movs	r2, #32
 800792c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b084      	sub	sp, #16
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007956:	2b01      	cmp	r3, #1
 8007958:	d101      	bne.n	800795e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800795a:	2302      	movs	r3, #2
 800795c:	e02d      	b.n	80079ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2224      	movs	r2, #36	@ 0x24
 800796a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f022 0201 	bic.w	r2, r2, #1
 8007984:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	683a      	ldr	r2, [r7, #0]
 8007996:	430a      	orrs	r2, r1
 8007998:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f000 f850 	bl	8007a40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2220      	movs	r2, #32
 80079ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b084      	sub	sp, #16
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d101      	bne.n	80079da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e02d      	b.n	8007a36 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2224      	movs	r2, #36	@ 0x24
 80079e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f022 0201 	bic.w	r2, r2, #1
 8007a00:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f812 	bl	8007a40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2220      	movs	r2, #32
 8007a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d108      	bne.n	8007a62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a60:	e031      	b.n	8007ac6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a62:	2310      	movs	r3, #16
 8007a64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a66:	2310      	movs	r3, #16
 8007a68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	0e5b      	lsrs	r3, r3, #25
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	f003 0307 	and.w	r3, r3, #7
 8007a78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	0f5b      	lsrs	r3, r3, #29
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	f003 0307 	and.w	r3, r3, #7
 8007a88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a8a:	7bbb      	ldrb	r3, [r7, #14]
 8007a8c:	7b3a      	ldrb	r2, [r7, #12]
 8007a8e:	4911      	ldr	r1, [pc, #68]	@ (8007ad4 <UARTEx_SetNbDataToProcess+0x94>)
 8007a90:	5c8a      	ldrb	r2, [r1, r2]
 8007a92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007a96:	7b3a      	ldrb	r2, [r7, #12]
 8007a98:	490f      	ldr	r1, [pc, #60]	@ (8007ad8 <UARTEx_SetNbDataToProcess+0x98>)
 8007a9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
 8007aaa:	7b7a      	ldrb	r2, [r7, #13]
 8007aac:	4909      	ldr	r1, [pc, #36]	@ (8007ad4 <UARTEx_SetNbDataToProcess+0x94>)
 8007aae:	5c8a      	ldrb	r2, [r1, r2]
 8007ab0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ab4:	7b7a      	ldrb	r2, [r7, #13]
 8007ab6:	4908      	ldr	r1, [pc, #32]	@ (8007ad8 <UARTEx_SetNbDataToProcess+0x98>)
 8007ab8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007aba:	fb93 f3f2 	sdiv	r3, r3, r2
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007ac6:	bf00      	nop
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	0800a378 	.word	0x0800a378
 8007ad8:	0800a380 	.word	0x0800a380

08007adc <__cvt>:
 8007adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ade:	ed2d 8b02 	vpush	{d8}
 8007ae2:	eeb0 8b40 	vmov.f64	d8, d0
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	4617      	mov	r7, r2
 8007aea:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007aec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007aee:	ee18 2a90 	vmov	r2, s17
 8007af2:	f025 0520 	bic.w	r5, r5, #32
 8007af6:	2a00      	cmp	r2, #0
 8007af8:	bfb6      	itet	lt
 8007afa:	222d      	movlt	r2, #45	@ 0x2d
 8007afc:	2200      	movge	r2, #0
 8007afe:	eeb1 8b40 	vneglt.f64	d8, d0
 8007b02:	2d46      	cmp	r5, #70	@ 0x46
 8007b04:	460c      	mov	r4, r1
 8007b06:	701a      	strb	r2, [r3, #0]
 8007b08:	d004      	beq.n	8007b14 <__cvt+0x38>
 8007b0a:	2d45      	cmp	r5, #69	@ 0x45
 8007b0c:	d100      	bne.n	8007b10 <__cvt+0x34>
 8007b0e:	3401      	adds	r4, #1
 8007b10:	2102      	movs	r1, #2
 8007b12:	e000      	b.n	8007b16 <__cvt+0x3a>
 8007b14:	2103      	movs	r1, #3
 8007b16:	ab03      	add	r3, sp, #12
 8007b18:	9301      	str	r3, [sp, #4]
 8007b1a:	ab02      	add	r3, sp, #8
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	4622      	mov	r2, r4
 8007b20:	4633      	mov	r3, r6
 8007b22:	eeb0 0b48 	vmov.f64	d0, d8
 8007b26:	f000 fe2f 	bl	8008788 <_dtoa_r>
 8007b2a:	2d47      	cmp	r5, #71	@ 0x47
 8007b2c:	d114      	bne.n	8007b58 <__cvt+0x7c>
 8007b2e:	07fb      	lsls	r3, r7, #31
 8007b30:	d50a      	bpl.n	8007b48 <__cvt+0x6c>
 8007b32:	1902      	adds	r2, r0, r4
 8007b34:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b3c:	bf08      	it	eq
 8007b3e:	9203      	streq	r2, [sp, #12]
 8007b40:	2130      	movs	r1, #48	@ 0x30
 8007b42:	9b03      	ldr	r3, [sp, #12]
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d319      	bcc.n	8007b7c <__cvt+0xa0>
 8007b48:	9b03      	ldr	r3, [sp, #12]
 8007b4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b4c:	1a1b      	subs	r3, r3, r0
 8007b4e:	6013      	str	r3, [r2, #0]
 8007b50:	b005      	add	sp, #20
 8007b52:	ecbd 8b02 	vpop	{d8}
 8007b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b58:	2d46      	cmp	r5, #70	@ 0x46
 8007b5a:	eb00 0204 	add.w	r2, r0, r4
 8007b5e:	d1e9      	bne.n	8007b34 <__cvt+0x58>
 8007b60:	7803      	ldrb	r3, [r0, #0]
 8007b62:	2b30      	cmp	r3, #48	@ 0x30
 8007b64:	d107      	bne.n	8007b76 <__cvt+0x9a>
 8007b66:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b6e:	bf1c      	itt	ne
 8007b70:	f1c4 0401 	rsbne	r4, r4, #1
 8007b74:	6034      	strne	r4, [r6, #0]
 8007b76:	6833      	ldr	r3, [r6, #0]
 8007b78:	441a      	add	r2, r3
 8007b7a:	e7db      	b.n	8007b34 <__cvt+0x58>
 8007b7c:	1c5c      	adds	r4, r3, #1
 8007b7e:	9403      	str	r4, [sp, #12]
 8007b80:	7019      	strb	r1, [r3, #0]
 8007b82:	e7de      	b.n	8007b42 <__cvt+0x66>

08007b84 <__exponent>:
 8007b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b86:	2900      	cmp	r1, #0
 8007b88:	bfba      	itte	lt
 8007b8a:	4249      	neglt	r1, r1
 8007b8c:	232d      	movlt	r3, #45	@ 0x2d
 8007b8e:	232b      	movge	r3, #43	@ 0x2b
 8007b90:	2909      	cmp	r1, #9
 8007b92:	7002      	strb	r2, [r0, #0]
 8007b94:	7043      	strb	r3, [r0, #1]
 8007b96:	dd29      	ble.n	8007bec <__exponent+0x68>
 8007b98:	f10d 0307 	add.w	r3, sp, #7
 8007b9c:	461d      	mov	r5, r3
 8007b9e:	270a      	movs	r7, #10
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	fbb1 f6f7 	udiv	r6, r1, r7
 8007ba6:	fb07 1416 	mls	r4, r7, r6, r1
 8007baa:	3430      	adds	r4, #48	@ 0x30
 8007bac:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	2c63      	cmp	r4, #99	@ 0x63
 8007bb4:	f103 33ff 	add.w	r3, r3, #4294967295
 8007bb8:	4631      	mov	r1, r6
 8007bba:	dcf1      	bgt.n	8007ba0 <__exponent+0x1c>
 8007bbc:	3130      	adds	r1, #48	@ 0x30
 8007bbe:	1e94      	subs	r4, r2, #2
 8007bc0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007bc4:	1c41      	adds	r1, r0, #1
 8007bc6:	4623      	mov	r3, r4
 8007bc8:	42ab      	cmp	r3, r5
 8007bca:	d30a      	bcc.n	8007be2 <__exponent+0x5e>
 8007bcc:	f10d 0309 	add.w	r3, sp, #9
 8007bd0:	1a9b      	subs	r3, r3, r2
 8007bd2:	42ac      	cmp	r4, r5
 8007bd4:	bf88      	it	hi
 8007bd6:	2300      	movhi	r3, #0
 8007bd8:	3302      	adds	r3, #2
 8007bda:	4403      	add	r3, r0
 8007bdc:	1a18      	subs	r0, r3, r0
 8007bde:	b003      	add	sp, #12
 8007be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007be2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007be6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007bea:	e7ed      	b.n	8007bc8 <__exponent+0x44>
 8007bec:	2330      	movs	r3, #48	@ 0x30
 8007bee:	3130      	adds	r1, #48	@ 0x30
 8007bf0:	7083      	strb	r3, [r0, #2]
 8007bf2:	70c1      	strb	r1, [r0, #3]
 8007bf4:	1d03      	adds	r3, r0, #4
 8007bf6:	e7f1      	b.n	8007bdc <__exponent+0x58>

08007bf8 <_printf_float>:
 8007bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bfc:	b08d      	sub	sp, #52	@ 0x34
 8007bfe:	460c      	mov	r4, r1
 8007c00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007c04:	4616      	mov	r6, r2
 8007c06:	461f      	mov	r7, r3
 8007c08:	4605      	mov	r5, r0
 8007c0a:	f000 fcbb 	bl	8008584 <_localeconv_r>
 8007c0e:	f8d0 b000 	ldr.w	fp, [r0]
 8007c12:	4658      	mov	r0, fp
 8007c14:	f7f8 fbcc 	bl	80003b0 <strlen>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007c24:	6822      	ldr	r2, [r4, #0]
 8007c26:	9005      	str	r0, [sp, #20]
 8007c28:	3307      	adds	r3, #7
 8007c2a:	f023 0307 	bic.w	r3, r3, #7
 8007c2e:	f103 0108 	add.w	r1, r3, #8
 8007c32:	f8c8 1000 	str.w	r1, [r8]
 8007c36:	ed93 0b00 	vldr	d0, [r3]
 8007c3a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007e98 <_printf_float+0x2a0>
 8007c3e:	eeb0 7bc0 	vabs.f64	d7, d0
 8007c42:	eeb4 7b46 	vcmp.f64	d7, d6
 8007c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c4a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007c4e:	dd24      	ble.n	8007c9a <_printf_float+0xa2>
 8007c50:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c58:	d502      	bpl.n	8007c60 <_printf_float+0x68>
 8007c5a:	232d      	movs	r3, #45	@ 0x2d
 8007c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c60:	498f      	ldr	r1, [pc, #572]	@ (8007ea0 <_printf_float+0x2a8>)
 8007c62:	4b90      	ldr	r3, [pc, #576]	@ (8007ea4 <_printf_float+0x2ac>)
 8007c64:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007c68:	bf8c      	ite	hi
 8007c6a:	4688      	movhi	r8, r1
 8007c6c:	4698      	movls	r8, r3
 8007c6e:	f022 0204 	bic.w	r2, r2, #4
 8007c72:	2303      	movs	r3, #3
 8007c74:	6123      	str	r3, [r4, #16]
 8007c76:	6022      	str	r2, [r4, #0]
 8007c78:	f04f 0a00 	mov.w	sl, #0
 8007c7c:	9700      	str	r7, [sp, #0]
 8007c7e:	4633      	mov	r3, r6
 8007c80:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c82:	4621      	mov	r1, r4
 8007c84:	4628      	mov	r0, r5
 8007c86:	f000 f9d1 	bl	800802c <_printf_common>
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	f040 8089 	bne.w	8007da2 <_printf_float+0x1aa>
 8007c90:	f04f 30ff 	mov.w	r0, #4294967295
 8007c94:	b00d      	add	sp, #52	@ 0x34
 8007c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9a:	eeb4 0b40 	vcmp.f64	d0, d0
 8007c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ca2:	d709      	bvc.n	8007cb8 <_printf_float+0xc0>
 8007ca4:	ee10 3a90 	vmov	r3, s1
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	bfbc      	itt	lt
 8007cac:	232d      	movlt	r3, #45	@ 0x2d
 8007cae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007cb2:	497d      	ldr	r1, [pc, #500]	@ (8007ea8 <_printf_float+0x2b0>)
 8007cb4:	4b7d      	ldr	r3, [pc, #500]	@ (8007eac <_printf_float+0x2b4>)
 8007cb6:	e7d5      	b.n	8007c64 <_printf_float+0x6c>
 8007cb8:	6863      	ldr	r3, [r4, #4]
 8007cba:	1c59      	adds	r1, r3, #1
 8007cbc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007cc0:	d139      	bne.n	8007d36 <_printf_float+0x13e>
 8007cc2:	2306      	movs	r3, #6
 8007cc4:	6063      	str	r3, [r4, #4]
 8007cc6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007cca:	2300      	movs	r3, #0
 8007ccc:	6022      	str	r2, [r4, #0]
 8007cce:	9303      	str	r3, [sp, #12]
 8007cd0:	ab0a      	add	r3, sp, #40	@ 0x28
 8007cd2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007cd6:	ab09      	add	r3, sp, #36	@ 0x24
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	6861      	ldr	r1, [r4, #4]
 8007cdc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	f7ff fefb 	bl	8007adc <__cvt>
 8007ce6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007cec:	4680      	mov	r8, r0
 8007cee:	d129      	bne.n	8007d44 <_printf_float+0x14c>
 8007cf0:	1cc8      	adds	r0, r1, #3
 8007cf2:	db02      	blt.n	8007cfa <_printf_float+0x102>
 8007cf4:	6863      	ldr	r3, [r4, #4]
 8007cf6:	4299      	cmp	r1, r3
 8007cf8:	dd41      	ble.n	8007d7e <_printf_float+0x186>
 8007cfa:	f1a9 0902 	sub.w	r9, r9, #2
 8007cfe:	fa5f f989 	uxtb.w	r9, r9
 8007d02:	3901      	subs	r1, #1
 8007d04:	464a      	mov	r2, r9
 8007d06:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007d0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d0c:	f7ff ff3a 	bl	8007b84 <__exponent>
 8007d10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d12:	1813      	adds	r3, r2, r0
 8007d14:	2a01      	cmp	r2, #1
 8007d16:	4682      	mov	sl, r0
 8007d18:	6123      	str	r3, [r4, #16]
 8007d1a:	dc02      	bgt.n	8007d22 <_printf_float+0x12a>
 8007d1c:	6822      	ldr	r2, [r4, #0]
 8007d1e:	07d2      	lsls	r2, r2, #31
 8007d20:	d501      	bpl.n	8007d26 <_printf_float+0x12e>
 8007d22:	3301      	adds	r3, #1
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d0a6      	beq.n	8007c7c <_printf_float+0x84>
 8007d2e:	232d      	movs	r3, #45	@ 0x2d
 8007d30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d34:	e7a2      	b.n	8007c7c <_printf_float+0x84>
 8007d36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007d3a:	d1c4      	bne.n	8007cc6 <_printf_float+0xce>
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1c2      	bne.n	8007cc6 <_printf_float+0xce>
 8007d40:	2301      	movs	r3, #1
 8007d42:	e7bf      	b.n	8007cc4 <_printf_float+0xcc>
 8007d44:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007d48:	d9db      	bls.n	8007d02 <_printf_float+0x10a>
 8007d4a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007d4e:	d118      	bne.n	8007d82 <_printf_float+0x18a>
 8007d50:	2900      	cmp	r1, #0
 8007d52:	6863      	ldr	r3, [r4, #4]
 8007d54:	dd0b      	ble.n	8007d6e <_printf_float+0x176>
 8007d56:	6121      	str	r1, [r4, #16]
 8007d58:	b913      	cbnz	r3, 8007d60 <_printf_float+0x168>
 8007d5a:	6822      	ldr	r2, [r4, #0]
 8007d5c:	07d0      	lsls	r0, r2, #31
 8007d5e:	d502      	bpl.n	8007d66 <_printf_float+0x16e>
 8007d60:	3301      	adds	r3, #1
 8007d62:	440b      	add	r3, r1
 8007d64:	6123      	str	r3, [r4, #16]
 8007d66:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007d68:	f04f 0a00 	mov.w	sl, #0
 8007d6c:	e7db      	b.n	8007d26 <_printf_float+0x12e>
 8007d6e:	b913      	cbnz	r3, 8007d76 <_printf_float+0x17e>
 8007d70:	6822      	ldr	r2, [r4, #0]
 8007d72:	07d2      	lsls	r2, r2, #31
 8007d74:	d501      	bpl.n	8007d7a <_printf_float+0x182>
 8007d76:	3302      	adds	r3, #2
 8007d78:	e7f4      	b.n	8007d64 <_printf_float+0x16c>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e7f2      	b.n	8007d64 <_printf_float+0x16c>
 8007d7e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007d82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d84:	4299      	cmp	r1, r3
 8007d86:	db05      	blt.n	8007d94 <_printf_float+0x19c>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	6121      	str	r1, [r4, #16]
 8007d8c:	07d8      	lsls	r0, r3, #31
 8007d8e:	d5ea      	bpl.n	8007d66 <_printf_float+0x16e>
 8007d90:	1c4b      	adds	r3, r1, #1
 8007d92:	e7e7      	b.n	8007d64 <_printf_float+0x16c>
 8007d94:	2900      	cmp	r1, #0
 8007d96:	bfd4      	ite	le
 8007d98:	f1c1 0202 	rsble	r2, r1, #2
 8007d9c:	2201      	movgt	r2, #1
 8007d9e:	4413      	add	r3, r2
 8007da0:	e7e0      	b.n	8007d64 <_printf_float+0x16c>
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	055a      	lsls	r2, r3, #21
 8007da6:	d407      	bmi.n	8007db8 <_printf_float+0x1c0>
 8007da8:	6923      	ldr	r3, [r4, #16]
 8007daa:	4642      	mov	r2, r8
 8007dac:	4631      	mov	r1, r6
 8007dae:	4628      	mov	r0, r5
 8007db0:	47b8      	blx	r7
 8007db2:	3001      	adds	r0, #1
 8007db4:	d12a      	bne.n	8007e0c <_printf_float+0x214>
 8007db6:	e76b      	b.n	8007c90 <_printf_float+0x98>
 8007db8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007dbc:	f240 80e0 	bls.w	8007f80 <_printf_float+0x388>
 8007dc0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007dc4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dcc:	d133      	bne.n	8007e36 <_printf_float+0x23e>
 8007dce:	4a38      	ldr	r2, [pc, #224]	@ (8007eb0 <_printf_float+0x2b8>)
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	47b8      	blx	r7
 8007dd8:	3001      	adds	r0, #1
 8007dda:	f43f af59 	beq.w	8007c90 <_printf_float+0x98>
 8007dde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007de2:	4543      	cmp	r3, r8
 8007de4:	db02      	blt.n	8007dec <_printf_float+0x1f4>
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	07d8      	lsls	r0, r3, #31
 8007dea:	d50f      	bpl.n	8007e0c <_printf_float+0x214>
 8007dec:	9b05      	ldr	r3, [sp, #20]
 8007dee:	465a      	mov	r2, fp
 8007df0:	4631      	mov	r1, r6
 8007df2:	4628      	mov	r0, r5
 8007df4:	47b8      	blx	r7
 8007df6:	3001      	adds	r0, #1
 8007df8:	f43f af4a 	beq.w	8007c90 <_printf_float+0x98>
 8007dfc:	f04f 0900 	mov.w	r9, #0
 8007e00:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e04:	f104 0a1a 	add.w	sl, r4, #26
 8007e08:	45c8      	cmp	r8, r9
 8007e0a:	dc09      	bgt.n	8007e20 <_printf_float+0x228>
 8007e0c:	6823      	ldr	r3, [r4, #0]
 8007e0e:	079b      	lsls	r3, r3, #30
 8007e10:	f100 8107 	bmi.w	8008022 <_printf_float+0x42a>
 8007e14:	68e0      	ldr	r0, [r4, #12]
 8007e16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e18:	4298      	cmp	r0, r3
 8007e1a:	bfb8      	it	lt
 8007e1c:	4618      	movlt	r0, r3
 8007e1e:	e739      	b.n	8007c94 <_printf_float+0x9c>
 8007e20:	2301      	movs	r3, #1
 8007e22:	4652      	mov	r2, sl
 8007e24:	4631      	mov	r1, r6
 8007e26:	4628      	mov	r0, r5
 8007e28:	47b8      	blx	r7
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	f43f af30 	beq.w	8007c90 <_printf_float+0x98>
 8007e30:	f109 0901 	add.w	r9, r9, #1
 8007e34:	e7e8      	b.n	8007e08 <_printf_float+0x210>
 8007e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	dc3b      	bgt.n	8007eb4 <_printf_float+0x2bc>
 8007e3c:	4a1c      	ldr	r2, [pc, #112]	@ (8007eb0 <_printf_float+0x2b8>)
 8007e3e:	2301      	movs	r3, #1
 8007e40:	4631      	mov	r1, r6
 8007e42:	4628      	mov	r0, r5
 8007e44:	47b8      	blx	r7
 8007e46:	3001      	adds	r0, #1
 8007e48:	f43f af22 	beq.w	8007c90 <_printf_float+0x98>
 8007e4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007e50:	ea59 0303 	orrs.w	r3, r9, r3
 8007e54:	d102      	bne.n	8007e5c <_printf_float+0x264>
 8007e56:	6823      	ldr	r3, [r4, #0]
 8007e58:	07d9      	lsls	r1, r3, #31
 8007e5a:	d5d7      	bpl.n	8007e0c <_printf_float+0x214>
 8007e5c:	9b05      	ldr	r3, [sp, #20]
 8007e5e:	465a      	mov	r2, fp
 8007e60:	4631      	mov	r1, r6
 8007e62:	4628      	mov	r0, r5
 8007e64:	47b8      	blx	r7
 8007e66:	3001      	adds	r0, #1
 8007e68:	f43f af12 	beq.w	8007c90 <_printf_float+0x98>
 8007e6c:	f04f 0a00 	mov.w	sl, #0
 8007e70:	f104 0b1a 	add.w	fp, r4, #26
 8007e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e76:	425b      	negs	r3, r3
 8007e78:	4553      	cmp	r3, sl
 8007e7a:	dc01      	bgt.n	8007e80 <_printf_float+0x288>
 8007e7c:	464b      	mov	r3, r9
 8007e7e:	e794      	b.n	8007daa <_printf_float+0x1b2>
 8007e80:	2301      	movs	r3, #1
 8007e82:	465a      	mov	r2, fp
 8007e84:	4631      	mov	r1, r6
 8007e86:	4628      	mov	r0, r5
 8007e88:	47b8      	blx	r7
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	f43f af00 	beq.w	8007c90 <_printf_float+0x98>
 8007e90:	f10a 0a01 	add.w	sl, sl, #1
 8007e94:	e7ee      	b.n	8007e74 <_printf_float+0x27c>
 8007e96:	bf00      	nop
 8007e98:	ffffffff 	.word	0xffffffff
 8007e9c:	7fefffff 	.word	0x7fefffff
 8007ea0:	0800a38c 	.word	0x0800a38c
 8007ea4:	0800a388 	.word	0x0800a388
 8007ea8:	0800a394 	.word	0x0800a394
 8007eac:	0800a390 	.word	0x0800a390
 8007eb0:	0800a398 	.word	0x0800a398
 8007eb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007eb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007eba:	4553      	cmp	r3, sl
 8007ebc:	bfa8      	it	ge
 8007ebe:	4653      	movge	r3, sl
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	4699      	mov	r9, r3
 8007ec4:	dc37      	bgt.n	8007f36 <_printf_float+0x33e>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	9307      	str	r3, [sp, #28]
 8007eca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ece:	f104 021a 	add.w	r2, r4, #26
 8007ed2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ed4:	9907      	ldr	r1, [sp, #28]
 8007ed6:	9306      	str	r3, [sp, #24]
 8007ed8:	eba3 0309 	sub.w	r3, r3, r9
 8007edc:	428b      	cmp	r3, r1
 8007ede:	dc31      	bgt.n	8007f44 <_printf_float+0x34c>
 8007ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ee2:	459a      	cmp	sl, r3
 8007ee4:	dc3b      	bgt.n	8007f5e <_printf_float+0x366>
 8007ee6:	6823      	ldr	r3, [r4, #0]
 8007ee8:	07da      	lsls	r2, r3, #31
 8007eea:	d438      	bmi.n	8007f5e <_printf_float+0x366>
 8007eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eee:	ebaa 0903 	sub.w	r9, sl, r3
 8007ef2:	9b06      	ldr	r3, [sp, #24]
 8007ef4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ef8:	4599      	cmp	r9, r3
 8007efa:	bfa8      	it	ge
 8007efc:	4699      	movge	r9, r3
 8007efe:	f1b9 0f00 	cmp.w	r9, #0
 8007f02:	dc34      	bgt.n	8007f6e <_printf_float+0x376>
 8007f04:	f04f 0800 	mov.w	r8, #0
 8007f08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f0c:	f104 0b1a 	add.w	fp, r4, #26
 8007f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f12:	ebaa 0303 	sub.w	r3, sl, r3
 8007f16:	eba3 0309 	sub.w	r3, r3, r9
 8007f1a:	4543      	cmp	r3, r8
 8007f1c:	f77f af76 	ble.w	8007e0c <_printf_float+0x214>
 8007f20:	2301      	movs	r3, #1
 8007f22:	465a      	mov	r2, fp
 8007f24:	4631      	mov	r1, r6
 8007f26:	4628      	mov	r0, r5
 8007f28:	47b8      	blx	r7
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	f43f aeb0 	beq.w	8007c90 <_printf_float+0x98>
 8007f30:	f108 0801 	add.w	r8, r8, #1
 8007f34:	e7ec      	b.n	8007f10 <_printf_float+0x318>
 8007f36:	4642      	mov	r2, r8
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	47b8      	blx	r7
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d1c1      	bne.n	8007ec6 <_printf_float+0x2ce>
 8007f42:	e6a5      	b.n	8007c90 <_printf_float+0x98>
 8007f44:	2301      	movs	r3, #1
 8007f46:	4631      	mov	r1, r6
 8007f48:	4628      	mov	r0, r5
 8007f4a:	9206      	str	r2, [sp, #24]
 8007f4c:	47b8      	blx	r7
 8007f4e:	3001      	adds	r0, #1
 8007f50:	f43f ae9e 	beq.w	8007c90 <_printf_float+0x98>
 8007f54:	9b07      	ldr	r3, [sp, #28]
 8007f56:	9a06      	ldr	r2, [sp, #24]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	9307      	str	r3, [sp, #28]
 8007f5c:	e7b9      	b.n	8007ed2 <_printf_float+0x2da>
 8007f5e:	9b05      	ldr	r3, [sp, #20]
 8007f60:	465a      	mov	r2, fp
 8007f62:	4631      	mov	r1, r6
 8007f64:	4628      	mov	r0, r5
 8007f66:	47b8      	blx	r7
 8007f68:	3001      	adds	r0, #1
 8007f6a:	d1bf      	bne.n	8007eec <_printf_float+0x2f4>
 8007f6c:	e690      	b.n	8007c90 <_printf_float+0x98>
 8007f6e:	9a06      	ldr	r2, [sp, #24]
 8007f70:	464b      	mov	r3, r9
 8007f72:	4442      	add	r2, r8
 8007f74:	4631      	mov	r1, r6
 8007f76:	4628      	mov	r0, r5
 8007f78:	47b8      	blx	r7
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	d1c2      	bne.n	8007f04 <_printf_float+0x30c>
 8007f7e:	e687      	b.n	8007c90 <_printf_float+0x98>
 8007f80:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007f84:	f1b9 0f01 	cmp.w	r9, #1
 8007f88:	dc01      	bgt.n	8007f8e <_printf_float+0x396>
 8007f8a:	07db      	lsls	r3, r3, #31
 8007f8c:	d536      	bpl.n	8007ffc <_printf_float+0x404>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	4642      	mov	r2, r8
 8007f92:	4631      	mov	r1, r6
 8007f94:	4628      	mov	r0, r5
 8007f96:	47b8      	blx	r7
 8007f98:	3001      	adds	r0, #1
 8007f9a:	f43f ae79 	beq.w	8007c90 <_printf_float+0x98>
 8007f9e:	9b05      	ldr	r3, [sp, #20]
 8007fa0:	465a      	mov	r2, fp
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	47b8      	blx	r7
 8007fa8:	3001      	adds	r0, #1
 8007faa:	f43f ae71 	beq.w	8007c90 <_printf_float+0x98>
 8007fae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007fb2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fba:	f109 39ff 	add.w	r9, r9, #4294967295
 8007fbe:	d018      	beq.n	8007ff2 <_printf_float+0x3fa>
 8007fc0:	464b      	mov	r3, r9
 8007fc2:	f108 0201 	add.w	r2, r8, #1
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	4628      	mov	r0, r5
 8007fca:	47b8      	blx	r7
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d10c      	bne.n	8007fea <_printf_float+0x3f2>
 8007fd0:	e65e      	b.n	8007c90 <_printf_float+0x98>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	465a      	mov	r2, fp
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4628      	mov	r0, r5
 8007fda:	47b8      	blx	r7
 8007fdc:	3001      	adds	r0, #1
 8007fde:	f43f ae57 	beq.w	8007c90 <_printf_float+0x98>
 8007fe2:	f108 0801 	add.w	r8, r8, #1
 8007fe6:	45c8      	cmp	r8, r9
 8007fe8:	dbf3      	blt.n	8007fd2 <_printf_float+0x3da>
 8007fea:	4653      	mov	r3, sl
 8007fec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ff0:	e6dc      	b.n	8007dac <_printf_float+0x1b4>
 8007ff2:	f04f 0800 	mov.w	r8, #0
 8007ff6:	f104 0b1a 	add.w	fp, r4, #26
 8007ffa:	e7f4      	b.n	8007fe6 <_printf_float+0x3ee>
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	4642      	mov	r2, r8
 8008000:	e7e1      	b.n	8007fc6 <_printf_float+0x3ce>
 8008002:	2301      	movs	r3, #1
 8008004:	464a      	mov	r2, r9
 8008006:	4631      	mov	r1, r6
 8008008:	4628      	mov	r0, r5
 800800a:	47b8      	blx	r7
 800800c:	3001      	adds	r0, #1
 800800e:	f43f ae3f 	beq.w	8007c90 <_printf_float+0x98>
 8008012:	f108 0801 	add.w	r8, r8, #1
 8008016:	68e3      	ldr	r3, [r4, #12]
 8008018:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800801a:	1a5b      	subs	r3, r3, r1
 800801c:	4543      	cmp	r3, r8
 800801e:	dcf0      	bgt.n	8008002 <_printf_float+0x40a>
 8008020:	e6f8      	b.n	8007e14 <_printf_float+0x21c>
 8008022:	f04f 0800 	mov.w	r8, #0
 8008026:	f104 0919 	add.w	r9, r4, #25
 800802a:	e7f4      	b.n	8008016 <_printf_float+0x41e>

0800802c <_printf_common>:
 800802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008030:	4616      	mov	r6, r2
 8008032:	4698      	mov	r8, r3
 8008034:	688a      	ldr	r2, [r1, #8]
 8008036:	690b      	ldr	r3, [r1, #16]
 8008038:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800803c:	4293      	cmp	r3, r2
 800803e:	bfb8      	it	lt
 8008040:	4613      	movlt	r3, r2
 8008042:	6033      	str	r3, [r6, #0]
 8008044:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008048:	4607      	mov	r7, r0
 800804a:	460c      	mov	r4, r1
 800804c:	b10a      	cbz	r2, 8008052 <_printf_common+0x26>
 800804e:	3301      	adds	r3, #1
 8008050:	6033      	str	r3, [r6, #0]
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	0699      	lsls	r1, r3, #26
 8008056:	bf42      	ittt	mi
 8008058:	6833      	ldrmi	r3, [r6, #0]
 800805a:	3302      	addmi	r3, #2
 800805c:	6033      	strmi	r3, [r6, #0]
 800805e:	6825      	ldr	r5, [r4, #0]
 8008060:	f015 0506 	ands.w	r5, r5, #6
 8008064:	d106      	bne.n	8008074 <_printf_common+0x48>
 8008066:	f104 0a19 	add.w	sl, r4, #25
 800806a:	68e3      	ldr	r3, [r4, #12]
 800806c:	6832      	ldr	r2, [r6, #0]
 800806e:	1a9b      	subs	r3, r3, r2
 8008070:	42ab      	cmp	r3, r5
 8008072:	dc26      	bgt.n	80080c2 <_printf_common+0x96>
 8008074:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008078:	6822      	ldr	r2, [r4, #0]
 800807a:	3b00      	subs	r3, #0
 800807c:	bf18      	it	ne
 800807e:	2301      	movne	r3, #1
 8008080:	0692      	lsls	r2, r2, #26
 8008082:	d42b      	bmi.n	80080dc <_printf_common+0xb0>
 8008084:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008088:	4641      	mov	r1, r8
 800808a:	4638      	mov	r0, r7
 800808c:	47c8      	blx	r9
 800808e:	3001      	adds	r0, #1
 8008090:	d01e      	beq.n	80080d0 <_printf_common+0xa4>
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	6922      	ldr	r2, [r4, #16]
 8008096:	f003 0306 	and.w	r3, r3, #6
 800809a:	2b04      	cmp	r3, #4
 800809c:	bf02      	ittt	eq
 800809e:	68e5      	ldreq	r5, [r4, #12]
 80080a0:	6833      	ldreq	r3, [r6, #0]
 80080a2:	1aed      	subeq	r5, r5, r3
 80080a4:	68a3      	ldr	r3, [r4, #8]
 80080a6:	bf0c      	ite	eq
 80080a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080ac:	2500      	movne	r5, #0
 80080ae:	4293      	cmp	r3, r2
 80080b0:	bfc4      	itt	gt
 80080b2:	1a9b      	subgt	r3, r3, r2
 80080b4:	18ed      	addgt	r5, r5, r3
 80080b6:	2600      	movs	r6, #0
 80080b8:	341a      	adds	r4, #26
 80080ba:	42b5      	cmp	r5, r6
 80080bc:	d11a      	bne.n	80080f4 <_printf_common+0xc8>
 80080be:	2000      	movs	r0, #0
 80080c0:	e008      	b.n	80080d4 <_printf_common+0xa8>
 80080c2:	2301      	movs	r3, #1
 80080c4:	4652      	mov	r2, sl
 80080c6:	4641      	mov	r1, r8
 80080c8:	4638      	mov	r0, r7
 80080ca:	47c8      	blx	r9
 80080cc:	3001      	adds	r0, #1
 80080ce:	d103      	bne.n	80080d8 <_printf_common+0xac>
 80080d0:	f04f 30ff 	mov.w	r0, #4294967295
 80080d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080d8:	3501      	adds	r5, #1
 80080da:	e7c6      	b.n	800806a <_printf_common+0x3e>
 80080dc:	18e1      	adds	r1, r4, r3
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	2030      	movs	r0, #48	@ 0x30
 80080e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080e6:	4422      	add	r2, r4
 80080e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080f0:	3302      	adds	r3, #2
 80080f2:	e7c7      	b.n	8008084 <_printf_common+0x58>
 80080f4:	2301      	movs	r3, #1
 80080f6:	4622      	mov	r2, r4
 80080f8:	4641      	mov	r1, r8
 80080fa:	4638      	mov	r0, r7
 80080fc:	47c8      	blx	r9
 80080fe:	3001      	adds	r0, #1
 8008100:	d0e6      	beq.n	80080d0 <_printf_common+0xa4>
 8008102:	3601      	adds	r6, #1
 8008104:	e7d9      	b.n	80080ba <_printf_common+0x8e>
	...

08008108 <_printf_i>:
 8008108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800810c:	7e0f      	ldrb	r7, [r1, #24]
 800810e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008110:	2f78      	cmp	r7, #120	@ 0x78
 8008112:	4691      	mov	r9, r2
 8008114:	4680      	mov	r8, r0
 8008116:	460c      	mov	r4, r1
 8008118:	469a      	mov	sl, r3
 800811a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800811e:	d807      	bhi.n	8008130 <_printf_i+0x28>
 8008120:	2f62      	cmp	r7, #98	@ 0x62
 8008122:	d80a      	bhi.n	800813a <_printf_i+0x32>
 8008124:	2f00      	cmp	r7, #0
 8008126:	f000 80d1 	beq.w	80082cc <_printf_i+0x1c4>
 800812a:	2f58      	cmp	r7, #88	@ 0x58
 800812c:	f000 80b8 	beq.w	80082a0 <_printf_i+0x198>
 8008130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008134:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008138:	e03a      	b.n	80081b0 <_printf_i+0xa8>
 800813a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800813e:	2b15      	cmp	r3, #21
 8008140:	d8f6      	bhi.n	8008130 <_printf_i+0x28>
 8008142:	a101      	add	r1, pc, #4	@ (adr r1, 8008148 <_printf_i+0x40>)
 8008144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008148:	080081a1 	.word	0x080081a1
 800814c:	080081b5 	.word	0x080081b5
 8008150:	08008131 	.word	0x08008131
 8008154:	08008131 	.word	0x08008131
 8008158:	08008131 	.word	0x08008131
 800815c:	08008131 	.word	0x08008131
 8008160:	080081b5 	.word	0x080081b5
 8008164:	08008131 	.word	0x08008131
 8008168:	08008131 	.word	0x08008131
 800816c:	08008131 	.word	0x08008131
 8008170:	08008131 	.word	0x08008131
 8008174:	080082b3 	.word	0x080082b3
 8008178:	080081df 	.word	0x080081df
 800817c:	0800826d 	.word	0x0800826d
 8008180:	08008131 	.word	0x08008131
 8008184:	08008131 	.word	0x08008131
 8008188:	080082d5 	.word	0x080082d5
 800818c:	08008131 	.word	0x08008131
 8008190:	080081df 	.word	0x080081df
 8008194:	08008131 	.word	0x08008131
 8008198:	08008131 	.word	0x08008131
 800819c:	08008275 	.word	0x08008275
 80081a0:	6833      	ldr	r3, [r6, #0]
 80081a2:	1d1a      	adds	r2, r3, #4
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	6032      	str	r2, [r6, #0]
 80081a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80081b0:	2301      	movs	r3, #1
 80081b2:	e09c      	b.n	80082ee <_printf_i+0x1e6>
 80081b4:	6833      	ldr	r3, [r6, #0]
 80081b6:	6820      	ldr	r0, [r4, #0]
 80081b8:	1d19      	adds	r1, r3, #4
 80081ba:	6031      	str	r1, [r6, #0]
 80081bc:	0606      	lsls	r6, r0, #24
 80081be:	d501      	bpl.n	80081c4 <_printf_i+0xbc>
 80081c0:	681d      	ldr	r5, [r3, #0]
 80081c2:	e003      	b.n	80081cc <_printf_i+0xc4>
 80081c4:	0645      	lsls	r5, r0, #25
 80081c6:	d5fb      	bpl.n	80081c0 <_printf_i+0xb8>
 80081c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081cc:	2d00      	cmp	r5, #0
 80081ce:	da03      	bge.n	80081d8 <_printf_i+0xd0>
 80081d0:	232d      	movs	r3, #45	@ 0x2d
 80081d2:	426d      	negs	r5, r5
 80081d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081d8:	4858      	ldr	r0, [pc, #352]	@ (800833c <_printf_i+0x234>)
 80081da:	230a      	movs	r3, #10
 80081dc:	e011      	b.n	8008202 <_printf_i+0xfa>
 80081de:	6821      	ldr	r1, [r4, #0]
 80081e0:	6833      	ldr	r3, [r6, #0]
 80081e2:	0608      	lsls	r0, r1, #24
 80081e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80081e8:	d402      	bmi.n	80081f0 <_printf_i+0xe8>
 80081ea:	0649      	lsls	r1, r1, #25
 80081ec:	bf48      	it	mi
 80081ee:	b2ad      	uxthmi	r5, r5
 80081f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80081f2:	4852      	ldr	r0, [pc, #328]	@ (800833c <_printf_i+0x234>)
 80081f4:	6033      	str	r3, [r6, #0]
 80081f6:	bf14      	ite	ne
 80081f8:	230a      	movne	r3, #10
 80081fa:	2308      	moveq	r3, #8
 80081fc:	2100      	movs	r1, #0
 80081fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008202:	6866      	ldr	r6, [r4, #4]
 8008204:	60a6      	str	r6, [r4, #8]
 8008206:	2e00      	cmp	r6, #0
 8008208:	db05      	blt.n	8008216 <_printf_i+0x10e>
 800820a:	6821      	ldr	r1, [r4, #0]
 800820c:	432e      	orrs	r6, r5
 800820e:	f021 0104 	bic.w	r1, r1, #4
 8008212:	6021      	str	r1, [r4, #0]
 8008214:	d04b      	beq.n	80082ae <_printf_i+0x1a6>
 8008216:	4616      	mov	r6, r2
 8008218:	fbb5 f1f3 	udiv	r1, r5, r3
 800821c:	fb03 5711 	mls	r7, r3, r1, r5
 8008220:	5dc7      	ldrb	r7, [r0, r7]
 8008222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008226:	462f      	mov	r7, r5
 8008228:	42bb      	cmp	r3, r7
 800822a:	460d      	mov	r5, r1
 800822c:	d9f4      	bls.n	8008218 <_printf_i+0x110>
 800822e:	2b08      	cmp	r3, #8
 8008230:	d10b      	bne.n	800824a <_printf_i+0x142>
 8008232:	6823      	ldr	r3, [r4, #0]
 8008234:	07df      	lsls	r7, r3, #31
 8008236:	d508      	bpl.n	800824a <_printf_i+0x142>
 8008238:	6923      	ldr	r3, [r4, #16]
 800823a:	6861      	ldr	r1, [r4, #4]
 800823c:	4299      	cmp	r1, r3
 800823e:	bfde      	ittt	le
 8008240:	2330      	movle	r3, #48	@ 0x30
 8008242:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800824a:	1b92      	subs	r2, r2, r6
 800824c:	6122      	str	r2, [r4, #16]
 800824e:	f8cd a000 	str.w	sl, [sp]
 8008252:	464b      	mov	r3, r9
 8008254:	aa03      	add	r2, sp, #12
 8008256:	4621      	mov	r1, r4
 8008258:	4640      	mov	r0, r8
 800825a:	f7ff fee7 	bl	800802c <_printf_common>
 800825e:	3001      	adds	r0, #1
 8008260:	d14a      	bne.n	80082f8 <_printf_i+0x1f0>
 8008262:	f04f 30ff 	mov.w	r0, #4294967295
 8008266:	b004      	add	sp, #16
 8008268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800826c:	6823      	ldr	r3, [r4, #0]
 800826e:	f043 0320 	orr.w	r3, r3, #32
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	4832      	ldr	r0, [pc, #200]	@ (8008340 <_printf_i+0x238>)
 8008276:	2778      	movs	r7, #120	@ 0x78
 8008278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	6831      	ldr	r1, [r6, #0]
 8008280:	061f      	lsls	r7, r3, #24
 8008282:	f851 5b04 	ldr.w	r5, [r1], #4
 8008286:	d402      	bmi.n	800828e <_printf_i+0x186>
 8008288:	065f      	lsls	r7, r3, #25
 800828a:	bf48      	it	mi
 800828c:	b2ad      	uxthmi	r5, r5
 800828e:	6031      	str	r1, [r6, #0]
 8008290:	07d9      	lsls	r1, r3, #31
 8008292:	bf44      	itt	mi
 8008294:	f043 0320 	orrmi.w	r3, r3, #32
 8008298:	6023      	strmi	r3, [r4, #0]
 800829a:	b11d      	cbz	r5, 80082a4 <_printf_i+0x19c>
 800829c:	2310      	movs	r3, #16
 800829e:	e7ad      	b.n	80081fc <_printf_i+0xf4>
 80082a0:	4826      	ldr	r0, [pc, #152]	@ (800833c <_printf_i+0x234>)
 80082a2:	e7e9      	b.n	8008278 <_printf_i+0x170>
 80082a4:	6823      	ldr	r3, [r4, #0]
 80082a6:	f023 0320 	bic.w	r3, r3, #32
 80082aa:	6023      	str	r3, [r4, #0]
 80082ac:	e7f6      	b.n	800829c <_printf_i+0x194>
 80082ae:	4616      	mov	r6, r2
 80082b0:	e7bd      	b.n	800822e <_printf_i+0x126>
 80082b2:	6833      	ldr	r3, [r6, #0]
 80082b4:	6825      	ldr	r5, [r4, #0]
 80082b6:	6961      	ldr	r1, [r4, #20]
 80082b8:	1d18      	adds	r0, r3, #4
 80082ba:	6030      	str	r0, [r6, #0]
 80082bc:	062e      	lsls	r6, r5, #24
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	d501      	bpl.n	80082c6 <_printf_i+0x1be>
 80082c2:	6019      	str	r1, [r3, #0]
 80082c4:	e002      	b.n	80082cc <_printf_i+0x1c4>
 80082c6:	0668      	lsls	r0, r5, #25
 80082c8:	d5fb      	bpl.n	80082c2 <_printf_i+0x1ba>
 80082ca:	8019      	strh	r1, [r3, #0]
 80082cc:	2300      	movs	r3, #0
 80082ce:	6123      	str	r3, [r4, #16]
 80082d0:	4616      	mov	r6, r2
 80082d2:	e7bc      	b.n	800824e <_printf_i+0x146>
 80082d4:	6833      	ldr	r3, [r6, #0]
 80082d6:	1d1a      	adds	r2, r3, #4
 80082d8:	6032      	str	r2, [r6, #0]
 80082da:	681e      	ldr	r6, [r3, #0]
 80082dc:	6862      	ldr	r2, [r4, #4]
 80082de:	2100      	movs	r1, #0
 80082e0:	4630      	mov	r0, r6
 80082e2:	f7f8 f815 	bl	8000310 <memchr>
 80082e6:	b108      	cbz	r0, 80082ec <_printf_i+0x1e4>
 80082e8:	1b80      	subs	r0, r0, r6
 80082ea:	6060      	str	r0, [r4, #4]
 80082ec:	6863      	ldr	r3, [r4, #4]
 80082ee:	6123      	str	r3, [r4, #16]
 80082f0:	2300      	movs	r3, #0
 80082f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082f6:	e7aa      	b.n	800824e <_printf_i+0x146>
 80082f8:	6923      	ldr	r3, [r4, #16]
 80082fa:	4632      	mov	r2, r6
 80082fc:	4649      	mov	r1, r9
 80082fe:	4640      	mov	r0, r8
 8008300:	47d0      	blx	sl
 8008302:	3001      	adds	r0, #1
 8008304:	d0ad      	beq.n	8008262 <_printf_i+0x15a>
 8008306:	6823      	ldr	r3, [r4, #0]
 8008308:	079b      	lsls	r3, r3, #30
 800830a:	d413      	bmi.n	8008334 <_printf_i+0x22c>
 800830c:	68e0      	ldr	r0, [r4, #12]
 800830e:	9b03      	ldr	r3, [sp, #12]
 8008310:	4298      	cmp	r0, r3
 8008312:	bfb8      	it	lt
 8008314:	4618      	movlt	r0, r3
 8008316:	e7a6      	b.n	8008266 <_printf_i+0x15e>
 8008318:	2301      	movs	r3, #1
 800831a:	4632      	mov	r2, r6
 800831c:	4649      	mov	r1, r9
 800831e:	4640      	mov	r0, r8
 8008320:	47d0      	blx	sl
 8008322:	3001      	adds	r0, #1
 8008324:	d09d      	beq.n	8008262 <_printf_i+0x15a>
 8008326:	3501      	adds	r5, #1
 8008328:	68e3      	ldr	r3, [r4, #12]
 800832a:	9903      	ldr	r1, [sp, #12]
 800832c:	1a5b      	subs	r3, r3, r1
 800832e:	42ab      	cmp	r3, r5
 8008330:	dcf2      	bgt.n	8008318 <_printf_i+0x210>
 8008332:	e7eb      	b.n	800830c <_printf_i+0x204>
 8008334:	2500      	movs	r5, #0
 8008336:	f104 0619 	add.w	r6, r4, #25
 800833a:	e7f5      	b.n	8008328 <_printf_i+0x220>
 800833c:	0800a39a 	.word	0x0800a39a
 8008340:	0800a3ab 	.word	0x0800a3ab

08008344 <std>:
 8008344:	2300      	movs	r3, #0
 8008346:	b510      	push	{r4, lr}
 8008348:	4604      	mov	r4, r0
 800834a:	e9c0 3300 	strd	r3, r3, [r0]
 800834e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008352:	6083      	str	r3, [r0, #8]
 8008354:	8181      	strh	r1, [r0, #12]
 8008356:	6643      	str	r3, [r0, #100]	@ 0x64
 8008358:	81c2      	strh	r2, [r0, #14]
 800835a:	6183      	str	r3, [r0, #24]
 800835c:	4619      	mov	r1, r3
 800835e:	2208      	movs	r2, #8
 8008360:	305c      	adds	r0, #92	@ 0x5c
 8008362:	f000 f906 	bl	8008572 <memset>
 8008366:	4b0d      	ldr	r3, [pc, #52]	@ (800839c <std+0x58>)
 8008368:	6263      	str	r3, [r4, #36]	@ 0x24
 800836a:	4b0d      	ldr	r3, [pc, #52]	@ (80083a0 <std+0x5c>)
 800836c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800836e:	4b0d      	ldr	r3, [pc, #52]	@ (80083a4 <std+0x60>)
 8008370:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008372:	4b0d      	ldr	r3, [pc, #52]	@ (80083a8 <std+0x64>)
 8008374:	6323      	str	r3, [r4, #48]	@ 0x30
 8008376:	4b0d      	ldr	r3, [pc, #52]	@ (80083ac <std+0x68>)
 8008378:	6224      	str	r4, [r4, #32]
 800837a:	429c      	cmp	r4, r3
 800837c:	d006      	beq.n	800838c <std+0x48>
 800837e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008382:	4294      	cmp	r4, r2
 8008384:	d002      	beq.n	800838c <std+0x48>
 8008386:	33d0      	adds	r3, #208	@ 0xd0
 8008388:	429c      	cmp	r4, r3
 800838a:	d105      	bne.n	8008398 <std+0x54>
 800838c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008394:	f000 b96a 	b.w	800866c <__retarget_lock_init_recursive>
 8008398:	bd10      	pop	{r4, pc}
 800839a:	bf00      	nop
 800839c:	080084ed 	.word	0x080084ed
 80083a0:	0800850f 	.word	0x0800850f
 80083a4:	08008547 	.word	0x08008547
 80083a8:	0800856b 	.word	0x0800856b
 80083ac:	2400030c 	.word	0x2400030c

080083b0 <stdio_exit_handler>:
 80083b0:	4a02      	ldr	r2, [pc, #8]	@ (80083bc <stdio_exit_handler+0xc>)
 80083b2:	4903      	ldr	r1, [pc, #12]	@ (80083c0 <stdio_exit_handler+0x10>)
 80083b4:	4803      	ldr	r0, [pc, #12]	@ (80083c4 <stdio_exit_handler+0x14>)
 80083b6:	f000 b869 	b.w	800848c <_fwalk_sglue>
 80083ba:	bf00      	nop
 80083bc:	2400001c 	.word	0x2400001c
 80083c0:	08009ec5 	.word	0x08009ec5
 80083c4:	2400002c 	.word	0x2400002c

080083c8 <cleanup_stdio>:
 80083c8:	6841      	ldr	r1, [r0, #4]
 80083ca:	4b0c      	ldr	r3, [pc, #48]	@ (80083fc <cleanup_stdio+0x34>)
 80083cc:	4299      	cmp	r1, r3
 80083ce:	b510      	push	{r4, lr}
 80083d0:	4604      	mov	r4, r0
 80083d2:	d001      	beq.n	80083d8 <cleanup_stdio+0x10>
 80083d4:	f001 fd76 	bl	8009ec4 <_fflush_r>
 80083d8:	68a1      	ldr	r1, [r4, #8]
 80083da:	4b09      	ldr	r3, [pc, #36]	@ (8008400 <cleanup_stdio+0x38>)
 80083dc:	4299      	cmp	r1, r3
 80083de:	d002      	beq.n	80083e6 <cleanup_stdio+0x1e>
 80083e0:	4620      	mov	r0, r4
 80083e2:	f001 fd6f 	bl	8009ec4 <_fflush_r>
 80083e6:	68e1      	ldr	r1, [r4, #12]
 80083e8:	4b06      	ldr	r3, [pc, #24]	@ (8008404 <cleanup_stdio+0x3c>)
 80083ea:	4299      	cmp	r1, r3
 80083ec:	d004      	beq.n	80083f8 <cleanup_stdio+0x30>
 80083ee:	4620      	mov	r0, r4
 80083f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083f4:	f001 bd66 	b.w	8009ec4 <_fflush_r>
 80083f8:	bd10      	pop	{r4, pc}
 80083fa:	bf00      	nop
 80083fc:	2400030c 	.word	0x2400030c
 8008400:	24000374 	.word	0x24000374
 8008404:	240003dc 	.word	0x240003dc

08008408 <global_stdio_init.part.0>:
 8008408:	b510      	push	{r4, lr}
 800840a:	4b0b      	ldr	r3, [pc, #44]	@ (8008438 <global_stdio_init.part.0+0x30>)
 800840c:	4c0b      	ldr	r4, [pc, #44]	@ (800843c <global_stdio_init.part.0+0x34>)
 800840e:	4a0c      	ldr	r2, [pc, #48]	@ (8008440 <global_stdio_init.part.0+0x38>)
 8008410:	601a      	str	r2, [r3, #0]
 8008412:	4620      	mov	r0, r4
 8008414:	2200      	movs	r2, #0
 8008416:	2104      	movs	r1, #4
 8008418:	f7ff ff94 	bl	8008344 <std>
 800841c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008420:	2201      	movs	r2, #1
 8008422:	2109      	movs	r1, #9
 8008424:	f7ff ff8e 	bl	8008344 <std>
 8008428:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800842c:	2202      	movs	r2, #2
 800842e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008432:	2112      	movs	r1, #18
 8008434:	f7ff bf86 	b.w	8008344 <std>
 8008438:	24000444 	.word	0x24000444
 800843c:	2400030c 	.word	0x2400030c
 8008440:	080083b1 	.word	0x080083b1

08008444 <__sfp_lock_acquire>:
 8008444:	4801      	ldr	r0, [pc, #4]	@ (800844c <__sfp_lock_acquire+0x8>)
 8008446:	f000 b912 	b.w	800866e <__retarget_lock_acquire_recursive>
 800844a:	bf00      	nop
 800844c:	2400044d 	.word	0x2400044d

08008450 <__sfp_lock_release>:
 8008450:	4801      	ldr	r0, [pc, #4]	@ (8008458 <__sfp_lock_release+0x8>)
 8008452:	f000 b90d 	b.w	8008670 <__retarget_lock_release_recursive>
 8008456:	bf00      	nop
 8008458:	2400044d 	.word	0x2400044d

0800845c <__sinit>:
 800845c:	b510      	push	{r4, lr}
 800845e:	4604      	mov	r4, r0
 8008460:	f7ff fff0 	bl	8008444 <__sfp_lock_acquire>
 8008464:	6a23      	ldr	r3, [r4, #32]
 8008466:	b11b      	cbz	r3, 8008470 <__sinit+0x14>
 8008468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800846c:	f7ff bff0 	b.w	8008450 <__sfp_lock_release>
 8008470:	4b04      	ldr	r3, [pc, #16]	@ (8008484 <__sinit+0x28>)
 8008472:	6223      	str	r3, [r4, #32]
 8008474:	4b04      	ldr	r3, [pc, #16]	@ (8008488 <__sinit+0x2c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d1f5      	bne.n	8008468 <__sinit+0xc>
 800847c:	f7ff ffc4 	bl	8008408 <global_stdio_init.part.0>
 8008480:	e7f2      	b.n	8008468 <__sinit+0xc>
 8008482:	bf00      	nop
 8008484:	080083c9 	.word	0x080083c9
 8008488:	24000444 	.word	0x24000444

0800848c <_fwalk_sglue>:
 800848c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008490:	4607      	mov	r7, r0
 8008492:	4688      	mov	r8, r1
 8008494:	4614      	mov	r4, r2
 8008496:	2600      	movs	r6, #0
 8008498:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800849c:	f1b9 0901 	subs.w	r9, r9, #1
 80084a0:	d505      	bpl.n	80084ae <_fwalk_sglue+0x22>
 80084a2:	6824      	ldr	r4, [r4, #0]
 80084a4:	2c00      	cmp	r4, #0
 80084a6:	d1f7      	bne.n	8008498 <_fwalk_sglue+0xc>
 80084a8:	4630      	mov	r0, r6
 80084aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ae:	89ab      	ldrh	r3, [r5, #12]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d907      	bls.n	80084c4 <_fwalk_sglue+0x38>
 80084b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084b8:	3301      	adds	r3, #1
 80084ba:	d003      	beq.n	80084c4 <_fwalk_sglue+0x38>
 80084bc:	4629      	mov	r1, r5
 80084be:	4638      	mov	r0, r7
 80084c0:	47c0      	blx	r8
 80084c2:	4306      	orrs	r6, r0
 80084c4:	3568      	adds	r5, #104	@ 0x68
 80084c6:	e7e9      	b.n	800849c <_fwalk_sglue+0x10>

080084c8 <iprintf>:
 80084c8:	b40f      	push	{r0, r1, r2, r3}
 80084ca:	b507      	push	{r0, r1, r2, lr}
 80084cc:	4906      	ldr	r1, [pc, #24]	@ (80084e8 <iprintf+0x20>)
 80084ce:	ab04      	add	r3, sp, #16
 80084d0:	6808      	ldr	r0, [r1, #0]
 80084d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80084d6:	6881      	ldr	r1, [r0, #8]
 80084d8:	9301      	str	r3, [sp, #4]
 80084da:	f001 fb57 	bl	8009b8c <_vfiprintf_r>
 80084de:	b003      	add	sp, #12
 80084e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80084e4:	b004      	add	sp, #16
 80084e6:	4770      	bx	lr
 80084e8:	24000028 	.word	0x24000028

080084ec <__sread>:
 80084ec:	b510      	push	{r4, lr}
 80084ee:	460c      	mov	r4, r1
 80084f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f4:	f000 f86c 	bl	80085d0 <_read_r>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	bfab      	itete	ge
 80084fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008500:	181b      	addge	r3, r3, r0
 8008502:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008506:	bfac      	ite	ge
 8008508:	6563      	strge	r3, [r4, #84]	@ 0x54
 800850a:	81a3      	strhlt	r3, [r4, #12]
 800850c:	bd10      	pop	{r4, pc}

0800850e <__swrite>:
 800850e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008512:	461f      	mov	r7, r3
 8008514:	898b      	ldrh	r3, [r1, #12]
 8008516:	05db      	lsls	r3, r3, #23
 8008518:	4605      	mov	r5, r0
 800851a:	460c      	mov	r4, r1
 800851c:	4616      	mov	r6, r2
 800851e:	d505      	bpl.n	800852c <__swrite+0x1e>
 8008520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008524:	2302      	movs	r3, #2
 8008526:	2200      	movs	r2, #0
 8008528:	f000 f840 	bl	80085ac <_lseek_r>
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008532:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	4632      	mov	r2, r6
 800853a:	463b      	mov	r3, r7
 800853c:	4628      	mov	r0, r5
 800853e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008542:	f000 b857 	b.w	80085f4 <_write_r>

08008546 <__sseek>:
 8008546:	b510      	push	{r4, lr}
 8008548:	460c      	mov	r4, r1
 800854a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800854e:	f000 f82d 	bl	80085ac <_lseek_r>
 8008552:	1c43      	adds	r3, r0, #1
 8008554:	89a3      	ldrh	r3, [r4, #12]
 8008556:	bf15      	itete	ne
 8008558:	6560      	strne	r0, [r4, #84]	@ 0x54
 800855a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800855e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008562:	81a3      	strheq	r3, [r4, #12]
 8008564:	bf18      	it	ne
 8008566:	81a3      	strhne	r3, [r4, #12]
 8008568:	bd10      	pop	{r4, pc}

0800856a <__sclose>:
 800856a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800856e:	f000 b80d 	b.w	800858c <_close_r>

08008572 <memset>:
 8008572:	4402      	add	r2, r0
 8008574:	4603      	mov	r3, r0
 8008576:	4293      	cmp	r3, r2
 8008578:	d100      	bne.n	800857c <memset+0xa>
 800857a:	4770      	bx	lr
 800857c:	f803 1b01 	strb.w	r1, [r3], #1
 8008580:	e7f9      	b.n	8008576 <memset+0x4>
	...

08008584 <_localeconv_r>:
 8008584:	4800      	ldr	r0, [pc, #0]	@ (8008588 <_localeconv_r+0x4>)
 8008586:	4770      	bx	lr
 8008588:	24000168 	.word	0x24000168

0800858c <_close_r>:
 800858c:	b538      	push	{r3, r4, r5, lr}
 800858e:	4d06      	ldr	r5, [pc, #24]	@ (80085a8 <_close_r+0x1c>)
 8008590:	2300      	movs	r3, #0
 8008592:	4604      	mov	r4, r0
 8008594:	4608      	mov	r0, r1
 8008596:	602b      	str	r3, [r5, #0]
 8008598:	f7f8 fc85 	bl	8000ea6 <_close>
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	d102      	bne.n	80085a6 <_close_r+0x1a>
 80085a0:	682b      	ldr	r3, [r5, #0]
 80085a2:	b103      	cbz	r3, 80085a6 <_close_r+0x1a>
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	bd38      	pop	{r3, r4, r5, pc}
 80085a8:	24000448 	.word	0x24000448

080085ac <_lseek_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	4d07      	ldr	r5, [pc, #28]	@ (80085cc <_lseek_r+0x20>)
 80085b0:	4604      	mov	r4, r0
 80085b2:	4608      	mov	r0, r1
 80085b4:	4611      	mov	r1, r2
 80085b6:	2200      	movs	r2, #0
 80085b8:	602a      	str	r2, [r5, #0]
 80085ba:	461a      	mov	r2, r3
 80085bc:	f7f8 fc9a 	bl	8000ef4 <_lseek>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_lseek_r+0x1e>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_lseek_r+0x1e>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	24000448 	.word	0x24000448

080085d0 <_read_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	4d07      	ldr	r5, [pc, #28]	@ (80085f0 <_read_r+0x20>)
 80085d4:	4604      	mov	r4, r0
 80085d6:	4608      	mov	r0, r1
 80085d8:	4611      	mov	r1, r2
 80085da:	2200      	movs	r2, #0
 80085dc:	602a      	str	r2, [r5, #0]
 80085de:	461a      	mov	r2, r3
 80085e0:	f7f8 fc44 	bl	8000e6c <_read>
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	d102      	bne.n	80085ee <_read_r+0x1e>
 80085e8:	682b      	ldr	r3, [r5, #0]
 80085ea:	b103      	cbz	r3, 80085ee <_read_r+0x1e>
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	bd38      	pop	{r3, r4, r5, pc}
 80085f0:	24000448 	.word	0x24000448

080085f4 <_write_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d07      	ldr	r5, [pc, #28]	@ (8008614 <_write_r+0x20>)
 80085f8:	4604      	mov	r4, r0
 80085fa:	4608      	mov	r0, r1
 80085fc:	4611      	mov	r1, r2
 80085fe:	2200      	movs	r2, #0
 8008600:	602a      	str	r2, [r5, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	f7f8 f9f2 	bl	80009ec <_write>
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	d102      	bne.n	8008612 <_write_r+0x1e>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	b103      	cbz	r3, 8008612 <_write_r+0x1e>
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	24000448 	.word	0x24000448

08008618 <__errno>:
 8008618:	4b01      	ldr	r3, [pc, #4]	@ (8008620 <__errno+0x8>)
 800861a:	6818      	ldr	r0, [r3, #0]
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	24000028 	.word	0x24000028

08008624 <__libc_init_array>:
 8008624:	b570      	push	{r4, r5, r6, lr}
 8008626:	4d0d      	ldr	r5, [pc, #52]	@ (800865c <__libc_init_array+0x38>)
 8008628:	4c0d      	ldr	r4, [pc, #52]	@ (8008660 <__libc_init_array+0x3c>)
 800862a:	1b64      	subs	r4, r4, r5
 800862c:	10a4      	asrs	r4, r4, #2
 800862e:	2600      	movs	r6, #0
 8008630:	42a6      	cmp	r6, r4
 8008632:	d109      	bne.n	8008648 <__libc_init_array+0x24>
 8008634:	4d0b      	ldr	r5, [pc, #44]	@ (8008664 <__libc_init_array+0x40>)
 8008636:	4c0c      	ldr	r4, [pc, #48]	@ (8008668 <__libc_init_array+0x44>)
 8008638:	f001 fe52 	bl	800a2e0 <_init>
 800863c:	1b64      	subs	r4, r4, r5
 800863e:	10a4      	asrs	r4, r4, #2
 8008640:	2600      	movs	r6, #0
 8008642:	42a6      	cmp	r6, r4
 8008644:	d105      	bne.n	8008652 <__libc_init_array+0x2e>
 8008646:	bd70      	pop	{r4, r5, r6, pc}
 8008648:	f855 3b04 	ldr.w	r3, [r5], #4
 800864c:	4798      	blx	r3
 800864e:	3601      	adds	r6, #1
 8008650:	e7ee      	b.n	8008630 <__libc_init_array+0xc>
 8008652:	f855 3b04 	ldr.w	r3, [r5], #4
 8008656:	4798      	blx	r3
 8008658:	3601      	adds	r6, #1
 800865a:	e7f2      	b.n	8008642 <__libc_init_array+0x1e>
 800865c:	0800a704 	.word	0x0800a704
 8008660:	0800a704 	.word	0x0800a704
 8008664:	0800a704 	.word	0x0800a704
 8008668:	0800a708 	.word	0x0800a708

0800866c <__retarget_lock_init_recursive>:
 800866c:	4770      	bx	lr

0800866e <__retarget_lock_acquire_recursive>:
 800866e:	4770      	bx	lr

08008670 <__retarget_lock_release_recursive>:
 8008670:	4770      	bx	lr

08008672 <quorem>:
 8008672:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008676:	6903      	ldr	r3, [r0, #16]
 8008678:	690c      	ldr	r4, [r1, #16]
 800867a:	42a3      	cmp	r3, r4
 800867c:	4607      	mov	r7, r0
 800867e:	db7e      	blt.n	800877e <quorem+0x10c>
 8008680:	3c01      	subs	r4, #1
 8008682:	f101 0814 	add.w	r8, r1, #20
 8008686:	00a3      	lsls	r3, r4, #2
 8008688:	f100 0514 	add.w	r5, r0, #20
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008692:	9301      	str	r3, [sp, #4]
 8008694:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008698:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800869c:	3301      	adds	r3, #1
 800869e:	429a      	cmp	r2, r3
 80086a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80086a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80086a8:	d32e      	bcc.n	8008708 <quorem+0x96>
 80086aa:	f04f 0a00 	mov.w	sl, #0
 80086ae:	46c4      	mov	ip, r8
 80086b0:	46ae      	mov	lr, r5
 80086b2:	46d3      	mov	fp, sl
 80086b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80086b8:	b298      	uxth	r0, r3
 80086ba:	fb06 a000 	mla	r0, r6, r0, sl
 80086be:	0c02      	lsrs	r2, r0, #16
 80086c0:	0c1b      	lsrs	r3, r3, #16
 80086c2:	fb06 2303 	mla	r3, r6, r3, r2
 80086c6:	f8de 2000 	ldr.w	r2, [lr]
 80086ca:	b280      	uxth	r0, r0
 80086cc:	b292      	uxth	r2, r2
 80086ce:	1a12      	subs	r2, r2, r0
 80086d0:	445a      	add	r2, fp
 80086d2:	f8de 0000 	ldr.w	r0, [lr]
 80086d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086da:	b29b      	uxth	r3, r3
 80086dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80086e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80086e4:	b292      	uxth	r2, r2
 80086e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80086ea:	45e1      	cmp	r9, ip
 80086ec:	f84e 2b04 	str.w	r2, [lr], #4
 80086f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80086f4:	d2de      	bcs.n	80086b4 <quorem+0x42>
 80086f6:	9b00      	ldr	r3, [sp, #0]
 80086f8:	58eb      	ldr	r3, [r5, r3]
 80086fa:	b92b      	cbnz	r3, 8008708 <quorem+0x96>
 80086fc:	9b01      	ldr	r3, [sp, #4]
 80086fe:	3b04      	subs	r3, #4
 8008700:	429d      	cmp	r5, r3
 8008702:	461a      	mov	r2, r3
 8008704:	d32f      	bcc.n	8008766 <quorem+0xf4>
 8008706:	613c      	str	r4, [r7, #16]
 8008708:	4638      	mov	r0, r7
 800870a:	f001 f90d 	bl	8009928 <__mcmp>
 800870e:	2800      	cmp	r0, #0
 8008710:	db25      	blt.n	800875e <quorem+0xec>
 8008712:	4629      	mov	r1, r5
 8008714:	2000      	movs	r0, #0
 8008716:	f858 2b04 	ldr.w	r2, [r8], #4
 800871a:	f8d1 c000 	ldr.w	ip, [r1]
 800871e:	fa1f fe82 	uxth.w	lr, r2
 8008722:	fa1f f38c 	uxth.w	r3, ip
 8008726:	eba3 030e 	sub.w	r3, r3, lr
 800872a:	4403      	add	r3, r0
 800872c:	0c12      	lsrs	r2, r2, #16
 800872e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008732:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008736:	b29b      	uxth	r3, r3
 8008738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800873c:	45c1      	cmp	r9, r8
 800873e:	f841 3b04 	str.w	r3, [r1], #4
 8008742:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008746:	d2e6      	bcs.n	8008716 <quorem+0xa4>
 8008748:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800874c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008750:	b922      	cbnz	r2, 800875c <quorem+0xea>
 8008752:	3b04      	subs	r3, #4
 8008754:	429d      	cmp	r5, r3
 8008756:	461a      	mov	r2, r3
 8008758:	d30b      	bcc.n	8008772 <quorem+0x100>
 800875a:	613c      	str	r4, [r7, #16]
 800875c:	3601      	adds	r6, #1
 800875e:	4630      	mov	r0, r6
 8008760:	b003      	add	sp, #12
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008766:	6812      	ldr	r2, [r2, #0]
 8008768:	3b04      	subs	r3, #4
 800876a:	2a00      	cmp	r2, #0
 800876c:	d1cb      	bne.n	8008706 <quorem+0x94>
 800876e:	3c01      	subs	r4, #1
 8008770:	e7c6      	b.n	8008700 <quorem+0x8e>
 8008772:	6812      	ldr	r2, [r2, #0]
 8008774:	3b04      	subs	r3, #4
 8008776:	2a00      	cmp	r2, #0
 8008778:	d1ef      	bne.n	800875a <quorem+0xe8>
 800877a:	3c01      	subs	r4, #1
 800877c:	e7ea      	b.n	8008754 <quorem+0xe2>
 800877e:	2000      	movs	r0, #0
 8008780:	e7ee      	b.n	8008760 <quorem+0xee>
 8008782:	0000      	movs	r0, r0
 8008784:	0000      	movs	r0, r0
	...

08008788 <_dtoa_r>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	ed2d 8b02 	vpush	{d8}
 8008790:	69c7      	ldr	r7, [r0, #28]
 8008792:	b091      	sub	sp, #68	@ 0x44
 8008794:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008798:	ec55 4b10 	vmov	r4, r5, d0
 800879c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800879e:	9107      	str	r1, [sp, #28]
 80087a0:	4681      	mov	r9, r0
 80087a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80087a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80087a6:	b97f      	cbnz	r7, 80087c8 <_dtoa_r+0x40>
 80087a8:	2010      	movs	r0, #16
 80087aa:	f000 fd95 	bl	80092d8 <malloc>
 80087ae:	4602      	mov	r2, r0
 80087b0:	f8c9 001c 	str.w	r0, [r9, #28]
 80087b4:	b920      	cbnz	r0, 80087c0 <_dtoa_r+0x38>
 80087b6:	4ba0      	ldr	r3, [pc, #640]	@ (8008a38 <_dtoa_r+0x2b0>)
 80087b8:	21ef      	movs	r1, #239	@ 0xef
 80087ba:	48a0      	ldr	r0, [pc, #640]	@ (8008a3c <_dtoa_r+0x2b4>)
 80087bc:	f001 fc5c 	bl	800a078 <__assert_func>
 80087c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80087c4:	6007      	str	r7, [r0, #0]
 80087c6:	60c7      	str	r7, [r0, #12]
 80087c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087cc:	6819      	ldr	r1, [r3, #0]
 80087ce:	b159      	cbz	r1, 80087e8 <_dtoa_r+0x60>
 80087d0:	685a      	ldr	r2, [r3, #4]
 80087d2:	604a      	str	r2, [r1, #4]
 80087d4:	2301      	movs	r3, #1
 80087d6:	4093      	lsls	r3, r2
 80087d8:	608b      	str	r3, [r1, #8]
 80087da:	4648      	mov	r0, r9
 80087dc:	f000 fe72 	bl	80094c4 <_Bfree>
 80087e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087e4:	2200      	movs	r2, #0
 80087e6:	601a      	str	r2, [r3, #0]
 80087e8:	1e2b      	subs	r3, r5, #0
 80087ea:	bfbb      	ittet	lt
 80087ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80087f0:	9303      	strlt	r3, [sp, #12]
 80087f2:	2300      	movge	r3, #0
 80087f4:	2201      	movlt	r2, #1
 80087f6:	bfac      	ite	ge
 80087f8:	6033      	strge	r3, [r6, #0]
 80087fa:	6032      	strlt	r2, [r6, #0]
 80087fc:	4b90      	ldr	r3, [pc, #576]	@ (8008a40 <_dtoa_r+0x2b8>)
 80087fe:	9e03      	ldr	r6, [sp, #12]
 8008800:	43b3      	bics	r3, r6
 8008802:	d110      	bne.n	8008826 <_dtoa_r+0x9e>
 8008804:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008806:	f242 730f 	movw	r3, #9999	@ 0x270f
 800880a:	6013      	str	r3, [r2, #0]
 800880c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008810:	4323      	orrs	r3, r4
 8008812:	f000 84e6 	beq.w	80091e2 <_dtoa_r+0xa5a>
 8008816:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008818:	4f8a      	ldr	r7, [pc, #552]	@ (8008a44 <_dtoa_r+0x2bc>)
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 84e8 	beq.w	80091f0 <_dtoa_r+0xa68>
 8008820:	1cfb      	adds	r3, r7, #3
 8008822:	f000 bce3 	b.w	80091ec <_dtoa_r+0xa64>
 8008826:	ed9d 8b02 	vldr	d8, [sp, #8]
 800882a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800882e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008832:	d10a      	bne.n	800884a <_dtoa_r+0xc2>
 8008834:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008836:	2301      	movs	r3, #1
 8008838:	6013      	str	r3, [r2, #0]
 800883a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800883c:	b113      	cbz	r3, 8008844 <_dtoa_r+0xbc>
 800883e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008840:	4b81      	ldr	r3, [pc, #516]	@ (8008a48 <_dtoa_r+0x2c0>)
 8008842:	6013      	str	r3, [r2, #0]
 8008844:	4f81      	ldr	r7, [pc, #516]	@ (8008a4c <_dtoa_r+0x2c4>)
 8008846:	f000 bcd3 	b.w	80091f0 <_dtoa_r+0xa68>
 800884a:	aa0e      	add	r2, sp, #56	@ 0x38
 800884c:	a90f      	add	r1, sp, #60	@ 0x3c
 800884e:	4648      	mov	r0, r9
 8008850:	eeb0 0b48 	vmov.f64	d0, d8
 8008854:	f001 f918 	bl	8009a88 <__d2b>
 8008858:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800885c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800885e:	9001      	str	r0, [sp, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d045      	beq.n	80088f0 <_dtoa_r+0x168>
 8008864:	eeb0 7b48 	vmov.f64	d7, d8
 8008868:	ee18 1a90 	vmov	r1, s17
 800886c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008870:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008874:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008878:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800887c:	2500      	movs	r5, #0
 800887e:	ee07 1a90 	vmov	s15, r1
 8008882:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008886:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008a20 <_dtoa_r+0x298>
 800888a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800888e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008a28 <_dtoa_r+0x2a0>
 8008892:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008896:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008a30 <_dtoa_r+0x2a8>
 800889a:	ee07 3a90 	vmov	s15, r3
 800889e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80088a2:	eeb0 7b46 	vmov.f64	d7, d6
 80088a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80088aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80088ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80088b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088b6:	ee16 8a90 	vmov	r8, s13
 80088ba:	d508      	bpl.n	80088ce <_dtoa_r+0x146>
 80088bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80088c0:	eeb4 6b47 	vcmp.f64	d6, d7
 80088c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088c8:	bf18      	it	ne
 80088ca:	f108 38ff 	addne.w	r8, r8, #4294967295
 80088ce:	f1b8 0f16 	cmp.w	r8, #22
 80088d2:	d82b      	bhi.n	800892c <_dtoa_r+0x1a4>
 80088d4:	495e      	ldr	r1, [pc, #376]	@ (8008a50 <_dtoa_r+0x2c8>)
 80088d6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80088da:	ed91 7b00 	vldr	d7, [r1]
 80088de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80088e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e6:	d501      	bpl.n	80088ec <_dtoa_r+0x164>
 80088e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80088ec:	2100      	movs	r1, #0
 80088ee:	e01e      	b.n	800892e <_dtoa_r+0x1a6>
 80088f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088f2:	4413      	add	r3, r2
 80088f4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80088f8:	2920      	cmp	r1, #32
 80088fa:	bfc1      	itttt	gt
 80088fc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008900:	408e      	lslgt	r6, r1
 8008902:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008906:	fa24 f101 	lsrgt.w	r1, r4, r1
 800890a:	bfd6      	itet	le
 800890c:	f1c1 0120 	rsble	r1, r1, #32
 8008910:	4331      	orrgt	r1, r6
 8008912:	fa04 f101 	lslle.w	r1, r4, r1
 8008916:	ee07 1a90 	vmov	s15, r1
 800891a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800891e:	3b01      	subs	r3, #1
 8008920:	ee17 1a90 	vmov	r1, s15
 8008924:	2501      	movs	r5, #1
 8008926:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800892a:	e7a8      	b.n	800887e <_dtoa_r+0xf6>
 800892c:	2101      	movs	r1, #1
 800892e:	1ad2      	subs	r2, r2, r3
 8008930:	1e53      	subs	r3, r2, #1
 8008932:	9306      	str	r3, [sp, #24]
 8008934:	bf45      	ittet	mi
 8008936:	f1c2 0301 	rsbmi	r3, r2, #1
 800893a:	9304      	strmi	r3, [sp, #16]
 800893c:	2300      	movpl	r3, #0
 800893e:	2300      	movmi	r3, #0
 8008940:	bf4c      	ite	mi
 8008942:	9306      	strmi	r3, [sp, #24]
 8008944:	9304      	strpl	r3, [sp, #16]
 8008946:	f1b8 0f00 	cmp.w	r8, #0
 800894a:	910c      	str	r1, [sp, #48]	@ 0x30
 800894c:	db18      	blt.n	8008980 <_dtoa_r+0x1f8>
 800894e:	9b06      	ldr	r3, [sp, #24]
 8008950:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008954:	4443      	add	r3, r8
 8008956:	9306      	str	r3, [sp, #24]
 8008958:	2300      	movs	r3, #0
 800895a:	9a07      	ldr	r2, [sp, #28]
 800895c:	2a09      	cmp	r2, #9
 800895e:	d845      	bhi.n	80089ec <_dtoa_r+0x264>
 8008960:	2a05      	cmp	r2, #5
 8008962:	bfc4      	itt	gt
 8008964:	3a04      	subgt	r2, #4
 8008966:	9207      	strgt	r2, [sp, #28]
 8008968:	9a07      	ldr	r2, [sp, #28]
 800896a:	f1a2 0202 	sub.w	r2, r2, #2
 800896e:	bfcc      	ite	gt
 8008970:	2400      	movgt	r4, #0
 8008972:	2401      	movle	r4, #1
 8008974:	2a03      	cmp	r2, #3
 8008976:	d844      	bhi.n	8008a02 <_dtoa_r+0x27a>
 8008978:	e8df f002 	tbb	[pc, r2]
 800897c:	0b173634 	.word	0x0b173634
 8008980:	9b04      	ldr	r3, [sp, #16]
 8008982:	2200      	movs	r2, #0
 8008984:	eba3 0308 	sub.w	r3, r3, r8
 8008988:	9304      	str	r3, [sp, #16]
 800898a:	920a      	str	r2, [sp, #40]	@ 0x28
 800898c:	f1c8 0300 	rsb	r3, r8, #0
 8008990:	e7e3      	b.n	800895a <_dtoa_r+0x1d2>
 8008992:	2201      	movs	r2, #1
 8008994:	9208      	str	r2, [sp, #32]
 8008996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008998:	eb08 0b02 	add.w	fp, r8, r2
 800899c:	f10b 0a01 	add.w	sl, fp, #1
 80089a0:	4652      	mov	r2, sl
 80089a2:	2a01      	cmp	r2, #1
 80089a4:	bfb8      	it	lt
 80089a6:	2201      	movlt	r2, #1
 80089a8:	e006      	b.n	80089b8 <_dtoa_r+0x230>
 80089aa:	2201      	movs	r2, #1
 80089ac:	9208      	str	r2, [sp, #32]
 80089ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089b0:	2a00      	cmp	r2, #0
 80089b2:	dd29      	ble.n	8008a08 <_dtoa_r+0x280>
 80089b4:	4693      	mov	fp, r2
 80089b6:	4692      	mov	sl, r2
 80089b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80089bc:	2100      	movs	r1, #0
 80089be:	2004      	movs	r0, #4
 80089c0:	f100 0614 	add.w	r6, r0, #20
 80089c4:	4296      	cmp	r6, r2
 80089c6:	d926      	bls.n	8008a16 <_dtoa_r+0x28e>
 80089c8:	6079      	str	r1, [r7, #4]
 80089ca:	4648      	mov	r0, r9
 80089cc:	9305      	str	r3, [sp, #20]
 80089ce:	f000 fd39 	bl	8009444 <_Balloc>
 80089d2:	9b05      	ldr	r3, [sp, #20]
 80089d4:	4607      	mov	r7, r0
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d13e      	bne.n	8008a58 <_dtoa_r+0x2d0>
 80089da:	4b1e      	ldr	r3, [pc, #120]	@ (8008a54 <_dtoa_r+0x2cc>)
 80089dc:	4602      	mov	r2, r0
 80089de:	f240 11af 	movw	r1, #431	@ 0x1af
 80089e2:	e6ea      	b.n	80087ba <_dtoa_r+0x32>
 80089e4:	2200      	movs	r2, #0
 80089e6:	e7e1      	b.n	80089ac <_dtoa_r+0x224>
 80089e8:	2200      	movs	r2, #0
 80089ea:	e7d3      	b.n	8008994 <_dtoa_r+0x20c>
 80089ec:	2401      	movs	r4, #1
 80089ee:	2200      	movs	r2, #0
 80089f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80089f4:	f04f 3bff 	mov.w	fp, #4294967295
 80089f8:	2100      	movs	r1, #0
 80089fa:	46da      	mov	sl, fp
 80089fc:	2212      	movs	r2, #18
 80089fe:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a00:	e7da      	b.n	80089b8 <_dtoa_r+0x230>
 8008a02:	2201      	movs	r2, #1
 8008a04:	9208      	str	r2, [sp, #32]
 8008a06:	e7f5      	b.n	80089f4 <_dtoa_r+0x26c>
 8008a08:	f04f 0b01 	mov.w	fp, #1
 8008a0c:	46da      	mov	sl, fp
 8008a0e:	465a      	mov	r2, fp
 8008a10:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008a14:	e7d0      	b.n	80089b8 <_dtoa_r+0x230>
 8008a16:	3101      	adds	r1, #1
 8008a18:	0040      	lsls	r0, r0, #1
 8008a1a:	e7d1      	b.n	80089c0 <_dtoa_r+0x238>
 8008a1c:	f3af 8000 	nop.w
 8008a20:	636f4361 	.word	0x636f4361
 8008a24:	3fd287a7 	.word	0x3fd287a7
 8008a28:	8b60c8b3 	.word	0x8b60c8b3
 8008a2c:	3fc68a28 	.word	0x3fc68a28
 8008a30:	509f79fb 	.word	0x509f79fb
 8008a34:	3fd34413 	.word	0x3fd34413
 8008a38:	0800a3c9 	.word	0x0800a3c9
 8008a3c:	0800a3e0 	.word	0x0800a3e0
 8008a40:	7ff00000 	.word	0x7ff00000
 8008a44:	0800a3c5 	.word	0x0800a3c5
 8008a48:	0800a399 	.word	0x0800a399
 8008a4c:	0800a398 	.word	0x0800a398
 8008a50:	0800a530 	.word	0x0800a530
 8008a54:	0800a438 	.word	0x0800a438
 8008a58:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008a5c:	f1ba 0f0e 	cmp.w	sl, #14
 8008a60:	6010      	str	r0, [r2, #0]
 8008a62:	d86e      	bhi.n	8008b42 <_dtoa_r+0x3ba>
 8008a64:	2c00      	cmp	r4, #0
 8008a66:	d06c      	beq.n	8008b42 <_dtoa_r+0x3ba>
 8008a68:	f1b8 0f00 	cmp.w	r8, #0
 8008a6c:	f340 80b4 	ble.w	8008bd8 <_dtoa_r+0x450>
 8008a70:	4ac8      	ldr	r2, [pc, #800]	@ (8008d94 <_dtoa_r+0x60c>)
 8008a72:	f008 010f 	and.w	r1, r8, #15
 8008a76:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008a7a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008a7e:	ed92 7b00 	vldr	d7, [r2]
 8008a82:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008a86:	f000 809b 	beq.w	8008bc0 <_dtoa_r+0x438>
 8008a8a:	4ac3      	ldr	r2, [pc, #780]	@ (8008d98 <_dtoa_r+0x610>)
 8008a8c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008a90:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008a94:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008a98:	f001 010f 	and.w	r1, r1, #15
 8008a9c:	2203      	movs	r2, #3
 8008a9e:	48be      	ldr	r0, [pc, #760]	@ (8008d98 <_dtoa_r+0x610>)
 8008aa0:	2900      	cmp	r1, #0
 8008aa2:	f040 808f 	bne.w	8008bc4 <_dtoa_r+0x43c>
 8008aa6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008aaa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008aae:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ab2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008ab4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	f000 80b3 	beq.w	8008c24 <_dtoa_r+0x49c>
 8008abe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8008ac2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aca:	f140 80ab 	bpl.w	8008c24 <_dtoa_r+0x49c>
 8008ace:	f1ba 0f00 	cmp.w	sl, #0
 8008ad2:	f000 80a7 	beq.w	8008c24 <_dtoa_r+0x49c>
 8008ad6:	f1bb 0f00 	cmp.w	fp, #0
 8008ada:	dd30      	ble.n	8008b3e <_dtoa_r+0x3b6>
 8008adc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008ae0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008ae4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ae8:	f108 31ff 	add.w	r1, r8, #4294967295
 8008aec:	9105      	str	r1, [sp, #20]
 8008aee:	3201      	adds	r2, #1
 8008af0:	465c      	mov	r4, fp
 8008af2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008af6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8008afa:	ee07 2a90 	vmov	s15, r2
 8008afe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008b02:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008b06:	ee15 2a90 	vmov	r2, s11
 8008b0a:	ec51 0b15 	vmov	r0, r1, d5
 8008b0e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008b12:	2c00      	cmp	r4, #0
 8008b14:	f040 808a 	bne.w	8008c2c <_dtoa_r+0x4a4>
 8008b18:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008b1c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008b20:	ec41 0b17 	vmov	d7, r0, r1
 8008b24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b2c:	f300 826a 	bgt.w	8009004 <_dtoa_r+0x87c>
 8008b30:	eeb1 7b47 	vneg.f64	d7, d7
 8008b34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3c:	d423      	bmi.n	8008b86 <_dtoa_r+0x3fe>
 8008b3e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008b42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	f2c0 8129 	blt.w	8008d9c <_dtoa_r+0x614>
 8008b4a:	f1b8 0f0e 	cmp.w	r8, #14
 8008b4e:	f300 8125 	bgt.w	8008d9c <_dtoa_r+0x614>
 8008b52:	4b90      	ldr	r3, [pc, #576]	@ (8008d94 <_dtoa_r+0x60c>)
 8008b54:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008b58:	ed93 6b00 	vldr	d6, [r3]
 8008b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f280 80c8 	bge.w	8008cf4 <_dtoa_r+0x56c>
 8008b64:	f1ba 0f00 	cmp.w	sl, #0
 8008b68:	f300 80c4 	bgt.w	8008cf4 <_dtoa_r+0x56c>
 8008b6c:	d10b      	bne.n	8008b86 <_dtoa_r+0x3fe>
 8008b6e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008b72:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008b76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b7a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b82:	f2c0 823c 	blt.w	8008ffe <_dtoa_r+0x876>
 8008b86:	2400      	movs	r4, #0
 8008b88:	4625      	mov	r5, r4
 8008b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b8c:	43db      	mvns	r3, r3
 8008b8e:	9305      	str	r3, [sp, #20]
 8008b90:	463e      	mov	r6, r7
 8008b92:	f04f 0800 	mov.w	r8, #0
 8008b96:	4621      	mov	r1, r4
 8008b98:	4648      	mov	r0, r9
 8008b9a:	f000 fc93 	bl	80094c4 <_Bfree>
 8008b9e:	2d00      	cmp	r5, #0
 8008ba0:	f000 80a2 	beq.w	8008ce8 <_dtoa_r+0x560>
 8008ba4:	f1b8 0f00 	cmp.w	r8, #0
 8008ba8:	d005      	beq.n	8008bb6 <_dtoa_r+0x42e>
 8008baa:	45a8      	cmp	r8, r5
 8008bac:	d003      	beq.n	8008bb6 <_dtoa_r+0x42e>
 8008bae:	4641      	mov	r1, r8
 8008bb0:	4648      	mov	r0, r9
 8008bb2:	f000 fc87 	bl	80094c4 <_Bfree>
 8008bb6:	4629      	mov	r1, r5
 8008bb8:	4648      	mov	r0, r9
 8008bba:	f000 fc83 	bl	80094c4 <_Bfree>
 8008bbe:	e093      	b.n	8008ce8 <_dtoa_r+0x560>
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	e76c      	b.n	8008a9e <_dtoa_r+0x316>
 8008bc4:	07cc      	lsls	r4, r1, #31
 8008bc6:	d504      	bpl.n	8008bd2 <_dtoa_r+0x44a>
 8008bc8:	ed90 6b00 	vldr	d6, [r0]
 8008bcc:	3201      	adds	r2, #1
 8008bce:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008bd2:	1049      	asrs	r1, r1, #1
 8008bd4:	3008      	adds	r0, #8
 8008bd6:	e763      	b.n	8008aa0 <_dtoa_r+0x318>
 8008bd8:	d022      	beq.n	8008c20 <_dtoa_r+0x498>
 8008bda:	f1c8 0100 	rsb	r1, r8, #0
 8008bde:	4a6d      	ldr	r2, [pc, #436]	@ (8008d94 <_dtoa_r+0x60c>)
 8008be0:	f001 000f 	and.w	r0, r1, #15
 8008be4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008be8:	ed92 7b00 	vldr	d7, [r2]
 8008bec:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008bf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008bf4:	4868      	ldr	r0, [pc, #416]	@ (8008d98 <_dtoa_r+0x610>)
 8008bf6:	1109      	asrs	r1, r1, #4
 8008bf8:	2400      	movs	r4, #0
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	b929      	cbnz	r1, 8008c0a <_dtoa_r+0x482>
 8008bfe:	2c00      	cmp	r4, #0
 8008c00:	f43f af57 	beq.w	8008ab2 <_dtoa_r+0x32a>
 8008c04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008c08:	e753      	b.n	8008ab2 <_dtoa_r+0x32a>
 8008c0a:	07ce      	lsls	r6, r1, #31
 8008c0c:	d505      	bpl.n	8008c1a <_dtoa_r+0x492>
 8008c0e:	ed90 6b00 	vldr	d6, [r0]
 8008c12:	3201      	adds	r2, #1
 8008c14:	2401      	movs	r4, #1
 8008c16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008c1a:	1049      	asrs	r1, r1, #1
 8008c1c:	3008      	adds	r0, #8
 8008c1e:	e7ed      	b.n	8008bfc <_dtoa_r+0x474>
 8008c20:	2202      	movs	r2, #2
 8008c22:	e746      	b.n	8008ab2 <_dtoa_r+0x32a>
 8008c24:	f8cd 8014 	str.w	r8, [sp, #20]
 8008c28:	4654      	mov	r4, sl
 8008c2a:	e762      	b.n	8008af2 <_dtoa_r+0x36a>
 8008c2c:	4a59      	ldr	r2, [pc, #356]	@ (8008d94 <_dtoa_r+0x60c>)
 8008c2e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008c32:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008c36:	9a08      	ldr	r2, [sp, #32]
 8008c38:	ec41 0b17 	vmov	d7, r0, r1
 8008c3c:	443c      	add	r4, r7
 8008c3e:	b34a      	cbz	r2, 8008c94 <_dtoa_r+0x50c>
 8008c40:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008c44:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008c48:	463e      	mov	r6, r7
 8008c4a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008c4e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008c52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008c56:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008c5a:	ee14 2a90 	vmov	r2, s9
 8008c5e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008c62:	3230      	adds	r2, #48	@ 0x30
 8008c64:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008c68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c70:	f806 2b01 	strb.w	r2, [r6], #1
 8008c74:	d438      	bmi.n	8008ce8 <_dtoa_r+0x560>
 8008c76:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008c7a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c82:	d46e      	bmi.n	8008d62 <_dtoa_r+0x5da>
 8008c84:	42a6      	cmp	r6, r4
 8008c86:	f43f af5a 	beq.w	8008b3e <_dtoa_r+0x3b6>
 8008c8a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008c8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008c92:	e7e0      	b.n	8008c56 <_dtoa_r+0x4ce>
 8008c94:	4621      	mov	r1, r4
 8008c96:	463e      	mov	r6, r7
 8008c98:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008c9c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008ca0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008ca4:	ee14 2a90 	vmov	r2, s9
 8008ca8:	3230      	adds	r2, #48	@ 0x30
 8008caa:	f806 2b01 	strb.w	r2, [r6], #1
 8008cae:	42a6      	cmp	r6, r4
 8008cb0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008cb4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008cb8:	d119      	bne.n	8008cee <_dtoa_r+0x566>
 8008cba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8008cbe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008cc2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cca:	dc4a      	bgt.n	8008d62 <_dtoa_r+0x5da>
 8008ccc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008cd0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cd8:	f57f af31 	bpl.w	8008b3e <_dtoa_r+0x3b6>
 8008cdc:	460e      	mov	r6, r1
 8008cde:	3901      	subs	r1, #1
 8008ce0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ce4:	2b30      	cmp	r3, #48	@ 0x30
 8008ce6:	d0f9      	beq.n	8008cdc <_dtoa_r+0x554>
 8008ce8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008cec:	e027      	b.n	8008d3e <_dtoa_r+0x5b6>
 8008cee:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008cf2:	e7d5      	b.n	8008ca0 <_dtoa_r+0x518>
 8008cf4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cf8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008cfc:	463e      	mov	r6, r7
 8008cfe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008d02:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008d06:	ee15 3a10 	vmov	r3, s10
 8008d0a:	3330      	adds	r3, #48	@ 0x30
 8008d0c:	f806 3b01 	strb.w	r3, [r6], #1
 8008d10:	1bf3      	subs	r3, r6, r7
 8008d12:	459a      	cmp	sl, r3
 8008d14:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008d18:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008d1c:	d132      	bne.n	8008d84 <_dtoa_r+0x5fc>
 8008d1e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008d22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d2a:	dc18      	bgt.n	8008d5e <_dtoa_r+0x5d6>
 8008d2c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d34:	d103      	bne.n	8008d3e <_dtoa_r+0x5b6>
 8008d36:	ee15 3a10 	vmov	r3, s10
 8008d3a:	07db      	lsls	r3, r3, #31
 8008d3c:	d40f      	bmi.n	8008d5e <_dtoa_r+0x5d6>
 8008d3e:	9901      	ldr	r1, [sp, #4]
 8008d40:	4648      	mov	r0, r9
 8008d42:	f000 fbbf 	bl	80094c4 <_Bfree>
 8008d46:	2300      	movs	r3, #0
 8008d48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d4a:	7033      	strb	r3, [r6, #0]
 8008d4c:	f108 0301 	add.w	r3, r8, #1
 8008d50:	6013      	str	r3, [r2, #0]
 8008d52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 824b 	beq.w	80091f0 <_dtoa_r+0xa68>
 8008d5a:	601e      	str	r6, [r3, #0]
 8008d5c:	e248      	b.n	80091f0 <_dtoa_r+0xa68>
 8008d5e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008d62:	4633      	mov	r3, r6
 8008d64:	461e      	mov	r6, r3
 8008d66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d6a:	2a39      	cmp	r2, #57	@ 0x39
 8008d6c:	d106      	bne.n	8008d7c <_dtoa_r+0x5f4>
 8008d6e:	429f      	cmp	r7, r3
 8008d70:	d1f8      	bne.n	8008d64 <_dtoa_r+0x5dc>
 8008d72:	9a05      	ldr	r2, [sp, #20]
 8008d74:	3201      	adds	r2, #1
 8008d76:	9205      	str	r2, [sp, #20]
 8008d78:	2230      	movs	r2, #48	@ 0x30
 8008d7a:	703a      	strb	r2, [r7, #0]
 8008d7c:	781a      	ldrb	r2, [r3, #0]
 8008d7e:	3201      	adds	r2, #1
 8008d80:	701a      	strb	r2, [r3, #0]
 8008d82:	e7b1      	b.n	8008ce8 <_dtoa_r+0x560>
 8008d84:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008d88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d90:	d1b5      	bne.n	8008cfe <_dtoa_r+0x576>
 8008d92:	e7d4      	b.n	8008d3e <_dtoa_r+0x5b6>
 8008d94:	0800a530 	.word	0x0800a530
 8008d98:	0800a508 	.word	0x0800a508
 8008d9c:	9908      	ldr	r1, [sp, #32]
 8008d9e:	2900      	cmp	r1, #0
 8008da0:	f000 80e9 	beq.w	8008f76 <_dtoa_r+0x7ee>
 8008da4:	9907      	ldr	r1, [sp, #28]
 8008da6:	2901      	cmp	r1, #1
 8008da8:	f300 80cb 	bgt.w	8008f42 <_dtoa_r+0x7ba>
 8008dac:	2d00      	cmp	r5, #0
 8008dae:	f000 80c4 	beq.w	8008f3a <_dtoa_r+0x7b2>
 8008db2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008db6:	9e04      	ldr	r6, [sp, #16]
 8008db8:	461c      	mov	r4, r3
 8008dba:	9305      	str	r3, [sp, #20]
 8008dbc:	9b04      	ldr	r3, [sp, #16]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	9304      	str	r3, [sp, #16]
 8008dc2:	9b06      	ldr	r3, [sp, #24]
 8008dc4:	2101      	movs	r1, #1
 8008dc6:	4413      	add	r3, r2
 8008dc8:	4648      	mov	r0, r9
 8008dca:	9306      	str	r3, [sp, #24]
 8008dcc:	f000 fc2e 	bl	800962c <__i2b>
 8008dd0:	9b05      	ldr	r3, [sp, #20]
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	b166      	cbz	r6, 8008df0 <_dtoa_r+0x668>
 8008dd6:	9a06      	ldr	r2, [sp, #24]
 8008dd8:	2a00      	cmp	r2, #0
 8008dda:	dd09      	ble.n	8008df0 <_dtoa_r+0x668>
 8008ddc:	42b2      	cmp	r2, r6
 8008dde:	9904      	ldr	r1, [sp, #16]
 8008de0:	bfa8      	it	ge
 8008de2:	4632      	movge	r2, r6
 8008de4:	1a89      	subs	r1, r1, r2
 8008de6:	9104      	str	r1, [sp, #16]
 8008de8:	9906      	ldr	r1, [sp, #24]
 8008dea:	1ab6      	subs	r6, r6, r2
 8008dec:	1a8a      	subs	r2, r1, r2
 8008dee:	9206      	str	r2, [sp, #24]
 8008df0:	b30b      	cbz	r3, 8008e36 <_dtoa_r+0x6ae>
 8008df2:	9a08      	ldr	r2, [sp, #32]
 8008df4:	2a00      	cmp	r2, #0
 8008df6:	f000 80c5 	beq.w	8008f84 <_dtoa_r+0x7fc>
 8008dfa:	2c00      	cmp	r4, #0
 8008dfc:	f000 80bf 	beq.w	8008f7e <_dtoa_r+0x7f6>
 8008e00:	4629      	mov	r1, r5
 8008e02:	4622      	mov	r2, r4
 8008e04:	4648      	mov	r0, r9
 8008e06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e08:	f000 fcc8 	bl	800979c <__pow5mult>
 8008e0c:	9a01      	ldr	r2, [sp, #4]
 8008e0e:	4601      	mov	r1, r0
 8008e10:	4605      	mov	r5, r0
 8008e12:	4648      	mov	r0, r9
 8008e14:	f000 fc20 	bl	8009658 <__multiply>
 8008e18:	9901      	ldr	r1, [sp, #4]
 8008e1a:	9005      	str	r0, [sp, #20]
 8008e1c:	4648      	mov	r0, r9
 8008e1e:	f000 fb51 	bl	80094c4 <_Bfree>
 8008e22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e24:	1b1b      	subs	r3, r3, r4
 8008e26:	f000 80b0 	beq.w	8008f8a <_dtoa_r+0x802>
 8008e2a:	9905      	ldr	r1, [sp, #20]
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	4648      	mov	r0, r9
 8008e30:	f000 fcb4 	bl	800979c <__pow5mult>
 8008e34:	9001      	str	r0, [sp, #4]
 8008e36:	2101      	movs	r1, #1
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 fbf7 	bl	800962c <__i2b>
 8008e3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e40:	4604      	mov	r4, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f000 81da 	beq.w	80091fc <_dtoa_r+0xa74>
 8008e48:	461a      	mov	r2, r3
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	4648      	mov	r0, r9
 8008e4e:	f000 fca5 	bl	800979c <__pow5mult>
 8008e52:	9b07      	ldr	r3, [sp, #28]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	4604      	mov	r4, r0
 8008e58:	f300 80a0 	bgt.w	8008f9c <_dtoa_r+0x814>
 8008e5c:	9b02      	ldr	r3, [sp, #8]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f040 8096 	bne.w	8008f90 <_dtoa_r+0x808>
 8008e64:	9b03      	ldr	r3, [sp, #12]
 8008e66:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008e6a:	2a00      	cmp	r2, #0
 8008e6c:	f040 8092 	bne.w	8008f94 <_dtoa_r+0x80c>
 8008e70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e74:	0d12      	lsrs	r2, r2, #20
 8008e76:	0512      	lsls	r2, r2, #20
 8008e78:	2a00      	cmp	r2, #0
 8008e7a:	f000 808d 	beq.w	8008f98 <_dtoa_r+0x810>
 8008e7e:	9b04      	ldr	r3, [sp, #16]
 8008e80:	3301      	adds	r3, #1
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	9b06      	ldr	r3, [sp, #24]
 8008e86:	3301      	adds	r3, #1
 8008e88:	9306      	str	r3, [sp, #24]
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 81b9 	beq.w	8009208 <_dtoa_r+0xa80>
 8008e96:	6922      	ldr	r2, [r4, #16]
 8008e98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008e9c:	6910      	ldr	r0, [r2, #16]
 8008e9e:	f000 fb79 	bl	8009594 <__hi0bits>
 8008ea2:	f1c0 0020 	rsb	r0, r0, #32
 8008ea6:	9b06      	ldr	r3, [sp, #24]
 8008ea8:	4418      	add	r0, r3
 8008eaa:	f010 001f 	ands.w	r0, r0, #31
 8008eae:	f000 8081 	beq.w	8008fb4 <_dtoa_r+0x82c>
 8008eb2:	f1c0 0220 	rsb	r2, r0, #32
 8008eb6:	2a04      	cmp	r2, #4
 8008eb8:	dd73      	ble.n	8008fa2 <_dtoa_r+0x81a>
 8008eba:	9b04      	ldr	r3, [sp, #16]
 8008ebc:	f1c0 001c 	rsb	r0, r0, #28
 8008ec0:	4403      	add	r3, r0
 8008ec2:	9304      	str	r3, [sp, #16]
 8008ec4:	9b06      	ldr	r3, [sp, #24]
 8008ec6:	4406      	add	r6, r0
 8008ec8:	4403      	add	r3, r0
 8008eca:	9306      	str	r3, [sp, #24]
 8008ecc:	9b04      	ldr	r3, [sp, #16]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	dd05      	ble.n	8008ede <_dtoa_r+0x756>
 8008ed2:	9901      	ldr	r1, [sp, #4]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	4648      	mov	r0, r9
 8008ed8:	f000 fcba 	bl	8009850 <__lshift>
 8008edc:	9001      	str	r0, [sp, #4]
 8008ede:	9b06      	ldr	r3, [sp, #24]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	dd05      	ble.n	8008ef0 <_dtoa_r+0x768>
 8008ee4:	4621      	mov	r1, r4
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	4648      	mov	r0, r9
 8008eea:	f000 fcb1 	bl	8009850 <__lshift>
 8008eee:	4604      	mov	r4, r0
 8008ef0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d060      	beq.n	8008fb8 <_dtoa_r+0x830>
 8008ef6:	9801      	ldr	r0, [sp, #4]
 8008ef8:	4621      	mov	r1, r4
 8008efa:	f000 fd15 	bl	8009928 <__mcmp>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	da5a      	bge.n	8008fb8 <_dtoa_r+0x830>
 8008f02:	f108 33ff 	add.w	r3, r8, #4294967295
 8008f06:	9305      	str	r3, [sp, #20]
 8008f08:	9901      	ldr	r1, [sp, #4]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	220a      	movs	r2, #10
 8008f0e:	4648      	mov	r0, r9
 8008f10:	f000 fafa 	bl	8009508 <__multadd>
 8008f14:	9b08      	ldr	r3, [sp, #32]
 8008f16:	9001      	str	r0, [sp, #4]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f000 8177 	beq.w	800920c <_dtoa_r+0xa84>
 8008f1e:	4629      	mov	r1, r5
 8008f20:	2300      	movs	r3, #0
 8008f22:	220a      	movs	r2, #10
 8008f24:	4648      	mov	r0, r9
 8008f26:	f000 faef 	bl	8009508 <__multadd>
 8008f2a:	f1bb 0f00 	cmp.w	fp, #0
 8008f2e:	4605      	mov	r5, r0
 8008f30:	dc6e      	bgt.n	8009010 <_dtoa_r+0x888>
 8008f32:	9b07      	ldr	r3, [sp, #28]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	dc48      	bgt.n	8008fca <_dtoa_r+0x842>
 8008f38:	e06a      	b.n	8009010 <_dtoa_r+0x888>
 8008f3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f3c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008f40:	e739      	b.n	8008db6 <_dtoa_r+0x62e>
 8008f42:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008f46:	42a3      	cmp	r3, r4
 8008f48:	db07      	blt.n	8008f5a <_dtoa_r+0x7d2>
 8008f4a:	f1ba 0f00 	cmp.w	sl, #0
 8008f4e:	eba3 0404 	sub.w	r4, r3, r4
 8008f52:	db0b      	blt.n	8008f6c <_dtoa_r+0x7e4>
 8008f54:	9e04      	ldr	r6, [sp, #16]
 8008f56:	4652      	mov	r2, sl
 8008f58:	e72f      	b.n	8008dba <_dtoa_r+0x632>
 8008f5a:	1ae2      	subs	r2, r4, r3
 8008f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f5e:	9e04      	ldr	r6, [sp, #16]
 8008f60:	4413      	add	r3, r2
 8008f62:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f64:	4652      	mov	r2, sl
 8008f66:	4623      	mov	r3, r4
 8008f68:	2400      	movs	r4, #0
 8008f6a:	e726      	b.n	8008dba <_dtoa_r+0x632>
 8008f6c:	9a04      	ldr	r2, [sp, #16]
 8008f6e:	eba2 060a 	sub.w	r6, r2, sl
 8008f72:	2200      	movs	r2, #0
 8008f74:	e721      	b.n	8008dba <_dtoa_r+0x632>
 8008f76:	9e04      	ldr	r6, [sp, #16]
 8008f78:	9d08      	ldr	r5, [sp, #32]
 8008f7a:	461c      	mov	r4, r3
 8008f7c:	e72a      	b.n	8008dd4 <_dtoa_r+0x64c>
 8008f7e:	9a01      	ldr	r2, [sp, #4]
 8008f80:	9205      	str	r2, [sp, #20]
 8008f82:	e752      	b.n	8008e2a <_dtoa_r+0x6a2>
 8008f84:	9901      	ldr	r1, [sp, #4]
 8008f86:	461a      	mov	r2, r3
 8008f88:	e751      	b.n	8008e2e <_dtoa_r+0x6a6>
 8008f8a:	9b05      	ldr	r3, [sp, #20]
 8008f8c:	9301      	str	r3, [sp, #4]
 8008f8e:	e752      	b.n	8008e36 <_dtoa_r+0x6ae>
 8008f90:	2300      	movs	r3, #0
 8008f92:	e77b      	b.n	8008e8c <_dtoa_r+0x704>
 8008f94:	9b02      	ldr	r3, [sp, #8]
 8008f96:	e779      	b.n	8008e8c <_dtoa_r+0x704>
 8008f98:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008f9a:	e778      	b.n	8008e8e <_dtoa_r+0x706>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fa0:	e779      	b.n	8008e96 <_dtoa_r+0x70e>
 8008fa2:	d093      	beq.n	8008ecc <_dtoa_r+0x744>
 8008fa4:	9b04      	ldr	r3, [sp, #16]
 8008fa6:	321c      	adds	r2, #28
 8008fa8:	4413      	add	r3, r2
 8008faa:	9304      	str	r3, [sp, #16]
 8008fac:	9b06      	ldr	r3, [sp, #24]
 8008fae:	4416      	add	r6, r2
 8008fb0:	4413      	add	r3, r2
 8008fb2:	e78a      	b.n	8008eca <_dtoa_r+0x742>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	e7f5      	b.n	8008fa4 <_dtoa_r+0x81c>
 8008fb8:	f1ba 0f00 	cmp.w	sl, #0
 8008fbc:	f8cd 8014 	str.w	r8, [sp, #20]
 8008fc0:	46d3      	mov	fp, sl
 8008fc2:	dc21      	bgt.n	8009008 <_dtoa_r+0x880>
 8008fc4:	9b07      	ldr	r3, [sp, #28]
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	dd1e      	ble.n	8009008 <_dtoa_r+0x880>
 8008fca:	f1bb 0f00 	cmp.w	fp, #0
 8008fce:	f47f addc 	bne.w	8008b8a <_dtoa_r+0x402>
 8008fd2:	4621      	mov	r1, r4
 8008fd4:	465b      	mov	r3, fp
 8008fd6:	2205      	movs	r2, #5
 8008fd8:	4648      	mov	r0, r9
 8008fda:	f000 fa95 	bl	8009508 <__multadd>
 8008fde:	4601      	mov	r1, r0
 8008fe0:	4604      	mov	r4, r0
 8008fe2:	9801      	ldr	r0, [sp, #4]
 8008fe4:	f000 fca0 	bl	8009928 <__mcmp>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	f77f adce 	ble.w	8008b8a <_dtoa_r+0x402>
 8008fee:	463e      	mov	r6, r7
 8008ff0:	2331      	movs	r3, #49	@ 0x31
 8008ff2:	f806 3b01 	strb.w	r3, [r6], #1
 8008ff6:	9b05      	ldr	r3, [sp, #20]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	9305      	str	r3, [sp, #20]
 8008ffc:	e5c9      	b.n	8008b92 <_dtoa_r+0x40a>
 8008ffe:	f8cd 8014 	str.w	r8, [sp, #20]
 8009002:	4654      	mov	r4, sl
 8009004:	4625      	mov	r5, r4
 8009006:	e7f2      	b.n	8008fee <_dtoa_r+0x866>
 8009008:	9b08      	ldr	r3, [sp, #32]
 800900a:	2b00      	cmp	r3, #0
 800900c:	f000 8102 	beq.w	8009214 <_dtoa_r+0xa8c>
 8009010:	2e00      	cmp	r6, #0
 8009012:	dd05      	ble.n	8009020 <_dtoa_r+0x898>
 8009014:	4629      	mov	r1, r5
 8009016:	4632      	mov	r2, r6
 8009018:	4648      	mov	r0, r9
 800901a:	f000 fc19 	bl	8009850 <__lshift>
 800901e:	4605      	mov	r5, r0
 8009020:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d058      	beq.n	80090d8 <_dtoa_r+0x950>
 8009026:	6869      	ldr	r1, [r5, #4]
 8009028:	4648      	mov	r0, r9
 800902a:	f000 fa0b 	bl	8009444 <_Balloc>
 800902e:	4606      	mov	r6, r0
 8009030:	b928      	cbnz	r0, 800903e <_dtoa_r+0x8b6>
 8009032:	4b82      	ldr	r3, [pc, #520]	@ (800923c <_dtoa_r+0xab4>)
 8009034:	4602      	mov	r2, r0
 8009036:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800903a:	f7ff bbbe 	b.w	80087ba <_dtoa_r+0x32>
 800903e:	692a      	ldr	r2, [r5, #16]
 8009040:	3202      	adds	r2, #2
 8009042:	0092      	lsls	r2, r2, #2
 8009044:	f105 010c 	add.w	r1, r5, #12
 8009048:	300c      	adds	r0, #12
 800904a:	f001 f807 	bl	800a05c <memcpy>
 800904e:	2201      	movs	r2, #1
 8009050:	4631      	mov	r1, r6
 8009052:	4648      	mov	r0, r9
 8009054:	f000 fbfc 	bl	8009850 <__lshift>
 8009058:	1c7b      	adds	r3, r7, #1
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	eb07 030b 	add.w	r3, r7, fp
 8009060:	9309      	str	r3, [sp, #36]	@ 0x24
 8009062:	9b02      	ldr	r3, [sp, #8]
 8009064:	f003 0301 	and.w	r3, r3, #1
 8009068:	46a8      	mov	r8, r5
 800906a:	9308      	str	r3, [sp, #32]
 800906c:	4605      	mov	r5, r0
 800906e:	9b04      	ldr	r3, [sp, #16]
 8009070:	9801      	ldr	r0, [sp, #4]
 8009072:	4621      	mov	r1, r4
 8009074:	f103 3bff 	add.w	fp, r3, #4294967295
 8009078:	f7ff fafb 	bl	8008672 <quorem>
 800907c:	4641      	mov	r1, r8
 800907e:	9002      	str	r0, [sp, #8]
 8009080:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009084:	9801      	ldr	r0, [sp, #4]
 8009086:	f000 fc4f 	bl	8009928 <__mcmp>
 800908a:	462a      	mov	r2, r5
 800908c:	9006      	str	r0, [sp, #24]
 800908e:	4621      	mov	r1, r4
 8009090:	4648      	mov	r0, r9
 8009092:	f000 fc65 	bl	8009960 <__mdiff>
 8009096:	68c2      	ldr	r2, [r0, #12]
 8009098:	4606      	mov	r6, r0
 800909a:	b9fa      	cbnz	r2, 80090dc <_dtoa_r+0x954>
 800909c:	4601      	mov	r1, r0
 800909e:	9801      	ldr	r0, [sp, #4]
 80090a0:	f000 fc42 	bl	8009928 <__mcmp>
 80090a4:	4602      	mov	r2, r0
 80090a6:	4631      	mov	r1, r6
 80090a8:	4648      	mov	r0, r9
 80090aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80090ac:	f000 fa0a 	bl	80094c4 <_Bfree>
 80090b0:	9b07      	ldr	r3, [sp, #28]
 80090b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090b4:	9e04      	ldr	r6, [sp, #16]
 80090b6:	ea42 0103 	orr.w	r1, r2, r3
 80090ba:	9b08      	ldr	r3, [sp, #32]
 80090bc:	4319      	orrs	r1, r3
 80090be:	d10f      	bne.n	80090e0 <_dtoa_r+0x958>
 80090c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80090c4:	d028      	beq.n	8009118 <_dtoa_r+0x990>
 80090c6:	9b06      	ldr	r3, [sp, #24]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	dd02      	ble.n	80090d2 <_dtoa_r+0x94a>
 80090cc:	9b02      	ldr	r3, [sp, #8]
 80090ce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80090d2:	f88b a000 	strb.w	sl, [fp]
 80090d6:	e55e      	b.n	8008b96 <_dtoa_r+0x40e>
 80090d8:	4628      	mov	r0, r5
 80090da:	e7bd      	b.n	8009058 <_dtoa_r+0x8d0>
 80090dc:	2201      	movs	r2, #1
 80090de:	e7e2      	b.n	80090a6 <_dtoa_r+0x91e>
 80090e0:	9b06      	ldr	r3, [sp, #24]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	db04      	blt.n	80090f0 <_dtoa_r+0x968>
 80090e6:	9907      	ldr	r1, [sp, #28]
 80090e8:	430b      	orrs	r3, r1
 80090ea:	9908      	ldr	r1, [sp, #32]
 80090ec:	430b      	orrs	r3, r1
 80090ee:	d120      	bne.n	8009132 <_dtoa_r+0x9aa>
 80090f0:	2a00      	cmp	r2, #0
 80090f2:	ddee      	ble.n	80090d2 <_dtoa_r+0x94a>
 80090f4:	9901      	ldr	r1, [sp, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	4648      	mov	r0, r9
 80090fa:	f000 fba9 	bl	8009850 <__lshift>
 80090fe:	4621      	mov	r1, r4
 8009100:	9001      	str	r0, [sp, #4]
 8009102:	f000 fc11 	bl	8009928 <__mcmp>
 8009106:	2800      	cmp	r0, #0
 8009108:	dc03      	bgt.n	8009112 <_dtoa_r+0x98a>
 800910a:	d1e2      	bne.n	80090d2 <_dtoa_r+0x94a>
 800910c:	f01a 0f01 	tst.w	sl, #1
 8009110:	d0df      	beq.n	80090d2 <_dtoa_r+0x94a>
 8009112:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009116:	d1d9      	bne.n	80090cc <_dtoa_r+0x944>
 8009118:	2339      	movs	r3, #57	@ 0x39
 800911a:	f88b 3000 	strb.w	r3, [fp]
 800911e:	4633      	mov	r3, r6
 8009120:	461e      	mov	r6, r3
 8009122:	3b01      	subs	r3, #1
 8009124:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009128:	2a39      	cmp	r2, #57	@ 0x39
 800912a:	d052      	beq.n	80091d2 <_dtoa_r+0xa4a>
 800912c:	3201      	adds	r2, #1
 800912e:	701a      	strb	r2, [r3, #0]
 8009130:	e531      	b.n	8008b96 <_dtoa_r+0x40e>
 8009132:	2a00      	cmp	r2, #0
 8009134:	dd07      	ble.n	8009146 <_dtoa_r+0x9be>
 8009136:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800913a:	d0ed      	beq.n	8009118 <_dtoa_r+0x990>
 800913c:	f10a 0301 	add.w	r3, sl, #1
 8009140:	f88b 3000 	strb.w	r3, [fp]
 8009144:	e527      	b.n	8008b96 <_dtoa_r+0x40e>
 8009146:	9b04      	ldr	r3, [sp, #16]
 8009148:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800914a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800914e:	4293      	cmp	r3, r2
 8009150:	d029      	beq.n	80091a6 <_dtoa_r+0xa1e>
 8009152:	9901      	ldr	r1, [sp, #4]
 8009154:	2300      	movs	r3, #0
 8009156:	220a      	movs	r2, #10
 8009158:	4648      	mov	r0, r9
 800915a:	f000 f9d5 	bl	8009508 <__multadd>
 800915e:	45a8      	cmp	r8, r5
 8009160:	9001      	str	r0, [sp, #4]
 8009162:	f04f 0300 	mov.w	r3, #0
 8009166:	f04f 020a 	mov.w	r2, #10
 800916a:	4641      	mov	r1, r8
 800916c:	4648      	mov	r0, r9
 800916e:	d107      	bne.n	8009180 <_dtoa_r+0x9f8>
 8009170:	f000 f9ca 	bl	8009508 <__multadd>
 8009174:	4680      	mov	r8, r0
 8009176:	4605      	mov	r5, r0
 8009178:	9b04      	ldr	r3, [sp, #16]
 800917a:	3301      	adds	r3, #1
 800917c:	9304      	str	r3, [sp, #16]
 800917e:	e776      	b.n	800906e <_dtoa_r+0x8e6>
 8009180:	f000 f9c2 	bl	8009508 <__multadd>
 8009184:	4629      	mov	r1, r5
 8009186:	4680      	mov	r8, r0
 8009188:	2300      	movs	r3, #0
 800918a:	220a      	movs	r2, #10
 800918c:	4648      	mov	r0, r9
 800918e:	f000 f9bb 	bl	8009508 <__multadd>
 8009192:	4605      	mov	r5, r0
 8009194:	e7f0      	b.n	8009178 <_dtoa_r+0x9f0>
 8009196:	f1bb 0f00 	cmp.w	fp, #0
 800919a:	bfcc      	ite	gt
 800919c:	465e      	movgt	r6, fp
 800919e:	2601      	movle	r6, #1
 80091a0:	443e      	add	r6, r7
 80091a2:	f04f 0800 	mov.w	r8, #0
 80091a6:	9901      	ldr	r1, [sp, #4]
 80091a8:	2201      	movs	r2, #1
 80091aa:	4648      	mov	r0, r9
 80091ac:	f000 fb50 	bl	8009850 <__lshift>
 80091b0:	4621      	mov	r1, r4
 80091b2:	9001      	str	r0, [sp, #4]
 80091b4:	f000 fbb8 	bl	8009928 <__mcmp>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	dcb0      	bgt.n	800911e <_dtoa_r+0x996>
 80091bc:	d102      	bne.n	80091c4 <_dtoa_r+0xa3c>
 80091be:	f01a 0f01 	tst.w	sl, #1
 80091c2:	d1ac      	bne.n	800911e <_dtoa_r+0x996>
 80091c4:	4633      	mov	r3, r6
 80091c6:	461e      	mov	r6, r3
 80091c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091cc:	2a30      	cmp	r2, #48	@ 0x30
 80091ce:	d0fa      	beq.n	80091c6 <_dtoa_r+0xa3e>
 80091d0:	e4e1      	b.n	8008b96 <_dtoa_r+0x40e>
 80091d2:	429f      	cmp	r7, r3
 80091d4:	d1a4      	bne.n	8009120 <_dtoa_r+0x998>
 80091d6:	9b05      	ldr	r3, [sp, #20]
 80091d8:	3301      	adds	r3, #1
 80091da:	9305      	str	r3, [sp, #20]
 80091dc:	2331      	movs	r3, #49	@ 0x31
 80091de:	703b      	strb	r3, [r7, #0]
 80091e0:	e4d9      	b.n	8008b96 <_dtoa_r+0x40e>
 80091e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091e4:	4f16      	ldr	r7, [pc, #88]	@ (8009240 <_dtoa_r+0xab8>)
 80091e6:	b11b      	cbz	r3, 80091f0 <_dtoa_r+0xa68>
 80091e8:	f107 0308 	add.w	r3, r7, #8
 80091ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80091ee:	6013      	str	r3, [r2, #0]
 80091f0:	4638      	mov	r0, r7
 80091f2:	b011      	add	sp, #68	@ 0x44
 80091f4:	ecbd 8b02 	vpop	{d8}
 80091f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fc:	9b07      	ldr	r3, [sp, #28]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	f77f ae2c 	ble.w	8008e5c <_dtoa_r+0x6d4>
 8009204:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009206:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009208:	2001      	movs	r0, #1
 800920a:	e64c      	b.n	8008ea6 <_dtoa_r+0x71e>
 800920c:	f1bb 0f00 	cmp.w	fp, #0
 8009210:	f77f aed8 	ble.w	8008fc4 <_dtoa_r+0x83c>
 8009214:	463e      	mov	r6, r7
 8009216:	9801      	ldr	r0, [sp, #4]
 8009218:	4621      	mov	r1, r4
 800921a:	f7ff fa2a 	bl	8008672 <quorem>
 800921e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009222:	f806 ab01 	strb.w	sl, [r6], #1
 8009226:	1bf2      	subs	r2, r6, r7
 8009228:	4593      	cmp	fp, r2
 800922a:	ddb4      	ble.n	8009196 <_dtoa_r+0xa0e>
 800922c:	9901      	ldr	r1, [sp, #4]
 800922e:	2300      	movs	r3, #0
 8009230:	220a      	movs	r2, #10
 8009232:	4648      	mov	r0, r9
 8009234:	f000 f968 	bl	8009508 <__multadd>
 8009238:	9001      	str	r0, [sp, #4]
 800923a:	e7ec      	b.n	8009216 <_dtoa_r+0xa8e>
 800923c:	0800a438 	.word	0x0800a438
 8009240:	0800a3bc 	.word	0x0800a3bc

08009244 <_free_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4605      	mov	r5, r0
 8009248:	2900      	cmp	r1, #0
 800924a:	d041      	beq.n	80092d0 <_free_r+0x8c>
 800924c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009250:	1f0c      	subs	r4, r1, #4
 8009252:	2b00      	cmp	r3, #0
 8009254:	bfb8      	it	lt
 8009256:	18e4      	addlt	r4, r4, r3
 8009258:	f000 f8e8 	bl	800942c <__malloc_lock>
 800925c:	4a1d      	ldr	r2, [pc, #116]	@ (80092d4 <_free_r+0x90>)
 800925e:	6813      	ldr	r3, [r2, #0]
 8009260:	b933      	cbnz	r3, 8009270 <_free_r+0x2c>
 8009262:	6063      	str	r3, [r4, #4]
 8009264:	6014      	str	r4, [r2, #0]
 8009266:	4628      	mov	r0, r5
 8009268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800926c:	f000 b8e4 	b.w	8009438 <__malloc_unlock>
 8009270:	42a3      	cmp	r3, r4
 8009272:	d908      	bls.n	8009286 <_free_r+0x42>
 8009274:	6820      	ldr	r0, [r4, #0]
 8009276:	1821      	adds	r1, r4, r0
 8009278:	428b      	cmp	r3, r1
 800927a:	bf01      	itttt	eq
 800927c:	6819      	ldreq	r1, [r3, #0]
 800927e:	685b      	ldreq	r3, [r3, #4]
 8009280:	1809      	addeq	r1, r1, r0
 8009282:	6021      	streq	r1, [r4, #0]
 8009284:	e7ed      	b.n	8009262 <_free_r+0x1e>
 8009286:	461a      	mov	r2, r3
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	b10b      	cbz	r3, 8009290 <_free_r+0x4c>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d9fa      	bls.n	8009286 <_free_r+0x42>
 8009290:	6811      	ldr	r1, [r2, #0]
 8009292:	1850      	adds	r0, r2, r1
 8009294:	42a0      	cmp	r0, r4
 8009296:	d10b      	bne.n	80092b0 <_free_r+0x6c>
 8009298:	6820      	ldr	r0, [r4, #0]
 800929a:	4401      	add	r1, r0
 800929c:	1850      	adds	r0, r2, r1
 800929e:	4283      	cmp	r3, r0
 80092a0:	6011      	str	r1, [r2, #0]
 80092a2:	d1e0      	bne.n	8009266 <_free_r+0x22>
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	6053      	str	r3, [r2, #4]
 80092aa:	4408      	add	r0, r1
 80092ac:	6010      	str	r0, [r2, #0]
 80092ae:	e7da      	b.n	8009266 <_free_r+0x22>
 80092b0:	d902      	bls.n	80092b8 <_free_r+0x74>
 80092b2:	230c      	movs	r3, #12
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	e7d6      	b.n	8009266 <_free_r+0x22>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf04      	itt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	6063      	str	r3, [r4, #4]
 80092c6:	bf04      	itt	eq
 80092c8:	1809      	addeq	r1, r1, r0
 80092ca:	6021      	streq	r1, [r4, #0]
 80092cc:	6054      	str	r4, [r2, #4]
 80092ce:	e7ca      	b.n	8009266 <_free_r+0x22>
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	bf00      	nop
 80092d4:	24000454 	.word	0x24000454

080092d8 <malloc>:
 80092d8:	4b02      	ldr	r3, [pc, #8]	@ (80092e4 <malloc+0xc>)
 80092da:	4601      	mov	r1, r0
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	f000 b825 	b.w	800932c <_malloc_r>
 80092e2:	bf00      	nop
 80092e4:	24000028 	.word	0x24000028

080092e8 <sbrk_aligned>:
 80092e8:	b570      	push	{r4, r5, r6, lr}
 80092ea:	4e0f      	ldr	r6, [pc, #60]	@ (8009328 <sbrk_aligned+0x40>)
 80092ec:	460c      	mov	r4, r1
 80092ee:	6831      	ldr	r1, [r6, #0]
 80092f0:	4605      	mov	r5, r0
 80092f2:	b911      	cbnz	r1, 80092fa <sbrk_aligned+0x12>
 80092f4:	f000 fea2 	bl	800a03c <_sbrk_r>
 80092f8:	6030      	str	r0, [r6, #0]
 80092fa:	4621      	mov	r1, r4
 80092fc:	4628      	mov	r0, r5
 80092fe:	f000 fe9d 	bl	800a03c <_sbrk_r>
 8009302:	1c43      	adds	r3, r0, #1
 8009304:	d103      	bne.n	800930e <sbrk_aligned+0x26>
 8009306:	f04f 34ff 	mov.w	r4, #4294967295
 800930a:	4620      	mov	r0, r4
 800930c:	bd70      	pop	{r4, r5, r6, pc}
 800930e:	1cc4      	adds	r4, r0, #3
 8009310:	f024 0403 	bic.w	r4, r4, #3
 8009314:	42a0      	cmp	r0, r4
 8009316:	d0f8      	beq.n	800930a <sbrk_aligned+0x22>
 8009318:	1a21      	subs	r1, r4, r0
 800931a:	4628      	mov	r0, r5
 800931c:	f000 fe8e 	bl	800a03c <_sbrk_r>
 8009320:	3001      	adds	r0, #1
 8009322:	d1f2      	bne.n	800930a <sbrk_aligned+0x22>
 8009324:	e7ef      	b.n	8009306 <sbrk_aligned+0x1e>
 8009326:	bf00      	nop
 8009328:	24000450 	.word	0x24000450

0800932c <_malloc_r>:
 800932c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009330:	1ccd      	adds	r5, r1, #3
 8009332:	f025 0503 	bic.w	r5, r5, #3
 8009336:	3508      	adds	r5, #8
 8009338:	2d0c      	cmp	r5, #12
 800933a:	bf38      	it	cc
 800933c:	250c      	movcc	r5, #12
 800933e:	2d00      	cmp	r5, #0
 8009340:	4606      	mov	r6, r0
 8009342:	db01      	blt.n	8009348 <_malloc_r+0x1c>
 8009344:	42a9      	cmp	r1, r5
 8009346:	d904      	bls.n	8009352 <_malloc_r+0x26>
 8009348:	230c      	movs	r3, #12
 800934a:	6033      	str	r3, [r6, #0]
 800934c:	2000      	movs	r0, #0
 800934e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009352:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009428 <_malloc_r+0xfc>
 8009356:	f000 f869 	bl	800942c <__malloc_lock>
 800935a:	f8d8 3000 	ldr.w	r3, [r8]
 800935e:	461c      	mov	r4, r3
 8009360:	bb44      	cbnz	r4, 80093b4 <_malloc_r+0x88>
 8009362:	4629      	mov	r1, r5
 8009364:	4630      	mov	r0, r6
 8009366:	f7ff ffbf 	bl	80092e8 <sbrk_aligned>
 800936a:	1c43      	adds	r3, r0, #1
 800936c:	4604      	mov	r4, r0
 800936e:	d158      	bne.n	8009422 <_malloc_r+0xf6>
 8009370:	f8d8 4000 	ldr.w	r4, [r8]
 8009374:	4627      	mov	r7, r4
 8009376:	2f00      	cmp	r7, #0
 8009378:	d143      	bne.n	8009402 <_malloc_r+0xd6>
 800937a:	2c00      	cmp	r4, #0
 800937c:	d04b      	beq.n	8009416 <_malloc_r+0xea>
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	4639      	mov	r1, r7
 8009382:	4630      	mov	r0, r6
 8009384:	eb04 0903 	add.w	r9, r4, r3
 8009388:	f000 fe58 	bl	800a03c <_sbrk_r>
 800938c:	4581      	cmp	r9, r0
 800938e:	d142      	bne.n	8009416 <_malloc_r+0xea>
 8009390:	6821      	ldr	r1, [r4, #0]
 8009392:	1a6d      	subs	r5, r5, r1
 8009394:	4629      	mov	r1, r5
 8009396:	4630      	mov	r0, r6
 8009398:	f7ff ffa6 	bl	80092e8 <sbrk_aligned>
 800939c:	3001      	adds	r0, #1
 800939e:	d03a      	beq.n	8009416 <_malloc_r+0xea>
 80093a0:	6823      	ldr	r3, [r4, #0]
 80093a2:	442b      	add	r3, r5
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	f8d8 3000 	ldr.w	r3, [r8]
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	bb62      	cbnz	r2, 8009408 <_malloc_r+0xdc>
 80093ae:	f8c8 7000 	str.w	r7, [r8]
 80093b2:	e00f      	b.n	80093d4 <_malloc_r+0xa8>
 80093b4:	6822      	ldr	r2, [r4, #0]
 80093b6:	1b52      	subs	r2, r2, r5
 80093b8:	d420      	bmi.n	80093fc <_malloc_r+0xd0>
 80093ba:	2a0b      	cmp	r2, #11
 80093bc:	d917      	bls.n	80093ee <_malloc_r+0xc2>
 80093be:	1961      	adds	r1, r4, r5
 80093c0:	42a3      	cmp	r3, r4
 80093c2:	6025      	str	r5, [r4, #0]
 80093c4:	bf18      	it	ne
 80093c6:	6059      	strne	r1, [r3, #4]
 80093c8:	6863      	ldr	r3, [r4, #4]
 80093ca:	bf08      	it	eq
 80093cc:	f8c8 1000 	streq.w	r1, [r8]
 80093d0:	5162      	str	r2, [r4, r5]
 80093d2:	604b      	str	r3, [r1, #4]
 80093d4:	4630      	mov	r0, r6
 80093d6:	f000 f82f 	bl	8009438 <__malloc_unlock>
 80093da:	f104 000b 	add.w	r0, r4, #11
 80093de:	1d23      	adds	r3, r4, #4
 80093e0:	f020 0007 	bic.w	r0, r0, #7
 80093e4:	1ac2      	subs	r2, r0, r3
 80093e6:	bf1c      	itt	ne
 80093e8:	1a1b      	subne	r3, r3, r0
 80093ea:	50a3      	strne	r3, [r4, r2]
 80093ec:	e7af      	b.n	800934e <_malloc_r+0x22>
 80093ee:	6862      	ldr	r2, [r4, #4]
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	bf0c      	ite	eq
 80093f4:	f8c8 2000 	streq.w	r2, [r8]
 80093f8:	605a      	strne	r2, [r3, #4]
 80093fa:	e7eb      	b.n	80093d4 <_malloc_r+0xa8>
 80093fc:	4623      	mov	r3, r4
 80093fe:	6864      	ldr	r4, [r4, #4]
 8009400:	e7ae      	b.n	8009360 <_malloc_r+0x34>
 8009402:	463c      	mov	r4, r7
 8009404:	687f      	ldr	r7, [r7, #4]
 8009406:	e7b6      	b.n	8009376 <_malloc_r+0x4a>
 8009408:	461a      	mov	r2, r3
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	42a3      	cmp	r3, r4
 800940e:	d1fb      	bne.n	8009408 <_malloc_r+0xdc>
 8009410:	2300      	movs	r3, #0
 8009412:	6053      	str	r3, [r2, #4]
 8009414:	e7de      	b.n	80093d4 <_malloc_r+0xa8>
 8009416:	230c      	movs	r3, #12
 8009418:	6033      	str	r3, [r6, #0]
 800941a:	4630      	mov	r0, r6
 800941c:	f000 f80c 	bl	8009438 <__malloc_unlock>
 8009420:	e794      	b.n	800934c <_malloc_r+0x20>
 8009422:	6005      	str	r5, [r0, #0]
 8009424:	e7d6      	b.n	80093d4 <_malloc_r+0xa8>
 8009426:	bf00      	nop
 8009428:	24000454 	.word	0x24000454

0800942c <__malloc_lock>:
 800942c:	4801      	ldr	r0, [pc, #4]	@ (8009434 <__malloc_lock+0x8>)
 800942e:	f7ff b91e 	b.w	800866e <__retarget_lock_acquire_recursive>
 8009432:	bf00      	nop
 8009434:	2400044c 	.word	0x2400044c

08009438 <__malloc_unlock>:
 8009438:	4801      	ldr	r0, [pc, #4]	@ (8009440 <__malloc_unlock+0x8>)
 800943a:	f7ff b919 	b.w	8008670 <__retarget_lock_release_recursive>
 800943e:	bf00      	nop
 8009440:	2400044c 	.word	0x2400044c

08009444 <_Balloc>:
 8009444:	b570      	push	{r4, r5, r6, lr}
 8009446:	69c6      	ldr	r6, [r0, #28]
 8009448:	4604      	mov	r4, r0
 800944a:	460d      	mov	r5, r1
 800944c:	b976      	cbnz	r6, 800946c <_Balloc+0x28>
 800944e:	2010      	movs	r0, #16
 8009450:	f7ff ff42 	bl	80092d8 <malloc>
 8009454:	4602      	mov	r2, r0
 8009456:	61e0      	str	r0, [r4, #28]
 8009458:	b920      	cbnz	r0, 8009464 <_Balloc+0x20>
 800945a:	4b18      	ldr	r3, [pc, #96]	@ (80094bc <_Balloc+0x78>)
 800945c:	4818      	ldr	r0, [pc, #96]	@ (80094c0 <_Balloc+0x7c>)
 800945e:	216b      	movs	r1, #107	@ 0x6b
 8009460:	f000 fe0a 	bl	800a078 <__assert_func>
 8009464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009468:	6006      	str	r6, [r0, #0]
 800946a:	60c6      	str	r6, [r0, #12]
 800946c:	69e6      	ldr	r6, [r4, #28]
 800946e:	68f3      	ldr	r3, [r6, #12]
 8009470:	b183      	cbz	r3, 8009494 <_Balloc+0x50>
 8009472:	69e3      	ldr	r3, [r4, #28]
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800947a:	b9b8      	cbnz	r0, 80094ac <_Balloc+0x68>
 800947c:	2101      	movs	r1, #1
 800947e:	fa01 f605 	lsl.w	r6, r1, r5
 8009482:	1d72      	adds	r2, r6, #5
 8009484:	0092      	lsls	r2, r2, #2
 8009486:	4620      	mov	r0, r4
 8009488:	f000 fe14 	bl	800a0b4 <_calloc_r>
 800948c:	b160      	cbz	r0, 80094a8 <_Balloc+0x64>
 800948e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009492:	e00e      	b.n	80094b2 <_Balloc+0x6e>
 8009494:	2221      	movs	r2, #33	@ 0x21
 8009496:	2104      	movs	r1, #4
 8009498:	4620      	mov	r0, r4
 800949a:	f000 fe0b 	bl	800a0b4 <_calloc_r>
 800949e:	69e3      	ldr	r3, [r4, #28]
 80094a0:	60f0      	str	r0, [r6, #12]
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1e4      	bne.n	8009472 <_Balloc+0x2e>
 80094a8:	2000      	movs	r0, #0
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	6802      	ldr	r2, [r0, #0]
 80094ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094b2:	2300      	movs	r3, #0
 80094b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094b8:	e7f7      	b.n	80094aa <_Balloc+0x66>
 80094ba:	bf00      	nop
 80094bc:	0800a3c9 	.word	0x0800a3c9
 80094c0:	0800a449 	.word	0x0800a449

080094c4 <_Bfree>:
 80094c4:	b570      	push	{r4, r5, r6, lr}
 80094c6:	69c6      	ldr	r6, [r0, #28]
 80094c8:	4605      	mov	r5, r0
 80094ca:	460c      	mov	r4, r1
 80094cc:	b976      	cbnz	r6, 80094ec <_Bfree+0x28>
 80094ce:	2010      	movs	r0, #16
 80094d0:	f7ff ff02 	bl	80092d8 <malloc>
 80094d4:	4602      	mov	r2, r0
 80094d6:	61e8      	str	r0, [r5, #28]
 80094d8:	b920      	cbnz	r0, 80094e4 <_Bfree+0x20>
 80094da:	4b09      	ldr	r3, [pc, #36]	@ (8009500 <_Bfree+0x3c>)
 80094dc:	4809      	ldr	r0, [pc, #36]	@ (8009504 <_Bfree+0x40>)
 80094de:	218f      	movs	r1, #143	@ 0x8f
 80094e0:	f000 fdca 	bl	800a078 <__assert_func>
 80094e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094e8:	6006      	str	r6, [r0, #0]
 80094ea:	60c6      	str	r6, [r0, #12]
 80094ec:	b13c      	cbz	r4, 80094fe <_Bfree+0x3a>
 80094ee:	69eb      	ldr	r3, [r5, #28]
 80094f0:	6862      	ldr	r2, [r4, #4]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094f8:	6021      	str	r1, [r4, #0]
 80094fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094fe:	bd70      	pop	{r4, r5, r6, pc}
 8009500:	0800a3c9 	.word	0x0800a3c9
 8009504:	0800a449 	.word	0x0800a449

08009508 <__multadd>:
 8009508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800950c:	690d      	ldr	r5, [r1, #16]
 800950e:	4607      	mov	r7, r0
 8009510:	460c      	mov	r4, r1
 8009512:	461e      	mov	r6, r3
 8009514:	f101 0c14 	add.w	ip, r1, #20
 8009518:	2000      	movs	r0, #0
 800951a:	f8dc 3000 	ldr.w	r3, [ip]
 800951e:	b299      	uxth	r1, r3
 8009520:	fb02 6101 	mla	r1, r2, r1, r6
 8009524:	0c1e      	lsrs	r6, r3, #16
 8009526:	0c0b      	lsrs	r3, r1, #16
 8009528:	fb02 3306 	mla	r3, r2, r6, r3
 800952c:	b289      	uxth	r1, r1
 800952e:	3001      	adds	r0, #1
 8009530:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009534:	4285      	cmp	r5, r0
 8009536:	f84c 1b04 	str.w	r1, [ip], #4
 800953a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800953e:	dcec      	bgt.n	800951a <__multadd+0x12>
 8009540:	b30e      	cbz	r6, 8009586 <__multadd+0x7e>
 8009542:	68a3      	ldr	r3, [r4, #8]
 8009544:	42ab      	cmp	r3, r5
 8009546:	dc19      	bgt.n	800957c <__multadd+0x74>
 8009548:	6861      	ldr	r1, [r4, #4]
 800954a:	4638      	mov	r0, r7
 800954c:	3101      	adds	r1, #1
 800954e:	f7ff ff79 	bl	8009444 <_Balloc>
 8009552:	4680      	mov	r8, r0
 8009554:	b928      	cbnz	r0, 8009562 <__multadd+0x5a>
 8009556:	4602      	mov	r2, r0
 8009558:	4b0c      	ldr	r3, [pc, #48]	@ (800958c <__multadd+0x84>)
 800955a:	480d      	ldr	r0, [pc, #52]	@ (8009590 <__multadd+0x88>)
 800955c:	21ba      	movs	r1, #186	@ 0xba
 800955e:	f000 fd8b 	bl	800a078 <__assert_func>
 8009562:	6922      	ldr	r2, [r4, #16]
 8009564:	3202      	adds	r2, #2
 8009566:	f104 010c 	add.w	r1, r4, #12
 800956a:	0092      	lsls	r2, r2, #2
 800956c:	300c      	adds	r0, #12
 800956e:	f000 fd75 	bl	800a05c <memcpy>
 8009572:	4621      	mov	r1, r4
 8009574:	4638      	mov	r0, r7
 8009576:	f7ff ffa5 	bl	80094c4 <_Bfree>
 800957a:	4644      	mov	r4, r8
 800957c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009580:	3501      	adds	r5, #1
 8009582:	615e      	str	r6, [r3, #20]
 8009584:	6125      	str	r5, [r4, #16]
 8009586:	4620      	mov	r0, r4
 8009588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800958c:	0800a438 	.word	0x0800a438
 8009590:	0800a449 	.word	0x0800a449

08009594 <__hi0bits>:
 8009594:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009598:	4603      	mov	r3, r0
 800959a:	bf36      	itet	cc
 800959c:	0403      	lslcc	r3, r0, #16
 800959e:	2000      	movcs	r0, #0
 80095a0:	2010      	movcc	r0, #16
 80095a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095a6:	bf3c      	itt	cc
 80095a8:	021b      	lslcc	r3, r3, #8
 80095aa:	3008      	addcc	r0, #8
 80095ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095b0:	bf3c      	itt	cc
 80095b2:	011b      	lslcc	r3, r3, #4
 80095b4:	3004      	addcc	r0, #4
 80095b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ba:	bf3c      	itt	cc
 80095bc:	009b      	lslcc	r3, r3, #2
 80095be:	3002      	addcc	r0, #2
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	db05      	blt.n	80095d0 <__hi0bits+0x3c>
 80095c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095c8:	f100 0001 	add.w	r0, r0, #1
 80095cc:	bf08      	it	eq
 80095ce:	2020      	moveq	r0, #32
 80095d0:	4770      	bx	lr

080095d2 <__lo0bits>:
 80095d2:	6803      	ldr	r3, [r0, #0]
 80095d4:	4602      	mov	r2, r0
 80095d6:	f013 0007 	ands.w	r0, r3, #7
 80095da:	d00b      	beq.n	80095f4 <__lo0bits+0x22>
 80095dc:	07d9      	lsls	r1, r3, #31
 80095de:	d421      	bmi.n	8009624 <__lo0bits+0x52>
 80095e0:	0798      	lsls	r0, r3, #30
 80095e2:	bf49      	itett	mi
 80095e4:	085b      	lsrmi	r3, r3, #1
 80095e6:	089b      	lsrpl	r3, r3, #2
 80095e8:	2001      	movmi	r0, #1
 80095ea:	6013      	strmi	r3, [r2, #0]
 80095ec:	bf5c      	itt	pl
 80095ee:	6013      	strpl	r3, [r2, #0]
 80095f0:	2002      	movpl	r0, #2
 80095f2:	4770      	bx	lr
 80095f4:	b299      	uxth	r1, r3
 80095f6:	b909      	cbnz	r1, 80095fc <__lo0bits+0x2a>
 80095f8:	0c1b      	lsrs	r3, r3, #16
 80095fa:	2010      	movs	r0, #16
 80095fc:	b2d9      	uxtb	r1, r3
 80095fe:	b909      	cbnz	r1, 8009604 <__lo0bits+0x32>
 8009600:	3008      	adds	r0, #8
 8009602:	0a1b      	lsrs	r3, r3, #8
 8009604:	0719      	lsls	r1, r3, #28
 8009606:	bf04      	itt	eq
 8009608:	091b      	lsreq	r3, r3, #4
 800960a:	3004      	addeq	r0, #4
 800960c:	0799      	lsls	r1, r3, #30
 800960e:	bf04      	itt	eq
 8009610:	089b      	lsreq	r3, r3, #2
 8009612:	3002      	addeq	r0, #2
 8009614:	07d9      	lsls	r1, r3, #31
 8009616:	d403      	bmi.n	8009620 <__lo0bits+0x4e>
 8009618:	085b      	lsrs	r3, r3, #1
 800961a:	f100 0001 	add.w	r0, r0, #1
 800961e:	d003      	beq.n	8009628 <__lo0bits+0x56>
 8009620:	6013      	str	r3, [r2, #0]
 8009622:	4770      	bx	lr
 8009624:	2000      	movs	r0, #0
 8009626:	4770      	bx	lr
 8009628:	2020      	movs	r0, #32
 800962a:	4770      	bx	lr

0800962c <__i2b>:
 800962c:	b510      	push	{r4, lr}
 800962e:	460c      	mov	r4, r1
 8009630:	2101      	movs	r1, #1
 8009632:	f7ff ff07 	bl	8009444 <_Balloc>
 8009636:	4602      	mov	r2, r0
 8009638:	b928      	cbnz	r0, 8009646 <__i2b+0x1a>
 800963a:	4b05      	ldr	r3, [pc, #20]	@ (8009650 <__i2b+0x24>)
 800963c:	4805      	ldr	r0, [pc, #20]	@ (8009654 <__i2b+0x28>)
 800963e:	f240 1145 	movw	r1, #325	@ 0x145
 8009642:	f000 fd19 	bl	800a078 <__assert_func>
 8009646:	2301      	movs	r3, #1
 8009648:	6144      	str	r4, [r0, #20]
 800964a:	6103      	str	r3, [r0, #16]
 800964c:	bd10      	pop	{r4, pc}
 800964e:	bf00      	nop
 8009650:	0800a438 	.word	0x0800a438
 8009654:	0800a449 	.word	0x0800a449

08009658 <__multiply>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	4617      	mov	r7, r2
 800965e:	690a      	ldr	r2, [r1, #16]
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	429a      	cmp	r2, r3
 8009664:	bfa8      	it	ge
 8009666:	463b      	movge	r3, r7
 8009668:	4689      	mov	r9, r1
 800966a:	bfa4      	itt	ge
 800966c:	460f      	movge	r7, r1
 800966e:	4699      	movge	r9, r3
 8009670:	693d      	ldr	r5, [r7, #16]
 8009672:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	6879      	ldr	r1, [r7, #4]
 800967a:	eb05 060a 	add.w	r6, r5, sl
 800967e:	42b3      	cmp	r3, r6
 8009680:	b085      	sub	sp, #20
 8009682:	bfb8      	it	lt
 8009684:	3101      	addlt	r1, #1
 8009686:	f7ff fedd 	bl	8009444 <_Balloc>
 800968a:	b930      	cbnz	r0, 800969a <__multiply+0x42>
 800968c:	4602      	mov	r2, r0
 800968e:	4b41      	ldr	r3, [pc, #260]	@ (8009794 <__multiply+0x13c>)
 8009690:	4841      	ldr	r0, [pc, #260]	@ (8009798 <__multiply+0x140>)
 8009692:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009696:	f000 fcef 	bl	800a078 <__assert_func>
 800969a:	f100 0414 	add.w	r4, r0, #20
 800969e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80096a2:	4623      	mov	r3, r4
 80096a4:	2200      	movs	r2, #0
 80096a6:	4573      	cmp	r3, lr
 80096a8:	d320      	bcc.n	80096ec <__multiply+0x94>
 80096aa:	f107 0814 	add.w	r8, r7, #20
 80096ae:	f109 0114 	add.w	r1, r9, #20
 80096b2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80096b6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80096ba:	9302      	str	r3, [sp, #8]
 80096bc:	1beb      	subs	r3, r5, r7
 80096be:	3b15      	subs	r3, #21
 80096c0:	f023 0303 	bic.w	r3, r3, #3
 80096c4:	3304      	adds	r3, #4
 80096c6:	3715      	adds	r7, #21
 80096c8:	42bd      	cmp	r5, r7
 80096ca:	bf38      	it	cc
 80096cc:	2304      	movcc	r3, #4
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	9b02      	ldr	r3, [sp, #8]
 80096d2:	9103      	str	r1, [sp, #12]
 80096d4:	428b      	cmp	r3, r1
 80096d6:	d80c      	bhi.n	80096f2 <__multiply+0x9a>
 80096d8:	2e00      	cmp	r6, #0
 80096da:	dd03      	ble.n	80096e4 <__multiply+0x8c>
 80096dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d055      	beq.n	8009790 <__multiply+0x138>
 80096e4:	6106      	str	r6, [r0, #16]
 80096e6:	b005      	add	sp, #20
 80096e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ec:	f843 2b04 	str.w	r2, [r3], #4
 80096f0:	e7d9      	b.n	80096a6 <__multiply+0x4e>
 80096f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80096f6:	f1ba 0f00 	cmp.w	sl, #0
 80096fa:	d01f      	beq.n	800973c <__multiply+0xe4>
 80096fc:	46c4      	mov	ip, r8
 80096fe:	46a1      	mov	r9, r4
 8009700:	2700      	movs	r7, #0
 8009702:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009706:	f8d9 3000 	ldr.w	r3, [r9]
 800970a:	fa1f fb82 	uxth.w	fp, r2
 800970e:	b29b      	uxth	r3, r3
 8009710:	fb0a 330b 	mla	r3, sl, fp, r3
 8009714:	443b      	add	r3, r7
 8009716:	f8d9 7000 	ldr.w	r7, [r9]
 800971a:	0c12      	lsrs	r2, r2, #16
 800971c:	0c3f      	lsrs	r7, r7, #16
 800971e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009722:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009726:	b29b      	uxth	r3, r3
 8009728:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800972c:	4565      	cmp	r5, ip
 800972e:	f849 3b04 	str.w	r3, [r9], #4
 8009732:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009736:	d8e4      	bhi.n	8009702 <__multiply+0xaa>
 8009738:	9b01      	ldr	r3, [sp, #4]
 800973a:	50e7      	str	r7, [r4, r3]
 800973c:	9b03      	ldr	r3, [sp, #12]
 800973e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009742:	3104      	adds	r1, #4
 8009744:	f1b9 0f00 	cmp.w	r9, #0
 8009748:	d020      	beq.n	800978c <__multiply+0x134>
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	4647      	mov	r7, r8
 800974e:	46a4      	mov	ip, r4
 8009750:	f04f 0a00 	mov.w	sl, #0
 8009754:	f8b7 b000 	ldrh.w	fp, [r7]
 8009758:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800975c:	fb09 220b 	mla	r2, r9, fp, r2
 8009760:	4452      	add	r2, sl
 8009762:	b29b      	uxth	r3, r3
 8009764:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009768:	f84c 3b04 	str.w	r3, [ip], #4
 800976c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009770:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009774:	f8bc 3000 	ldrh.w	r3, [ip]
 8009778:	fb09 330a 	mla	r3, r9, sl, r3
 800977c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009780:	42bd      	cmp	r5, r7
 8009782:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009786:	d8e5      	bhi.n	8009754 <__multiply+0xfc>
 8009788:	9a01      	ldr	r2, [sp, #4]
 800978a:	50a3      	str	r3, [r4, r2]
 800978c:	3404      	adds	r4, #4
 800978e:	e79f      	b.n	80096d0 <__multiply+0x78>
 8009790:	3e01      	subs	r6, #1
 8009792:	e7a1      	b.n	80096d8 <__multiply+0x80>
 8009794:	0800a438 	.word	0x0800a438
 8009798:	0800a449 	.word	0x0800a449

0800979c <__pow5mult>:
 800979c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097a0:	4615      	mov	r5, r2
 80097a2:	f012 0203 	ands.w	r2, r2, #3
 80097a6:	4607      	mov	r7, r0
 80097a8:	460e      	mov	r6, r1
 80097aa:	d007      	beq.n	80097bc <__pow5mult+0x20>
 80097ac:	4c25      	ldr	r4, [pc, #148]	@ (8009844 <__pow5mult+0xa8>)
 80097ae:	3a01      	subs	r2, #1
 80097b0:	2300      	movs	r3, #0
 80097b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097b6:	f7ff fea7 	bl	8009508 <__multadd>
 80097ba:	4606      	mov	r6, r0
 80097bc:	10ad      	asrs	r5, r5, #2
 80097be:	d03d      	beq.n	800983c <__pow5mult+0xa0>
 80097c0:	69fc      	ldr	r4, [r7, #28]
 80097c2:	b97c      	cbnz	r4, 80097e4 <__pow5mult+0x48>
 80097c4:	2010      	movs	r0, #16
 80097c6:	f7ff fd87 	bl	80092d8 <malloc>
 80097ca:	4602      	mov	r2, r0
 80097cc:	61f8      	str	r0, [r7, #28]
 80097ce:	b928      	cbnz	r0, 80097dc <__pow5mult+0x40>
 80097d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009848 <__pow5mult+0xac>)
 80097d2:	481e      	ldr	r0, [pc, #120]	@ (800984c <__pow5mult+0xb0>)
 80097d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80097d8:	f000 fc4e 	bl	800a078 <__assert_func>
 80097dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097e0:	6004      	str	r4, [r0, #0]
 80097e2:	60c4      	str	r4, [r0, #12]
 80097e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80097e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097ec:	b94c      	cbnz	r4, 8009802 <__pow5mult+0x66>
 80097ee:	f240 2171 	movw	r1, #625	@ 0x271
 80097f2:	4638      	mov	r0, r7
 80097f4:	f7ff ff1a 	bl	800962c <__i2b>
 80097f8:	2300      	movs	r3, #0
 80097fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80097fe:	4604      	mov	r4, r0
 8009800:	6003      	str	r3, [r0, #0]
 8009802:	f04f 0900 	mov.w	r9, #0
 8009806:	07eb      	lsls	r3, r5, #31
 8009808:	d50a      	bpl.n	8009820 <__pow5mult+0x84>
 800980a:	4631      	mov	r1, r6
 800980c:	4622      	mov	r2, r4
 800980e:	4638      	mov	r0, r7
 8009810:	f7ff ff22 	bl	8009658 <__multiply>
 8009814:	4631      	mov	r1, r6
 8009816:	4680      	mov	r8, r0
 8009818:	4638      	mov	r0, r7
 800981a:	f7ff fe53 	bl	80094c4 <_Bfree>
 800981e:	4646      	mov	r6, r8
 8009820:	106d      	asrs	r5, r5, #1
 8009822:	d00b      	beq.n	800983c <__pow5mult+0xa0>
 8009824:	6820      	ldr	r0, [r4, #0]
 8009826:	b938      	cbnz	r0, 8009838 <__pow5mult+0x9c>
 8009828:	4622      	mov	r2, r4
 800982a:	4621      	mov	r1, r4
 800982c:	4638      	mov	r0, r7
 800982e:	f7ff ff13 	bl	8009658 <__multiply>
 8009832:	6020      	str	r0, [r4, #0]
 8009834:	f8c0 9000 	str.w	r9, [r0]
 8009838:	4604      	mov	r4, r0
 800983a:	e7e4      	b.n	8009806 <__pow5mult+0x6a>
 800983c:	4630      	mov	r0, r6
 800983e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009842:	bf00      	nop
 8009844:	0800a4fc 	.word	0x0800a4fc
 8009848:	0800a3c9 	.word	0x0800a3c9
 800984c:	0800a449 	.word	0x0800a449

08009850 <__lshift>:
 8009850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009854:	460c      	mov	r4, r1
 8009856:	6849      	ldr	r1, [r1, #4]
 8009858:	6923      	ldr	r3, [r4, #16]
 800985a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800985e:	68a3      	ldr	r3, [r4, #8]
 8009860:	4607      	mov	r7, r0
 8009862:	4691      	mov	r9, r2
 8009864:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009868:	f108 0601 	add.w	r6, r8, #1
 800986c:	42b3      	cmp	r3, r6
 800986e:	db0b      	blt.n	8009888 <__lshift+0x38>
 8009870:	4638      	mov	r0, r7
 8009872:	f7ff fde7 	bl	8009444 <_Balloc>
 8009876:	4605      	mov	r5, r0
 8009878:	b948      	cbnz	r0, 800988e <__lshift+0x3e>
 800987a:	4602      	mov	r2, r0
 800987c:	4b28      	ldr	r3, [pc, #160]	@ (8009920 <__lshift+0xd0>)
 800987e:	4829      	ldr	r0, [pc, #164]	@ (8009924 <__lshift+0xd4>)
 8009880:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009884:	f000 fbf8 	bl	800a078 <__assert_func>
 8009888:	3101      	adds	r1, #1
 800988a:	005b      	lsls	r3, r3, #1
 800988c:	e7ee      	b.n	800986c <__lshift+0x1c>
 800988e:	2300      	movs	r3, #0
 8009890:	f100 0114 	add.w	r1, r0, #20
 8009894:	f100 0210 	add.w	r2, r0, #16
 8009898:	4618      	mov	r0, r3
 800989a:	4553      	cmp	r3, sl
 800989c:	db33      	blt.n	8009906 <__lshift+0xb6>
 800989e:	6920      	ldr	r0, [r4, #16]
 80098a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098a4:	f104 0314 	add.w	r3, r4, #20
 80098a8:	f019 091f 	ands.w	r9, r9, #31
 80098ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098b4:	d02b      	beq.n	800990e <__lshift+0xbe>
 80098b6:	f1c9 0e20 	rsb	lr, r9, #32
 80098ba:	468a      	mov	sl, r1
 80098bc:	2200      	movs	r2, #0
 80098be:	6818      	ldr	r0, [r3, #0]
 80098c0:	fa00 f009 	lsl.w	r0, r0, r9
 80098c4:	4310      	orrs	r0, r2
 80098c6:	f84a 0b04 	str.w	r0, [sl], #4
 80098ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ce:	459c      	cmp	ip, r3
 80098d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80098d4:	d8f3      	bhi.n	80098be <__lshift+0x6e>
 80098d6:	ebac 0304 	sub.w	r3, ip, r4
 80098da:	3b15      	subs	r3, #21
 80098dc:	f023 0303 	bic.w	r3, r3, #3
 80098e0:	3304      	adds	r3, #4
 80098e2:	f104 0015 	add.w	r0, r4, #21
 80098e6:	4560      	cmp	r0, ip
 80098e8:	bf88      	it	hi
 80098ea:	2304      	movhi	r3, #4
 80098ec:	50ca      	str	r2, [r1, r3]
 80098ee:	b10a      	cbz	r2, 80098f4 <__lshift+0xa4>
 80098f0:	f108 0602 	add.w	r6, r8, #2
 80098f4:	3e01      	subs	r6, #1
 80098f6:	4638      	mov	r0, r7
 80098f8:	612e      	str	r6, [r5, #16]
 80098fa:	4621      	mov	r1, r4
 80098fc:	f7ff fde2 	bl	80094c4 <_Bfree>
 8009900:	4628      	mov	r0, r5
 8009902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009906:	f842 0f04 	str.w	r0, [r2, #4]!
 800990a:	3301      	adds	r3, #1
 800990c:	e7c5      	b.n	800989a <__lshift+0x4a>
 800990e:	3904      	subs	r1, #4
 8009910:	f853 2b04 	ldr.w	r2, [r3], #4
 8009914:	f841 2f04 	str.w	r2, [r1, #4]!
 8009918:	459c      	cmp	ip, r3
 800991a:	d8f9      	bhi.n	8009910 <__lshift+0xc0>
 800991c:	e7ea      	b.n	80098f4 <__lshift+0xa4>
 800991e:	bf00      	nop
 8009920:	0800a438 	.word	0x0800a438
 8009924:	0800a449 	.word	0x0800a449

08009928 <__mcmp>:
 8009928:	690a      	ldr	r2, [r1, #16]
 800992a:	4603      	mov	r3, r0
 800992c:	6900      	ldr	r0, [r0, #16]
 800992e:	1a80      	subs	r0, r0, r2
 8009930:	b530      	push	{r4, r5, lr}
 8009932:	d10e      	bne.n	8009952 <__mcmp+0x2a>
 8009934:	3314      	adds	r3, #20
 8009936:	3114      	adds	r1, #20
 8009938:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800993c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009940:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009944:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009948:	4295      	cmp	r5, r2
 800994a:	d003      	beq.n	8009954 <__mcmp+0x2c>
 800994c:	d205      	bcs.n	800995a <__mcmp+0x32>
 800994e:	f04f 30ff 	mov.w	r0, #4294967295
 8009952:	bd30      	pop	{r4, r5, pc}
 8009954:	42a3      	cmp	r3, r4
 8009956:	d3f3      	bcc.n	8009940 <__mcmp+0x18>
 8009958:	e7fb      	b.n	8009952 <__mcmp+0x2a>
 800995a:	2001      	movs	r0, #1
 800995c:	e7f9      	b.n	8009952 <__mcmp+0x2a>
	...

08009960 <__mdiff>:
 8009960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	4689      	mov	r9, r1
 8009966:	4606      	mov	r6, r0
 8009968:	4611      	mov	r1, r2
 800996a:	4648      	mov	r0, r9
 800996c:	4614      	mov	r4, r2
 800996e:	f7ff ffdb 	bl	8009928 <__mcmp>
 8009972:	1e05      	subs	r5, r0, #0
 8009974:	d112      	bne.n	800999c <__mdiff+0x3c>
 8009976:	4629      	mov	r1, r5
 8009978:	4630      	mov	r0, r6
 800997a:	f7ff fd63 	bl	8009444 <_Balloc>
 800997e:	4602      	mov	r2, r0
 8009980:	b928      	cbnz	r0, 800998e <__mdiff+0x2e>
 8009982:	4b3f      	ldr	r3, [pc, #252]	@ (8009a80 <__mdiff+0x120>)
 8009984:	f240 2137 	movw	r1, #567	@ 0x237
 8009988:	483e      	ldr	r0, [pc, #248]	@ (8009a84 <__mdiff+0x124>)
 800998a:	f000 fb75 	bl	800a078 <__assert_func>
 800998e:	2301      	movs	r3, #1
 8009990:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009994:	4610      	mov	r0, r2
 8009996:	b003      	add	sp, #12
 8009998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800999c:	bfbc      	itt	lt
 800999e:	464b      	movlt	r3, r9
 80099a0:	46a1      	movlt	r9, r4
 80099a2:	4630      	mov	r0, r6
 80099a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099a8:	bfba      	itte	lt
 80099aa:	461c      	movlt	r4, r3
 80099ac:	2501      	movlt	r5, #1
 80099ae:	2500      	movge	r5, #0
 80099b0:	f7ff fd48 	bl	8009444 <_Balloc>
 80099b4:	4602      	mov	r2, r0
 80099b6:	b918      	cbnz	r0, 80099c0 <__mdiff+0x60>
 80099b8:	4b31      	ldr	r3, [pc, #196]	@ (8009a80 <__mdiff+0x120>)
 80099ba:	f240 2145 	movw	r1, #581	@ 0x245
 80099be:	e7e3      	b.n	8009988 <__mdiff+0x28>
 80099c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099c4:	6926      	ldr	r6, [r4, #16]
 80099c6:	60c5      	str	r5, [r0, #12]
 80099c8:	f109 0310 	add.w	r3, r9, #16
 80099cc:	f109 0514 	add.w	r5, r9, #20
 80099d0:	f104 0e14 	add.w	lr, r4, #20
 80099d4:	f100 0b14 	add.w	fp, r0, #20
 80099d8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80099dc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80099e0:	9301      	str	r3, [sp, #4]
 80099e2:	46d9      	mov	r9, fp
 80099e4:	f04f 0c00 	mov.w	ip, #0
 80099e8:	9b01      	ldr	r3, [sp, #4]
 80099ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80099ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80099f2:	9301      	str	r3, [sp, #4]
 80099f4:	fa1f f38a 	uxth.w	r3, sl
 80099f8:	4619      	mov	r1, r3
 80099fa:	b283      	uxth	r3, r0
 80099fc:	1acb      	subs	r3, r1, r3
 80099fe:	0c00      	lsrs	r0, r0, #16
 8009a00:	4463      	add	r3, ip
 8009a02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a10:	4576      	cmp	r6, lr
 8009a12:	f849 3b04 	str.w	r3, [r9], #4
 8009a16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a1a:	d8e5      	bhi.n	80099e8 <__mdiff+0x88>
 8009a1c:	1b33      	subs	r3, r6, r4
 8009a1e:	3b15      	subs	r3, #21
 8009a20:	f023 0303 	bic.w	r3, r3, #3
 8009a24:	3415      	adds	r4, #21
 8009a26:	3304      	adds	r3, #4
 8009a28:	42a6      	cmp	r6, r4
 8009a2a:	bf38      	it	cc
 8009a2c:	2304      	movcc	r3, #4
 8009a2e:	441d      	add	r5, r3
 8009a30:	445b      	add	r3, fp
 8009a32:	461e      	mov	r6, r3
 8009a34:	462c      	mov	r4, r5
 8009a36:	4544      	cmp	r4, r8
 8009a38:	d30e      	bcc.n	8009a58 <__mdiff+0xf8>
 8009a3a:	f108 0103 	add.w	r1, r8, #3
 8009a3e:	1b49      	subs	r1, r1, r5
 8009a40:	f021 0103 	bic.w	r1, r1, #3
 8009a44:	3d03      	subs	r5, #3
 8009a46:	45a8      	cmp	r8, r5
 8009a48:	bf38      	it	cc
 8009a4a:	2100      	movcc	r1, #0
 8009a4c:	440b      	add	r3, r1
 8009a4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a52:	b191      	cbz	r1, 8009a7a <__mdiff+0x11a>
 8009a54:	6117      	str	r7, [r2, #16]
 8009a56:	e79d      	b.n	8009994 <__mdiff+0x34>
 8009a58:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a5c:	46e6      	mov	lr, ip
 8009a5e:	0c08      	lsrs	r0, r1, #16
 8009a60:	fa1c fc81 	uxtah	ip, ip, r1
 8009a64:	4471      	add	r1, lr
 8009a66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a6a:	b289      	uxth	r1, r1
 8009a6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a70:	f846 1b04 	str.w	r1, [r6], #4
 8009a74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a78:	e7dd      	b.n	8009a36 <__mdiff+0xd6>
 8009a7a:	3f01      	subs	r7, #1
 8009a7c:	e7e7      	b.n	8009a4e <__mdiff+0xee>
 8009a7e:	bf00      	nop
 8009a80:	0800a438 	.word	0x0800a438
 8009a84:	0800a449 	.word	0x0800a449

08009a88 <__d2b>:
 8009a88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a8c:	460f      	mov	r7, r1
 8009a8e:	2101      	movs	r1, #1
 8009a90:	ec59 8b10 	vmov	r8, r9, d0
 8009a94:	4616      	mov	r6, r2
 8009a96:	f7ff fcd5 	bl	8009444 <_Balloc>
 8009a9a:	4604      	mov	r4, r0
 8009a9c:	b930      	cbnz	r0, 8009aac <__d2b+0x24>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	4b23      	ldr	r3, [pc, #140]	@ (8009b30 <__d2b+0xa8>)
 8009aa2:	4824      	ldr	r0, [pc, #144]	@ (8009b34 <__d2b+0xac>)
 8009aa4:	f240 310f 	movw	r1, #783	@ 0x30f
 8009aa8:	f000 fae6 	bl	800a078 <__assert_func>
 8009aac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ab0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ab4:	b10d      	cbz	r5, 8009aba <__d2b+0x32>
 8009ab6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009aba:	9301      	str	r3, [sp, #4]
 8009abc:	f1b8 0300 	subs.w	r3, r8, #0
 8009ac0:	d023      	beq.n	8009b0a <__d2b+0x82>
 8009ac2:	4668      	mov	r0, sp
 8009ac4:	9300      	str	r3, [sp, #0]
 8009ac6:	f7ff fd84 	bl	80095d2 <__lo0bits>
 8009aca:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ace:	b1d0      	cbz	r0, 8009b06 <__d2b+0x7e>
 8009ad0:	f1c0 0320 	rsb	r3, r0, #32
 8009ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ad8:	430b      	orrs	r3, r1
 8009ada:	40c2      	lsrs	r2, r0
 8009adc:	6163      	str	r3, [r4, #20]
 8009ade:	9201      	str	r2, [sp, #4]
 8009ae0:	9b01      	ldr	r3, [sp, #4]
 8009ae2:	61a3      	str	r3, [r4, #24]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	bf0c      	ite	eq
 8009ae8:	2201      	moveq	r2, #1
 8009aea:	2202      	movne	r2, #2
 8009aec:	6122      	str	r2, [r4, #16]
 8009aee:	b1a5      	cbz	r5, 8009b1a <__d2b+0x92>
 8009af0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009af4:	4405      	add	r5, r0
 8009af6:	603d      	str	r5, [r7, #0]
 8009af8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009afc:	6030      	str	r0, [r6, #0]
 8009afe:	4620      	mov	r0, r4
 8009b00:	b003      	add	sp, #12
 8009b02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b06:	6161      	str	r1, [r4, #20]
 8009b08:	e7ea      	b.n	8009ae0 <__d2b+0x58>
 8009b0a:	a801      	add	r0, sp, #4
 8009b0c:	f7ff fd61 	bl	80095d2 <__lo0bits>
 8009b10:	9b01      	ldr	r3, [sp, #4]
 8009b12:	6163      	str	r3, [r4, #20]
 8009b14:	3020      	adds	r0, #32
 8009b16:	2201      	movs	r2, #1
 8009b18:	e7e8      	b.n	8009aec <__d2b+0x64>
 8009b1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b22:	6038      	str	r0, [r7, #0]
 8009b24:	6918      	ldr	r0, [r3, #16]
 8009b26:	f7ff fd35 	bl	8009594 <__hi0bits>
 8009b2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b2e:	e7e5      	b.n	8009afc <__d2b+0x74>
 8009b30:	0800a438 	.word	0x0800a438
 8009b34:	0800a449 	.word	0x0800a449

08009b38 <__sfputc_r>:
 8009b38:	6893      	ldr	r3, [r2, #8]
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	b410      	push	{r4}
 8009b40:	6093      	str	r3, [r2, #8]
 8009b42:	da08      	bge.n	8009b56 <__sfputc_r+0x1e>
 8009b44:	6994      	ldr	r4, [r2, #24]
 8009b46:	42a3      	cmp	r3, r4
 8009b48:	db01      	blt.n	8009b4e <__sfputc_r+0x16>
 8009b4a:	290a      	cmp	r1, #10
 8009b4c:	d103      	bne.n	8009b56 <__sfputc_r+0x1e>
 8009b4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b52:	f000 b9df 	b.w	8009f14 <__swbuf_r>
 8009b56:	6813      	ldr	r3, [r2, #0]
 8009b58:	1c58      	adds	r0, r3, #1
 8009b5a:	6010      	str	r0, [r2, #0]
 8009b5c:	7019      	strb	r1, [r3, #0]
 8009b5e:	4608      	mov	r0, r1
 8009b60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b64:	4770      	bx	lr

08009b66 <__sfputs_r>:
 8009b66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b68:	4606      	mov	r6, r0
 8009b6a:	460f      	mov	r7, r1
 8009b6c:	4614      	mov	r4, r2
 8009b6e:	18d5      	adds	r5, r2, r3
 8009b70:	42ac      	cmp	r4, r5
 8009b72:	d101      	bne.n	8009b78 <__sfputs_r+0x12>
 8009b74:	2000      	movs	r0, #0
 8009b76:	e007      	b.n	8009b88 <__sfputs_r+0x22>
 8009b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7c:	463a      	mov	r2, r7
 8009b7e:	4630      	mov	r0, r6
 8009b80:	f7ff ffda 	bl	8009b38 <__sfputc_r>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d1f3      	bne.n	8009b70 <__sfputs_r+0xa>
 8009b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b8c <_vfiprintf_r>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	460d      	mov	r5, r1
 8009b92:	b09d      	sub	sp, #116	@ 0x74
 8009b94:	4614      	mov	r4, r2
 8009b96:	4698      	mov	r8, r3
 8009b98:	4606      	mov	r6, r0
 8009b9a:	b118      	cbz	r0, 8009ba4 <_vfiprintf_r+0x18>
 8009b9c:	6a03      	ldr	r3, [r0, #32]
 8009b9e:	b90b      	cbnz	r3, 8009ba4 <_vfiprintf_r+0x18>
 8009ba0:	f7fe fc5c 	bl	800845c <__sinit>
 8009ba4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ba6:	07d9      	lsls	r1, r3, #31
 8009ba8:	d405      	bmi.n	8009bb6 <_vfiprintf_r+0x2a>
 8009baa:	89ab      	ldrh	r3, [r5, #12]
 8009bac:	059a      	lsls	r2, r3, #22
 8009bae:	d402      	bmi.n	8009bb6 <_vfiprintf_r+0x2a>
 8009bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bb2:	f7fe fd5c 	bl	800866e <__retarget_lock_acquire_recursive>
 8009bb6:	89ab      	ldrh	r3, [r5, #12]
 8009bb8:	071b      	lsls	r3, r3, #28
 8009bba:	d501      	bpl.n	8009bc0 <_vfiprintf_r+0x34>
 8009bbc:	692b      	ldr	r3, [r5, #16]
 8009bbe:	b99b      	cbnz	r3, 8009be8 <_vfiprintf_r+0x5c>
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f000 f9e4 	bl	8009f90 <__swsetup_r>
 8009bc8:	b170      	cbz	r0, 8009be8 <_vfiprintf_r+0x5c>
 8009bca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bcc:	07dc      	lsls	r4, r3, #31
 8009bce:	d504      	bpl.n	8009bda <_vfiprintf_r+0x4e>
 8009bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd4:	b01d      	add	sp, #116	@ 0x74
 8009bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bda:	89ab      	ldrh	r3, [r5, #12]
 8009bdc:	0598      	lsls	r0, r3, #22
 8009bde:	d4f7      	bmi.n	8009bd0 <_vfiprintf_r+0x44>
 8009be0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009be2:	f7fe fd45 	bl	8008670 <__retarget_lock_release_recursive>
 8009be6:	e7f3      	b.n	8009bd0 <_vfiprintf_r+0x44>
 8009be8:	2300      	movs	r3, #0
 8009bea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bec:	2320      	movs	r3, #32
 8009bee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bf2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bf6:	2330      	movs	r3, #48	@ 0x30
 8009bf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009da8 <_vfiprintf_r+0x21c>
 8009bfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c00:	f04f 0901 	mov.w	r9, #1
 8009c04:	4623      	mov	r3, r4
 8009c06:	469a      	mov	sl, r3
 8009c08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c0c:	b10a      	cbz	r2, 8009c12 <_vfiprintf_r+0x86>
 8009c0e:	2a25      	cmp	r2, #37	@ 0x25
 8009c10:	d1f9      	bne.n	8009c06 <_vfiprintf_r+0x7a>
 8009c12:	ebba 0b04 	subs.w	fp, sl, r4
 8009c16:	d00b      	beq.n	8009c30 <_vfiprintf_r+0xa4>
 8009c18:	465b      	mov	r3, fp
 8009c1a:	4622      	mov	r2, r4
 8009c1c:	4629      	mov	r1, r5
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f7ff ffa1 	bl	8009b66 <__sfputs_r>
 8009c24:	3001      	adds	r0, #1
 8009c26:	f000 80a7 	beq.w	8009d78 <_vfiprintf_r+0x1ec>
 8009c2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c2c:	445a      	add	r2, fp
 8009c2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c30:	f89a 3000 	ldrb.w	r3, [sl]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f000 809f 	beq.w	8009d78 <_vfiprintf_r+0x1ec>
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c44:	f10a 0a01 	add.w	sl, sl, #1
 8009c48:	9304      	str	r3, [sp, #16]
 8009c4a:	9307      	str	r3, [sp, #28]
 8009c4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c50:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c52:	4654      	mov	r4, sl
 8009c54:	2205      	movs	r2, #5
 8009c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c5a:	4853      	ldr	r0, [pc, #332]	@ (8009da8 <_vfiprintf_r+0x21c>)
 8009c5c:	f7f6 fb58 	bl	8000310 <memchr>
 8009c60:	9a04      	ldr	r2, [sp, #16]
 8009c62:	b9d8      	cbnz	r0, 8009c9c <_vfiprintf_r+0x110>
 8009c64:	06d1      	lsls	r1, r2, #27
 8009c66:	bf44      	itt	mi
 8009c68:	2320      	movmi	r3, #32
 8009c6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c6e:	0713      	lsls	r3, r2, #28
 8009c70:	bf44      	itt	mi
 8009c72:	232b      	movmi	r3, #43	@ 0x2b
 8009c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c78:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c7e:	d015      	beq.n	8009cac <_vfiprintf_r+0x120>
 8009c80:	9a07      	ldr	r2, [sp, #28]
 8009c82:	4654      	mov	r4, sl
 8009c84:	2000      	movs	r0, #0
 8009c86:	f04f 0c0a 	mov.w	ip, #10
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c90:	3b30      	subs	r3, #48	@ 0x30
 8009c92:	2b09      	cmp	r3, #9
 8009c94:	d94b      	bls.n	8009d2e <_vfiprintf_r+0x1a2>
 8009c96:	b1b0      	cbz	r0, 8009cc6 <_vfiprintf_r+0x13a>
 8009c98:	9207      	str	r2, [sp, #28]
 8009c9a:	e014      	b.n	8009cc6 <_vfiprintf_r+0x13a>
 8009c9c:	eba0 0308 	sub.w	r3, r0, r8
 8009ca0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	9304      	str	r3, [sp, #16]
 8009ca8:	46a2      	mov	sl, r4
 8009caa:	e7d2      	b.n	8009c52 <_vfiprintf_r+0xc6>
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	1d19      	adds	r1, r3, #4
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	9103      	str	r1, [sp, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	bfbb      	ittet	lt
 8009cb8:	425b      	neglt	r3, r3
 8009cba:	f042 0202 	orrlt.w	r2, r2, #2
 8009cbe:	9307      	strge	r3, [sp, #28]
 8009cc0:	9307      	strlt	r3, [sp, #28]
 8009cc2:	bfb8      	it	lt
 8009cc4:	9204      	strlt	r2, [sp, #16]
 8009cc6:	7823      	ldrb	r3, [r4, #0]
 8009cc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cca:	d10a      	bne.n	8009ce2 <_vfiprintf_r+0x156>
 8009ccc:	7863      	ldrb	r3, [r4, #1]
 8009cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd0:	d132      	bne.n	8009d38 <_vfiprintf_r+0x1ac>
 8009cd2:	9b03      	ldr	r3, [sp, #12]
 8009cd4:	1d1a      	adds	r2, r3, #4
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	9203      	str	r2, [sp, #12]
 8009cda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cde:	3402      	adds	r4, #2
 8009ce0:	9305      	str	r3, [sp, #20]
 8009ce2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009db8 <_vfiprintf_r+0x22c>
 8009ce6:	7821      	ldrb	r1, [r4, #0]
 8009ce8:	2203      	movs	r2, #3
 8009cea:	4650      	mov	r0, sl
 8009cec:	f7f6 fb10 	bl	8000310 <memchr>
 8009cf0:	b138      	cbz	r0, 8009d02 <_vfiprintf_r+0x176>
 8009cf2:	9b04      	ldr	r3, [sp, #16]
 8009cf4:	eba0 000a 	sub.w	r0, r0, sl
 8009cf8:	2240      	movs	r2, #64	@ 0x40
 8009cfa:	4082      	lsls	r2, r0
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	3401      	adds	r4, #1
 8009d00:	9304      	str	r3, [sp, #16]
 8009d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d06:	4829      	ldr	r0, [pc, #164]	@ (8009dac <_vfiprintf_r+0x220>)
 8009d08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d0c:	2206      	movs	r2, #6
 8009d0e:	f7f6 faff 	bl	8000310 <memchr>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	d03f      	beq.n	8009d96 <_vfiprintf_r+0x20a>
 8009d16:	4b26      	ldr	r3, [pc, #152]	@ (8009db0 <_vfiprintf_r+0x224>)
 8009d18:	bb1b      	cbnz	r3, 8009d62 <_vfiprintf_r+0x1d6>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	3307      	adds	r3, #7
 8009d1e:	f023 0307 	bic.w	r3, r3, #7
 8009d22:	3308      	adds	r3, #8
 8009d24:	9303      	str	r3, [sp, #12]
 8009d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d28:	443b      	add	r3, r7
 8009d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d2c:	e76a      	b.n	8009c04 <_vfiprintf_r+0x78>
 8009d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d32:	460c      	mov	r4, r1
 8009d34:	2001      	movs	r0, #1
 8009d36:	e7a8      	b.n	8009c8a <_vfiprintf_r+0xfe>
 8009d38:	2300      	movs	r3, #0
 8009d3a:	3401      	adds	r4, #1
 8009d3c:	9305      	str	r3, [sp, #20]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	f04f 0c0a 	mov.w	ip, #10
 8009d44:	4620      	mov	r0, r4
 8009d46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d4a:	3a30      	subs	r2, #48	@ 0x30
 8009d4c:	2a09      	cmp	r2, #9
 8009d4e:	d903      	bls.n	8009d58 <_vfiprintf_r+0x1cc>
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d0c6      	beq.n	8009ce2 <_vfiprintf_r+0x156>
 8009d54:	9105      	str	r1, [sp, #20]
 8009d56:	e7c4      	b.n	8009ce2 <_vfiprintf_r+0x156>
 8009d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e7f0      	b.n	8009d44 <_vfiprintf_r+0x1b8>
 8009d62:	ab03      	add	r3, sp, #12
 8009d64:	9300      	str	r3, [sp, #0]
 8009d66:	462a      	mov	r2, r5
 8009d68:	4b12      	ldr	r3, [pc, #72]	@ (8009db4 <_vfiprintf_r+0x228>)
 8009d6a:	a904      	add	r1, sp, #16
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	f7fd ff43 	bl	8007bf8 <_printf_float>
 8009d72:	4607      	mov	r7, r0
 8009d74:	1c78      	adds	r0, r7, #1
 8009d76:	d1d6      	bne.n	8009d26 <_vfiprintf_r+0x19a>
 8009d78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d7a:	07d9      	lsls	r1, r3, #31
 8009d7c:	d405      	bmi.n	8009d8a <_vfiprintf_r+0x1fe>
 8009d7e:	89ab      	ldrh	r3, [r5, #12]
 8009d80:	059a      	lsls	r2, r3, #22
 8009d82:	d402      	bmi.n	8009d8a <_vfiprintf_r+0x1fe>
 8009d84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d86:	f7fe fc73 	bl	8008670 <__retarget_lock_release_recursive>
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	065b      	lsls	r3, r3, #25
 8009d8e:	f53f af1f 	bmi.w	8009bd0 <_vfiprintf_r+0x44>
 8009d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d94:	e71e      	b.n	8009bd4 <_vfiprintf_r+0x48>
 8009d96:	ab03      	add	r3, sp, #12
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	462a      	mov	r2, r5
 8009d9c:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <_vfiprintf_r+0x228>)
 8009d9e:	a904      	add	r1, sp, #16
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7fe f9b1 	bl	8008108 <_printf_i>
 8009da6:	e7e4      	b.n	8009d72 <_vfiprintf_r+0x1e6>
 8009da8:	0800a4a2 	.word	0x0800a4a2
 8009dac:	0800a4ac 	.word	0x0800a4ac
 8009db0:	08007bf9 	.word	0x08007bf9
 8009db4:	08009b67 	.word	0x08009b67
 8009db8:	0800a4a8 	.word	0x0800a4a8

08009dbc <__sflush_r>:
 8009dbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc4:	0716      	lsls	r6, r2, #28
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	460c      	mov	r4, r1
 8009dca:	d454      	bmi.n	8009e76 <__sflush_r+0xba>
 8009dcc:	684b      	ldr	r3, [r1, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	dc02      	bgt.n	8009dd8 <__sflush_r+0x1c>
 8009dd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	dd48      	ble.n	8009e6a <__sflush_r+0xae>
 8009dd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009dda:	2e00      	cmp	r6, #0
 8009ddc:	d045      	beq.n	8009e6a <__sflush_r+0xae>
 8009dde:	2300      	movs	r3, #0
 8009de0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009de4:	682f      	ldr	r7, [r5, #0]
 8009de6:	6a21      	ldr	r1, [r4, #32]
 8009de8:	602b      	str	r3, [r5, #0]
 8009dea:	d030      	beq.n	8009e4e <__sflush_r+0x92>
 8009dec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009dee:	89a3      	ldrh	r3, [r4, #12]
 8009df0:	0759      	lsls	r1, r3, #29
 8009df2:	d505      	bpl.n	8009e00 <__sflush_r+0x44>
 8009df4:	6863      	ldr	r3, [r4, #4]
 8009df6:	1ad2      	subs	r2, r2, r3
 8009df8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009dfa:	b10b      	cbz	r3, 8009e00 <__sflush_r+0x44>
 8009dfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009dfe:	1ad2      	subs	r2, r2, r3
 8009e00:	2300      	movs	r3, #0
 8009e02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e04:	6a21      	ldr	r1, [r4, #32]
 8009e06:	4628      	mov	r0, r5
 8009e08:	47b0      	blx	r6
 8009e0a:	1c43      	adds	r3, r0, #1
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	d106      	bne.n	8009e1e <__sflush_r+0x62>
 8009e10:	6829      	ldr	r1, [r5, #0]
 8009e12:	291d      	cmp	r1, #29
 8009e14:	d82b      	bhi.n	8009e6e <__sflush_r+0xb2>
 8009e16:	4a2a      	ldr	r2, [pc, #168]	@ (8009ec0 <__sflush_r+0x104>)
 8009e18:	40ca      	lsrs	r2, r1
 8009e1a:	07d6      	lsls	r6, r2, #31
 8009e1c:	d527      	bpl.n	8009e6e <__sflush_r+0xb2>
 8009e1e:	2200      	movs	r2, #0
 8009e20:	6062      	str	r2, [r4, #4]
 8009e22:	04d9      	lsls	r1, r3, #19
 8009e24:	6922      	ldr	r2, [r4, #16]
 8009e26:	6022      	str	r2, [r4, #0]
 8009e28:	d504      	bpl.n	8009e34 <__sflush_r+0x78>
 8009e2a:	1c42      	adds	r2, r0, #1
 8009e2c:	d101      	bne.n	8009e32 <__sflush_r+0x76>
 8009e2e:	682b      	ldr	r3, [r5, #0]
 8009e30:	b903      	cbnz	r3, 8009e34 <__sflush_r+0x78>
 8009e32:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e36:	602f      	str	r7, [r5, #0]
 8009e38:	b1b9      	cbz	r1, 8009e6a <__sflush_r+0xae>
 8009e3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e3e:	4299      	cmp	r1, r3
 8009e40:	d002      	beq.n	8009e48 <__sflush_r+0x8c>
 8009e42:	4628      	mov	r0, r5
 8009e44:	f7ff f9fe 	bl	8009244 <_free_r>
 8009e48:	2300      	movs	r3, #0
 8009e4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e4c:	e00d      	b.n	8009e6a <__sflush_r+0xae>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	4628      	mov	r0, r5
 8009e52:	47b0      	blx	r6
 8009e54:	4602      	mov	r2, r0
 8009e56:	1c50      	adds	r0, r2, #1
 8009e58:	d1c9      	bne.n	8009dee <__sflush_r+0x32>
 8009e5a:	682b      	ldr	r3, [r5, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d0c6      	beq.n	8009dee <__sflush_r+0x32>
 8009e60:	2b1d      	cmp	r3, #29
 8009e62:	d001      	beq.n	8009e68 <__sflush_r+0xac>
 8009e64:	2b16      	cmp	r3, #22
 8009e66:	d11e      	bne.n	8009ea6 <__sflush_r+0xea>
 8009e68:	602f      	str	r7, [r5, #0]
 8009e6a:	2000      	movs	r0, #0
 8009e6c:	e022      	b.n	8009eb4 <__sflush_r+0xf8>
 8009e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e72:	b21b      	sxth	r3, r3
 8009e74:	e01b      	b.n	8009eae <__sflush_r+0xf2>
 8009e76:	690f      	ldr	r7, [r1, #16]
 8009e78:	2f00      	cmp	r7, #0
 8009e7a:	d0f6      	beq.n	8009e6a <__sflush_r+0xae>
 8009e7c:	0793      	lsls	r3, r2, #30
 8009e7e:	680e      	ldr	r6, [r1, #0]
 8009e80:	bf08      	it	eq
 8009e82:	694b      	ldreq	r3, [r1, #20]
 8009e84:	600f      	str	r7, [r1, #0]
 8009e86:	bf18      	it	ne
 8009e88:	2300      	movne	r3, #0
 8009e8a:	eba6 0807 	sub.w	r8, r6, r7
 8009e8e:	608b      	str	r3, [r1, #8]
 8009e90:	f1b8 0f00 	cmp.w	r8, #0
 8009e94:	dde9      	ble.n	8009e6a <__sflush_r+0xae>
 8009e96:	6a21      	ldr	r1, [r4, #32]
 8009e98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e9a:	4643      	mov	r3, r8
 8009e9c:	463a      	mov	r2, r7
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	47b0      	blx	r6
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	dc08      	bgt.n	8009eb8 <__sflush_r+0xfc>
 8009ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eb8:	4407      	add	r7, r0
 8009eba:	eba8 0800 	sub.w	r8, r8, r0
 8009ebe:	e7e7      	b.n	8009e90 <__sflush_r+0xd4>
 8009ec0:	20400001 	.word	0x20400001

08009ec4 <_fflush_r>:
 8009ec4:	b538      	push	{r3, r4, r5, lr}
 8009ec6:	690b      	ldr	r3, [r1, #16]
 8009ec8:	4605      	mov	r5, r0
 8009eca:	460c      	mov	r4, r1
 8009ecc:	b913      	cbnz	r3, 8009ed4 <_fflush_r+0x10>
 8009ece:	2500      	movs	r5, #0
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	bd38      	pop	{r3, r4, r5, pc}
 8009ed4:	b118      	cbz	r0, 8009ede <_fflush_r+0x1a>
 8009ed6:	6a03      	ldr	r3, [r0, #32]
 8009ed8:	b90b      	cbnz	r3, 8009ede <_fflush_r+0x1a>
 8009eda:	f7fe fabf 	bl	800845c <__sinit>
 8009ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d0f3      	beq.n	8009ece <_fflush_r+0xa>
 8009ee6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ee8:	07d0      	lsls	r0, r2, #31
 8009eea:	d404      	bmi.n	8009ef6 <_fflush_r+0x32>
 8009eec:	0599      	lsls	r1, r3, #22
 8009eee:	d402      	bmi.n	8009ef6 <_fflush_r+0x32>
 8009ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ef2:	f7fe fbbc 	bl	800866e <__retarget_lock_acquire_recursive>
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	4621      	mov	r1, r4
 8009efa:	f7ff ff5f 	bl	8009dbc <__sflush_r>
 8009efe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f00:	07da      	lsls	r2, r3, #31
 8009f02:	4605      	mov	r5, r0
 8009f04:	d4e4      	bmi.n	8009ed0 <_fflush_r+0xc>
 8009f06:	89a3      	ldrh	r3, [r4, #12]
 8009f08:	059b      	lsls	r3, r3, #22
 8009f0a:	d4e1      	bmi.n	8009ed0 <_fflush_r+0xc>
 8009f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f0e:	f7fe fbaf 	bl	8008670 <__retarget_lock_release_recursive>
 8009f12:	e7dd      	b.n	8009ed0 <_fflush_r+0xc>

08009f14 <__swbuf_r>:
 8009f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f16:	460e      	mov	r6, r1
 8009f18:	4614      	mov	r4, r2
 8009f1a:	4605      	mov	r5, r0
 8009f1c:	b118      	cbz	r0, 8009f26 <__swbuf_r+0x12>
 8009f1e:	6a03      	ldr	r3, [r0, #32]
 8009f20:	b90b      	cbnz	r3, 8009f26 <__swbuf_r+0x12>
 8009f22:	f7fe fa9b 	bl	800845c <__sinit>
 8009f26:	69a3      	ldr	r3, [r4, #24]
 8009f28:	60a3      	str	r3, [r4, #8]
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	071a      	lsls	r2, r3, #28
 8009f2e:	d501      	bpl.n	8009f34 <__swbuf_r+0x20>
 8009f30:	6923      	ldr	r3, [r4, #16]
 8009f32:	b943      	cbnz	r3, 8009f46 <__swbuf_r+0x32>
 8009f34:	4621      	mov	r1, r4
 8009f36:	4628      	mov	r0, r5
 8009f38:	f000 f82a 	bl	8009f90 <__swsetup_r>
 8009f3c:	b118      	cbz	r0, 8009f46 <__swbuf_r+0x32>
 8009f3e:	f04f 37ff 	mov.w	r7, #4294967295
 8009f42:	4638      	mov	r0, r7
 8009f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f46:	6823      	ldr	r3, [r4, #0]
 8009f48:	6922      	ldr	r2, [r4, #16]
 8009f4a:	1a98      	subs	r0, r3, r2
 8009f4c:	6963      	ldr	r3, [r4, #20]
 8009f4e:	b2f6      	uxtb	r6, r6
 8009f50:	4283      	cmp	r3, r0
 8009f52:	4637      	mov	r7, r6
 8009f54:	dc05      	bgt.n	8009f62 <__swbuf_r+0x4e>
 8009f56:	4621      	mov	r1, r4
 8009f58:	4628      	mov	r0, r5
 8009f5a:	f7ff ffb3 	bl	8009ec4 <_fflush_r>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d1ed      	bne.n	8009f3e <__swbuf_r+0x2a>
 8009f62:	68a3      	ldr	r3, [r4, #8]
 8009f64:	3b01      	subs	r3, #1
 8009f66:	60a3      	str	r3, [r4, #8]
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	1c5a      	adds	r2, r3, #1
 8009f6c:	6022      	str	r2, [r4, #0]
 8009f6e:	701e      	strb	r6, [r3, #0]
 8009f70:	6962      	ldr	r2, [r4, #20]
 8009f72:	1c43      	adds	r3, r0, #1
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d004      	beq.n	8009f82 <__swbuf_r+0x6e>
 8009f78:	89a3      	ldrh	r3, [r4, #12]
 8009f7a:	07db      	lsls	r3, r3, #31
 8009f7c:	d5e1      	bpl.n	8009f42 <__swbuf_r+0x2e>
 8009f7e:	2e0a      	cmp	r6, #10
 8009f80:	d1df      	bne.n	8009f42 <__swbuf_r+0x2e>
 8009f82:	4621      	mov	r1, r4
 8009f84:	4628      	mov	r0, r5
 8009f86:	f7ff ff9d 	bl	8009ec4 <_fflush_r>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d0d9      	beq.n	8009f42 <__swbuf_r+0x2e>
 8009f8e:	e7d6      	b.n	8009f3e <__swbuf_r+0x2a>

08009f90 <__swsetup_r>:
 8009f90:	b538      	push	{r3, r4, r5, lr}
 8009f92:	4b29      	ldr	r3, [pc, #164]	@ (800a038 <__swsetup_r+0xa8>)
 8009f94:	4605      	mov	r5, r0
 8009f96:	6818      	ldr	r0, [r3, #0]
 8009f98:	460c      	mov	r4, r1
 8009f9a:	b118      	cbz	r0, 8009fa4 <__swsetup_r+0x14>
 8009f9c:	6a03      	ldr	r3, [r0, #32]
 8009f9e:	b90b      	cbnz	r3, 8009fa4 <__swsetup_r+0x14>
 8009fa0:	f7fe fa5c 	bl	800845c <__sinit>
 8009fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa8:	0719      	lsls	r1, r3, #28
 8009faa:	d422      	bmi.n	8009ff2 <__swsetup_r+0x62>
 8009fac:	06da      	lsls	r2, r3, #27
 8009fae:	d407      	bmi.n	8009fc0 <__swsetup_r+0x30>
 8009fb0:	2209      	movs	r2, #9
 8009fb2:	602a      	str	r2, [r5, #0]
 8009fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fb8:	81a3      	strh	r3, [r4, #12]
 8009fba:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbe:	e033      	b.n	800a028 <__swsetup_r+0x98>
 8009fc0:	0758      	lsls	r0, r3, #29
 8009fc2:	d512      	bpl.n	8009fea <__swsetup_r+0x5a>
 8009fc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fc6:	b141      	cbz	r1, 8009fda <__swsetup_r+0x4a>
 8009fc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fcc:	4299      	cmp	r1, r3
 8009fce:	d002      	beq.n	8009fd6 <__swsetup_r+0x46>
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	f7ff f937 	bl	8009244 <_free_r>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fda:	89a3      	ldrh	r3, [r4, #12]
 8009fdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fe0:	81a3      	strh	r3, [r4, #12]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	6063      	str	r3, [r4, #4]
 8009fe6:	6923      	ldr	r3, [r4, #16]
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	f043 0308 	orr.w	r3, r3, #8
 8009ff0:	81a3      	strh	r3, [r4, #12]
 8009ff2:	6923      	ldr	r3, [r4, #16]
 8009ff4:	b94b      	cbnz	r3, 800a00a <__swsetup_r+0x7a>
 8009ff6:	89a3      	ldrh	r3, [r4, #12]
 8009ff8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a000:	d003      	beq.n	800a00a <__swsetup_r+0x7a>
 800a002:	4621      	mov	r1, r4
 800a004:	4628      	mov	r0, r5
 800a006:	f000 f8c1 	bl	800a18c <__smakebuf_r>
 800a00a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a00e:	f013 0201 	ands.w	r2, r3, #1
 800a012:	d00a      	beq.n	800a02a <__swsetup_r+0x9a>
 800a014:	2200      	movs	r2, #0
 800a016:	60a2      	str	r2, [r4, #8]
 800a018:	6962      	ldr	r2, [r4, #20]
 800a01a:	4252      	negs	r2, r2
 800a01c:	61a2      	str	r2, [r4, #24]
 800a01e:	6922      	ldr	r2, [r4, #16]
 800a020:	b942      	cbnz	r2, 800a034 <__swsetup_r+0xa4>
 800a022:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a026:	d1c5      	bne.n	8009fb4 <__swsetup_r+0x24>
 800a028:	bd38      	pop	{r3, r4, r5, pc}
 800a02a:	0799      	lsls	r1, r3, #30
 800a02c:	bf58      	it	pl
 800a02e:	6962      	ldrpl	r2, [r4, #20]
 800a030:	60a2      	str	r2, [r4, #8]
 800a032:	e7f4      	b.n	800a01e <__swsetup_r+0x8e>
 800a034:	2000      	movs	r0, #0
 800a036:	e7f7      	b.n	800a028 <__swsetup_r+0x98>
 800a038:	24000028 	.word	0x24000028

0800a03c <_sbrk_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	4d06      	ldr	r5, [pc, #24]	@ (800a058 <_sbrk_r+0x1c>)
 800a040:	2300      	movs	r3, #0
 800a042:	4604      	mov	r4, r0
 800a044:	4608      	mov	r0, r1
 800a046:	602b      	str	r3, [r5, #0]
 800a048:	f7f6 ff62 	bl	8000f10 <_sbrk>
 800a04c:	1c43      	adds	r3, r0, #1
 800a04e:	d102      	bne.n	800a056 <_sbrk_r+0x1a>
 800a050:	682b      	ldr	r3, [r5, #0]
 800a052:	b103      	cbz	r3, 800a056 <_sbrk_r+0x1a>
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	bd38      	pop	{r3, r4, r5, pc}
 800a058:	24000448 	.word	0x24000448

0800a05c <memcpy>:
 800a05c:	440a      	add	r2, r1
 800a05e:	4291      	cmp	r1, r2
 800a060:	f100 33ff 	add.w	r3, r0, #4294967295
 800a064:	d100      	bne.n	800a068 <memcpy+0xc>
 800a066:	4770      	bx	lr
 800a068:	b510      	push	{r4, lr}
 800a06a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a06e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a072:	4291      	cmp	r1, r2
 800a074:	d1f9      	bne.n	800a06a <memcpy+0xe>
 800a076:	bd10      	pop	{r4, pc}

0800a078 <__assert_func>:
 800a078:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a07a:	4614      	mov	r4, r2
 800a07c:	461a      	mov	r2, r3
 800a07e:	4b09      	ldr	r3, [pc, #36]	@ (800a0a4 <__assert_func+0x2c>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4605      	mov	r5, r0
 800a084:	68d8      	ldr	r0, [r3, #12]
 800a086:	b14c      	cbz	r4, 800a09c <__assert_func+0x24>
 800a088:	4b07      	ldr	r3, [pc, #28]	@ (800a0a8 <__assert_func+0x30>)
 800a08a:	9100      	str	r1, [sp, #0]
 800a08c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a090:	4906      	ldr	r1, [pc, #24]	@ (800a0ac <__assert_func+0x34>)
 800a092:	462b      	mov	r3, r5
 800a094:	f000 f842 	bl	800a11c <fiprintf>
 800a098:	f000 f8d6 	bl	800a248 <abort>
 800a09c:	4b04      	ldr	r3, [pc, #16]	@ (800a0b0 <__assert_func+0x38>)
 800a09e:	461c      	mov	r4, r3
 800a0a0:	e7f3      	b.n	800a08a <__assert_func+0x12>
 800a0a2:	bf00      	nop
 800a0a4:	24000028 	.word	0x24000028
 800a0a8:	0800a4bd 	.word	0x0800a4bd
 800a0ac:	0800a4ca 	.word	0x0800a4ca
 800a0b0:	0800a4f8 	.word	0x0800a4f8

0800a0b4 <_calloc_r>:
 800a0b4:	b570      	push	{r4, r5, r6, lr}
 800a0b6:	fba1 5402 	umull	r5, r4, r1, r2
 800a0ba:	b934      	cbnz	r4, 800a0ca <_calloc_r+0x16>
 800a0bc:	4629      	mov	r1, r5
 800a0be:	f7ff f935 	bl	800932c <_malloc_r>
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	b928      	cbnz	r0, 800a0d2 <_calloc_r+0x1e>
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	bd70      	pop	{r4, r5, r6, pc}
 800a0ca:	220c      	movs	r2, #12
 800a0cc:	6002      	str	r2, [r0, #0]
 800a0ce:	2600      	movs	r6, #0
 800a0d0:	e7f9      	b.n	800a0c6 <_calloc_r+0x12>
 800a0d2:	462a      	mov	r2, r5
 800a0d4:	4621      	mov	r1, r4
 800a0d6:	f7fe fa4c 	bl	8008572 <memset>
 800a0da:	e7f4      	b.n	800a0c6 <_calloc_r+0x12>

0800a0dc <__ascii_mbtowc>:
 800a0dc:	b082      	sub	sp, #8
 800a0de:	b901      	cbnz	r1, 800a0e2 <__ascii_mbtowc+0x6>
 800a0e0:	a901      	add	r1, sp, #4
 800a0e2:	b142      	cbz	r2, 800a0f6 <__ascii_mbtowc+0x1a>
 800a0e4:	b14b      	cbz	r3, 800a0fa <__ascii_mbtowc+0x1e>
 800a0e6:	7813      	ldrb	r3, [r2, #0]
 800a0e8:	600b      	str	r3, [r1, #0]
 800a0ea:	7812      	ldrb	r2, [r2, #0]
 800a0ec:	1e10      	subs	r0, r2, #0
 800a0ee:	bf18      	it	ne
 800a0f0:	2001      	movne	r0, #1
 800a0f2:	b002      	add	sp, #8
 800a0f4:	4770      	bx	lr
 800a0f6:	4610      	mov	r0, r2
 800a0f8:	e7fb      	b.n	800a0f2 <__ascii_mbtowc+0x16>
 800a0fa:	f06f 0001 	mvn.w	r0, #1
 800a0fe:	e7f8      	b.n	800a0f2 <__ascii_mbtowc+0x16>

0800a100 <__ascii_wctomb>:
 800a100:	4603      	mov	r3, r0
 800a102:	4608      	mov	r0, r1
 800a104:	b141      	cbz	r1, 800a118 <__ascii_wctomb+0x18>
 800a106:	2aff      	cmp	r2, #255	@ 0xff
 800a108:	d904      	bls.n	800a114 <__ascii_wctomb+0x14>
 800a10a:	228a      	movs	r2, #138	@ 0x8a
 800a10c:	601a      	str	r2, [r3, #0]
 800a10e:	f04f 30ff 	mov.w	r0, #4294967295
 800a112:	4770      	bx	lr
 800a114:	700a      	strb	r2, [r1, #0]
 800a116:	2001      	movs	r0, #1
 800a118:	4770      	bx	lr
	...

0800a11c <fiprintf>:
 800a11c:	b40e      	push	{r1, r2, r3}
 800a11e:	b503      	push	{r0, r1, lr}
 800a120:	4601      	mov	r1, r0
 800a122:	ab03      	add	r3, sp, #12
 800a124:	4805      	ldr	r0, [pc, #20]	@ (800a13c <fiprintf+0x20>)
 800a126:	f853 2b04 	ldr.w	r2, [r3], #4
 800a12a:	6800      	ldr	r0, [r0, #0]
 800a12c:	9301      	str	r3, [sp, #4]
 800a12e:	f7ff fd2d 	bl	8009b8c <_vfiprintf_r>
 800a132:	b002      	add	sp, #8
 800a134:	f85d eb04 	ldr.w	lr, [sp], #4
 800a138:	b003      	add	sp, #12
 800a13a:	4770      	bx	lr
 800a13c:	24000028 	.word	0x24000028

0800a140 <__swhatbuf_r>:
 800a140:	b570      	push	{r4, r5, r6, lr}
 800a142:	460c      	mov	r4, r1
 800a144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a148:	2900      	cmp	r1, #0
 800a14a:	b096      	sub	sp, #88	@ 0x58
 800a14c:	4615      	mov	r5, r2
 800a14e:	461e      	mov	r6, r3
 800a150:	da0d      	bge.n	800a16e <__swhatbuf_r+0x2e>
 800a152:	89a3      	ldrh	r3, [r4, #12]
 800a154:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a158:	f04f 0100 	mov.w	r1, #0
 800a15c:	bf14      	ite	ne
 800a15e:	2340      	movne	r3, #64	@ 0x40
 800a160:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a164:	2000      	movs	r0, #0
 800a166:	6031      	str	r1, [r6, #0]
 800a168:	602b      	str	r3, [r5, #0]
 800a16a:	b016      	add	sp, #88	@ 0x58
 800a16c:	bd70      	pop	{r4, r5, r6, pc}
 800a16e:	466a      	mov	r2, sp
 800a170:	f000 f848 	bl	800a204 <_fstat_r>
 800a174:	2800      	cmp	r0, #0
 800a176:	dbec      	blt.n	800a152 <__swhatbuf_r+0x12>
 800a178:	9901      	ldr	r1, [sp, #4]
 800a17a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a17e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a182:	4259      	negs	r1, r3
 800a184:	4159      	adcs	r1, r3
 800a186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a18a:	e7eb      	b.n	800a164 <__swhatbuf_r+0x24>

0800a18c <__smakebuf_r>:
 800a18c:	898b      	ldrh	r3, [r1, #12]
 800a18e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a190:	079d      	lsls	r5, r3, #30
 800a192:	4606      	mov	r6, r0
 800a194:	460c      	mov	r4, r1
 800a196:	d507      	bpl.n	800a1a8 <__smakebuf_r+0x1c>
 800a198:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a19c:	6023      	str	r3, [r4, #0]
 800a19e:	6123      	str	r3, [r4, #16]
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	6163      	str	r3, [r4, #20]
 800a1a4:	b003      	add	sp, #12
 800a1a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a8:	ab01      	add	r3, sp, #4
 800a1aa:	466a      	mov	r2, sp
 800a1ac:	f7ff ffc8 	bl	800a140 <__swhatbuf_r>
 800a1b0:	9f00      	ldr	r7, [sp, #0]
 800a1b2:	4605      	mov	r5, r0
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	f7ff f8b8 	bl	800932c <_malloc_r>
 800a1bc:	b948      	cbnz	r0, 800a1d2 <__smakebuf_r+0x46>
 800a1be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1c2:	059a      	lsls	r2, r3, #22
 800a1c4:	d4ee      	bmi.n	800a1a4 <__smakebuf_r+0x18>
 800a1c6:	f023 0303 	bic.w	r3, r3, #3
 800a1ca:	f043 0302 	orr.w	r3, r3, #2
 800a1ce:	81a3      	strh	r3, [r4, #12]
 800a1d0:	e7e2      	b.n	800a198 <__smakebuf_r+0xc>
 800a1d2:	89a3      	ldrh	r3, [r4, #12]
 800a1d4:	6020      	str	r0, [r4, #0]
 800a1d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1da:	81a3      	strh	r3, [r4, #12]
 800a1dc:	9b01      	ldr	r3, [sp, #4]
 800a1de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a1e2:	b15b      	cbz	r3, 800a1fc <__smakebuf_r+0x70>
 800a1e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	f000 f81d 	bl	800a228 <_isatty_r>
 800a1ee:	b128      	cbz	r0, 800a1fc <__smakebuf_r+0x70>
 800a1f0:	89a3      	ldrh	r3, [r4, #12]
 800a1f2:	f023 0303 	bic.w	r3, r3, #3
 800a1f6:	f043 0301 	orr.w	r3, r3, #1
 800a1fa:	81a3      	strh	r3, [r4, #12]
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	431d      	orrs	r5, r3
 800a200:	81a5      	strh	r5, [r4, #12]
 800a202:	e7cf      	b.n	800a1a4 <__smakebuf_r+0x18>

0800a204 <_fstat_r>:
 800a204:	b538      	push	{r3, r4, r5, lr}
 800a206:	4d07      	ldr	r5, [pc, #28]	@ (800a224 <_fstat_r+0x20>)
 800a208:	2300      	movs	r3, #0
 800a20a:	4604      	mov	r4, r0
 800a20c:	4608      	mov	r0, r1
 800a20e:	4611      	mov	r1, r2
 800a210:	602b      	str	r3, [r5, #0]
 800a212:	f7f6 fe54 	bl	8000ebe <_fstat>
 800a216:	1c43      	adds	r3, r0, #1
 800a218:	d102      	bne.n	800a220 <_fstat_r+0x1c>
 800a21a:	682b      	ldr	r3, [r5, #0]
 800a21c:	b103      	cbz	r3, 800a220 <_fstat_r+0x1c>
 800a21e:	6023      	str	r3, [r4, #0]
 800a220:	bd38      	pop	{r3, r4, r5, pc}
 800a222:	bf00      	nop
 800a224:	24000448 	.word	0x24000448

0800a228 <_isatty_r>:
 800a228:	b538      	push	{r3, r4, r5, lr}
 800a22a:	4d06      	ldr	r5, [pc, #24]	@ (800a244 <_isatty_r+0x1c>)
 800a22c:	2300      	movs	r3, #0
 800a22e:	4604      	mov	r4, r0
 800a230:	4608      	mov	r0, r1
 800a232:	602b      	str	r3, [r5, #0]
 800a234:	f7f6 fe53 	bl	8000ede <_isatty>
 800a238:	1c43      	adds	r3, r0, #1
 800a23a:	d102      	bne.n	800a242 <_isatty_r+0x1a>
 800a23c:	682b      	ldr	r3, [r5, #0]
 800a23e:	b103      	cbz	r3, 800a242 <_isatty_r+0x1a>
 800a240:	6023      	str	r3, [r4, #0]
 800a242:	bd38      	pop	{r3, r4, r5, pc}
 800a244:	24000448 	.word	0x24000448

0800a248 <abort>:
 800a248:	b508      	push	{r3, lr}
 800a24a:	2006      	movs	r0, #6
 800a24c:	f000 f82c 	bl	800a2a8 <raise>
 800a250:	2001      	movs	r0, #1
 800a252:	f7f6 fe00 	bl	8000e56 <_exit>

0800a256 <_raise_r>:
 800a256:	291f      	cmp	r1, #31
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4605      	mov	r5, r0
 800a25c:	460c      	mov	r4, r1
 800a25e:	d904      	bls.n	800a26a <_raise_r+0x14>
 800a260:	2316      	movs	r3, #22
 800a262:	6003      	str	r3, [r0, #0]
 800a264:	f04f 30ff 	mov.w	r0, #4294967295
 800a268:	bd38      	pop	{r3, r4, r5, pc}
 800a26a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a26c:	b112      	cbz	r2, 800a274 <_raise_r+0x1e>
 800a26e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a272:	b94b      	cbnz	r3, 800a288 <_raise_r+0x32>
 800a274:	4628      	mov	r0, r5
 800a276:	f000 f831 	bl	800a2dc <_getpid_r>
 800a27a:	4622      	mov	r2, r4
 800a27c:	4601      	mov	r1, r0
 800a27e:	4628      	mov	r0, r5
 800a280:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a284:	f000 b818 	b.w	800a2b8 <_kill_r>
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d00a      	beq.n	800a2a2 <_raise_r+0x4c>
 800a28c:	1c59      	adds	r1, r3, #1
 800a28e:	d103      	bne.n	800a298 <_raise_r+0x42>
 800a290:	2316      	movs	r3, #22
 800a292:	6003      	str	r3, [r0, #0]
 800a294:	2001      	movs	r0, #1
 800a296:	e7e7      	b.n	800a268 <_raise_r+0x12>
 800a298:	2100      	movs	r1, #0
 800a29a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a29e:	4620      	mov	r0, r4
 800a2a0:	4798      	blx	r3
 800a2a2:	2000      	movs	r0, #0
 800a2a4:	e7e0      	b.n	800a268 <_raise_r+0x12>
	...

0800a2a8 <raise>:
 800a2a8:	4b02      	ldr	r3, [pc, #8]	@ (800a2b4 <raise+0xc>)
 800a2aa:	4601      	mov	r1, r0
 800a2ac:	6818      	ldr	r0, [r3, #0]
 800a2ae:	f7ff bfd2 	b.w	800a256 <_raise_r>
 800a2b2:	bf00      	nop
 800a2b4:	24000028 	.word	0x24000028

0800a2b8 <_kill_r>:
 800a2b8:	b538      	push	{r3, r4, r5, lr}
 800a2ba:	4d07      	ldr	r5, [pc, #28]	@ (800a2d8 <_kill_r+0x20>)
 800a2bc:	2300      	movs	r3, #0
 800a2be:	4604      	mov	r4, r0
 800a2c0:	4608      	mov	r0, r1
 800a2c2:	4611      	mov	r1, r2
 800a2c4:	602b      	str	r3, [r5, #0]
 800a2c6:	f7f6 fdb6 	bl	8000e36 <_kill>
 800a2ca:	1c43      	adds	r3, r0, #1
 800a2cc:	d102      	bne.n	800a2d4 <_kill_r+0x1c>
 800a2ce:	682b      	ldr	r3, [r5, #0]
 800a2d0:	b103      	cbz	r3, 800a2d4 <_kill_r+0x1c>
 800a2d2:	6023      	str	r3, [r4, #0]
 800a2d4:	bd38      	pop	{r3, r4, r5, pc}
 800a2d6:	bf00      	nop
 800a2d8:	24000448 	.word	0x24000448

0800a2dc <_getpid_r>:
 800a2dc:	f7f6 bda3 	b.w	8000e26 <_getpid>

0800a2e0 <_init>:
 800a2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2e2:	bf00      	nop
 800a2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e6:	bc08      	pop	{r3}
 800a2e8:	469e      	mov	lr, r3
 800a2ea:	4770      	bx	lr

0800a2ec <_fini>:
 800a2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ee:	bf00      	nop
 800a2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2f2:	bc08      	pop	{r3}
 800a2f4:	469e      	mov	lr, r3
 800a2f6:	4770      	bx	lr
