// Seed: 2818293732
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4;
  assign id_2 = id_4;
  type_6 id_5 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_4)
  );
endmodule
