{"vcs1":{"timestamp_begin":1697151249.643594971, "rt":0.82, "ut":0.47, "st":0.26}}
{"vcselab":{"timestamp_begin":1697151250.551583308, "rt":0.62, "ut":0.44, "st":0.11}}
{"link":{"timestamp_begin":1697151251.228415105, "rt":0.87, "ut":0.27, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1697151248.968091789}
{"VCS_COMP_START_TIME": 1697151248.968091789}
{"VCS_COMP_END_TIME": 1697151252.979911521}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R Lab3.sv"}
{"vcs1": {"peak_mem": 336396}}
{"stitch_vcselab": {"peak_mem": 222568}}
