vhdl xil_defaultlib  \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_proc_sys_reset_0_0/sim/soc_adc_adc_new_proc_sys_reset_0_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_microblaze_riscv_0_0/sim/soc_adc_adc_new_microblaze_riscv_0_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_dlmb_v10_0/sim/soc_adc_adc_new_dlmb_v10_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_ilmb_v10_0/sim/soc_adc_adc_new_ilmb_v10_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_dlmb_bram_if_cntlr_0/sim/soc_adc_adc_new_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_ilmb_bram_if_cntlr_0/sim/soc_adc_adc_new_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_mdm_1_0/sim/soc_adc_adc_new_mdm_1_0.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_axi_uartlite_0_1/sim/soc_adc_adc_new_axi_uartlite_0_1.vhd" \
"../../../bd/soc_adc_adc_new/ip/soc_adc_adc_new_axi_smc_0/bd_0/ip/ip_1/sim/bd_eb54_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
