library (uart) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : -40.0;
  nom_voltage                    : 1.95;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00133,  0.00352,  0.00935,  0.02482,  0.06588,  0.17488");
  }
  type ("DATA_IN_Tx") {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0;
  }
  type ("DATA_OUT_Rx") {
    base_type : array;
    data_type : bit;
    bit_width : 10;
    bit_from : 9;
    bit_to : 0;
  }
  type ("bitrate") {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0;
  }

  cell ("uart") {
    area : 3469.574 
    is_macro_cell : true;
    pin("DATA_IN_Rx") {
      direction : input;
      capacitance : 0.0028;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.10590");
	}
	fall_constraint(scalar) {
          values("-0.10148");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.20943");
	}
	fall_constraint(scalar) {
          values("0.40179");
	}
      }
    }
    pin("DATA_OUT_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("EN") {
      direction : input;
      capacitance : 0.0030;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.17037");
	}
	fall_constraint(scalar) {
          values("-0.14047");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.60782");
	}
	fall_constraint(scalar) {
          values("0.59207");
	}
      }
    }
    pin("IRQ_Rx") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44777,0.45310,0.46629,0.50061,0.59170,0.83264,1.48052");
	}
	rise_transition(template_1) {
          values("0.01515,0.02162,0.03973,0.08926,0.22226,0.57488,1.50167");
	}
	cell_fall(template_1) {
          values("0.47264,0.47644,0.48465,0.50294,0.54763,0.66537,0.97923");
	}
	fall_transition(template_1) {
          values("0.01068,0.01388,0.02188,0.04232,0.09897,0.25260,0.66107");
	}
      }
    }
    pin("IRQ_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("RST") {
      direction : input;
      capacitance : 0.0102;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("0.26282");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("-0.12276");
	}
      }
    }
    pin("UART_AVAIL") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.49690,0.50210,0.51530,0.54959,0.63981,0.88131,1.52227");
	}
	rise_transition(template_1) {
          values("0.01420,0.02094,0.03946,0.08920,0.22243,0.57315,1.50938");
	}
	cell_fall(template_1) {
          values("0.52125,0.52505,0.53330,0.55154,0.59617,0.71393,1.02665");
	}
	fall_transition(template_1) {
          values("0.01044,0.01374,0.02167,0.04222,0.09922,0.25275,0.66248");
	}
      }
    }
    pin("UART_BITS") {
      direction : input;
      capacitance : 0.0032;
    }
    pin("UART_PARITY") {
      direction : input;
      capacitance : 0.0034;
    }
    pin("UART_WRITE") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("clk_CPU") {
      direction : input;
      clock : true;
      capacitance : 0.0170;
      timing() {
        timing_sense : positive_unate;
        timing_type : min_clock_tree_path;
	cell_rise(scalar) {
          values("0.16660");
	}
	cell_fall(scalar) {
          values("0.18657");
	}
      }
      timing() {
        timing_sense : positive_unate;
        timing_type : max_clock_tree_path;
	cell_rise(scalar) {
          values("0.17509");
	}
	cell_fall(scalar) {
          values("0.19327");
	}
      }
    }
    pin("uart_clock") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.54387,0.54934,0.56255,0.59705,0.68817,0.92801,1.56697");
	}
	rise_transition(template_1) {
          values("0.01676,0.02274,0.04031,0.08935,0.22183,0.57442,1.50580");
	}
	cell_fall(template_1) {
          values("0.58824,0.59233,0.60100,0.61964,0.66449,0.78213,1.09473");
	}
	fall_transition(template_1) {
          values("0.01237,0.01542,0.02313,0.04319,0.09879,0.25244,0.66065");
	}
      }
    }
    bus("DATA_IN_Tx") {
      bus_type : DATA_IN_Tx;
      direction : input;
      capacitance : 0.0000;
    pin("DATA_IN_Tx[7]") {
      direction : input;
      capacitance : 0.0031;
    }
    pin("DATA_IN_Tx[6]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[5]") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("DATA_IN_Tx[4]") {
      direction : input;
      capacitance : 0.0028;
    }
    pin("DATA_IN_Tx[3]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[2]") {
      direction : input;
      capacitance : 0.0034;
    }
    pin("DATA_IN_Tx[1]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[0]") {
      direction : input;
      capacitance : 0.0030;
    }
    }
    bus("DATA_OUT_Rx") {
      bus_type : DATA_OUT_Rx;
      direction : output;
      capacitance : 0.0000;
    pin("DATA_OUT_Rx[9]") {
      direction : output;
      capacitance : 0.0013;
    }
    pin("DATA_OUT_Rx[8]") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("DATA_OUT_Rx[7]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.45878,0.46413,0.47732,0.51168,0.60279,0.84348,1.48942");
	}
	rise_transition(template_1) {
          values("0.01546,0.02183,0.03984,0.08927,0.22218,0.57480,1.50250");
	}
	cell_fall(template_1) {
          values("0.48387,0.48766,0.49586,0.51416,0.55886,0.67655,0.99069");
	}
	fall_transition(template_1) {
          values("0.01075,0.01393,0.02192,0.04234,0.09871,0.25258,0.66115");
	}
      }
    }
    pin("DATA_OUT_Rx[6]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.45525,0.46059,0.47379,0.50813,0.59923,0.84000,1.48655");
	}
	rise_transition(template_1) {
          values("0.01536,0.02176,0.03980,0.08927,0.22221,0.57482,1.50224");
	}
	cell_fall(template_1) {
          values("0.48091,0.48470,0.49291,0.51120,0.55590,0.67360,0.98769");
	}
	fall_transition(template_1) {
          values("0.01073,0.01392,0.02192,0.04233,0.09875,0.25258,0.66113");
	}
      }
    }
    pin("DATA_OUT_Rx[5]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44045,0.44577,0.45896,0.49325,0.58433,0.82545,1.47471");
	}
	rise_transition(template_1) {
          values("0.01493,0.02147,0.03965,0.08925,0.22233,0.57493,1.50108");
	}
	cell_fall(template_1) {
          values("0.46666,0.47045,0.47867,0.49696,0.54164,0.65941,0.97311");
	}
	fall_transition(template_1) {
          values("0.01064,0.01385,0.02185,0.04231,0.09912,0.25261,0.66102");
	}
      }
    }
    pin("DATA_OUT_Rx[4]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43652,0.44182,0.45501,0.48929,0.58037,0.82157,1.47149");
	}
	rise_transition(template_1) {
          values("0.01482,0.02139,0.03961,0.08924,0.22236,0.57495,1.50082");
	}
	cell_fall(template_1) {
          values("0.46288,0.46667,0.47489,0.49318,0.53786,0.65565,0.96924");
	}
	fall_transition(template_1) {
          values("0.01061,0.01384,0.02184,0.04230,0.09922,0.25261,0.66099");
	}
      }
    }
    pin("DATA_OUT_Rx[3]") {
      direction : output;
      capacitance : 0.0015;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43950,0.44480,0.45800,0.49228,0.58337,0.82450,1.47391");
	}
	rise_transition(template_1) {
          values("0.01491,0.02145,0.03964,0.08925,0.22233,0.57493,1.50101");
	}
	cell_fall(template_1) {
          values("0.46573,0.46952,0.47774,0.49603,0.54072,0.65849,0.97216");
	}
	fall_transition(template_1) {
          values("0.01063,0.01385,0.02185,0.04231,0.09914,0.25261,0.66101");
	}
      }
    }
    pin("DATA_OUT_Rx[2]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43846,0.44377,0.45696,0.49124,0.58233,0.82349,1.47308");
	}
	rise_transition(template_1) {
          values("0.01488,0.02143,0.03963,0.08925,0.22234,0.57494,1.50094");
	}
	cell_fall(template_1) {
          values("0.46472,0.46852,0.47674,0.49502,0.53971,0.65749,0.97113");
	}
	fall_transition(template_1) {
          values("0.01063,0.01385,0.02185,0.04231,0.09917,0.25261,0.66100");
	}
      }
    }
    pin("DATA_OUT_Rx[1]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44044,0.44575,0.45894,0.49323,0.58432,0.82543,1.47468");
	}
	rise_transition(template_1) {
          values("0.01493,0.02147,0.03965,0.08925,0.22233,0.57493,1.50109");
	}
	cell_fall(template_1) {
          values("0.46651,0.47030,0.47851,0.49680,0.54149,0.65926,0.97295");
	}
	fall_transition(template_1) {
          values("0.01064,0.01385,0.02185,0.04231,0.09912,0.25261,0.66102");
	}
      }
    }
    pin("DATA_OUT_Rx[0]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.54533,0.55065,0.56384,0.59815,0.68925,0.93024,1.57850");
	}
	rise_transition(template_1) {
          values("0.01509,0.02157,0.03970,0.08926,0.22228,0.57489,1.50150");
	}
	cell_fall(template_1) {
          values("0.45687,0.46066,0.46889,0.48717,0.53184,0.64967,0.96305");
	}
	fall_transition(template_1) {
          values("0.01056,0.01380,0.02180,0.04229,0.09941,0.25263,0.66093");
	}
      }
    }
    }
    bus("bitrate") {
      bus_type : bitrate;
      direction : input;
      capacitance : 0.0000;
    pin("bitrate[3]") {
      direction : input;
      capacitance : 0.0028;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.21151");
	}
	fall_constraint(scalar) {
          values("-0.25309");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.79632");
	}
	fall_constraint(scalar) {
          values("0.69456");
	}
      }
    }
    pin("bitrate[2]") {
      direction : input;
      capacitance : 0.0030;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.22076");
	}
	fall_constraint(scalar) {
          values("-0.28320");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.74504");
	}
	fall_constraint(scalar) {
          values("0.79594");
	}
      }
    }
    pin("bitrate[1]") {
      direction : input;
      capacitance : 0.0031;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.27752");
	}
	fall_constraint(scalar) {
          values("-0.26366");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.75319");
	}
	fall_constraint(scalar) {
          values("0.75963");
	}
      }
    }
    pin("bitrate[0]") {
      direction : input;
      capacitance : 0.0033;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.27340");
	}
	fall_constraint(scalar) {
          values("-0.24634");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.76593");
	}
	fall_constraint(scalar) {
          values("0.78252");
	}
      }
    }
    }
  }

}
