{
  "module_name": "adf_admin.c",
  "hash_id": "bea73d64474fcc346f4353e7efc833b9b5e6aba105dd53f426155c9028b2271d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/adf_admin.c",
  "human_readable_source": "\n \n#include <linux/types.h>\n#include <linux/mutex.h>\n#include <linux/slab.h>\n#include <linux/iopoll.h>\n#include <linux/pci.h>\n#include <linux/dma-mapping.h>\n#include \"adf_accel_devices.h\"\n#include \"adf_common_drv.h\"\n#include \"adf_cfg.h\"\n#include \"adf_heartbeat.h\"\n#include \"icp_qat_fw_init_admin.h\"\n\n#define ADF_ADMIN_MAILBOX_STRIDE 0x1000\n#define ADF_ADMINMSG_LEN 32\n#define ADF_CONST_TABLE_SIZE 1024\n#define ADF_ADMIN_POLL_DELAY_US 20\n#define ADF_ADMIN_POLL_TIMEOUT_US (5 * USEC_PER_SEC)\n#define ADF_ONE_AE 1\n\nstatic const u8 const_tab[1024] __aligned(1024) = {\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x03, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x01,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x13, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13, 0x02, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x13, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13,\n0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x23, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x33, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x06, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef, 0xfe, 0xdc, 0xba, 0x98, 0x76,\n0x54, 0x32, 0x10, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x67, 0x45, 0x23, 0x01, 0xef, 0xcd, 0xab,\n0x89, 0x98, 0xba, 0xdc, 0xfe, 0x10, 0x32, 0x54, 0x76, 0xc3, 0xd2, 0xe1, 0xf0,\n0x00, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc1, 0x05, 0x9e,\n0xd8, 0x36, 0x7c, 0xd5, 0x07, 0x30, 0x70, 0xdd, 0x17, 0xf7, 0x0e, 0x59, 0x39,\n0xff, 0xc0, 0x0b, 0x31, 0x68, 0x58, 0x15, 0x11, 0x64, 0xf9, 0x8f, 0xa7, 0xbe,\n0xfa, 0x4f, 0xa4, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6a, 0x09, 0xe6, 0x67, 0xbb, 0x67, 0xae,\n0x85, 0x3c, 0x6e, 0xf3, 0x72, 0xa5, 0x4f, 0xf5, 0x3a, 0x51, 0x0e, 0x52, 0x7f,\n0x9b, 0x05, 0x68, 0x8c, 0x1f, 0x83, 0xd9, 0xab, 0x5b, 0xe0, 0xcd, 0x19, 0x05,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0xcb, 0xbb, 0x9d, 0x5d, 0xc1, 0x05, 0x9e, 0xd8, 0x62, 0x9a, 0x29,\n0x2a, 0x36, 0x7c, 0xd5, 0x07, 0x91, 0x59, 0x01, 0x5a, 0x30, 0x70, 0xdd, 0x17,\n0x15, 0x2f, 0xec, 0xd8, 0xf7, 0x0e, 0x59, 0x39, 0x67, 0x33, 0x26, 0x67, 0xff,\n0xc0, 0x0b, 0x31, 0x8e, 0xb4, 0x4a, 0x87, 0x68, 0x58, 0x15, 0x11, 0xdb, 0x0c,\n0x2e, 0x0d, 0x64, 0xf9, 0x8f, 0xa7, 0x47, 0xb5, 0x48, 0x1d, 0xbe, 0xfa, 0x4f,\n0xa4, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x6a, 0x09, 0xe6, 0x67, 0xf3, 0xbc, 0xc9, 0x08, 0xbb,\n0x67, 0xae, 0x85, 0x84, 0xca, 0xa7, 0x3b, 0x3c, 0x6e, 0xf3, 0x72, 0xfe, 0x94,\n0xf8, 0x2b, 0xa5, 0x4f, 0xf5, 0x3a, 0x5f, 0x1d, 0x36, 0xf1, 0x51, 0x0e, 0x52,\n0x7f, 0xad, 0xe6, 0x82, 0xd1, 0x9b, 0x05, 0x68, 0x8c, 0x2b, 0x3e, 0x6c, 0x1f,\n0x1f, 0x83, 0xd9, 0xab, 0xfb, 0x41, 0xbd, 0x6b, 0x5b, 0xe0, 0xcd, 0x19, 0x13,\n0x7e, 0x21, 0x79, 0x14, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x16, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x18,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x14, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x01, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x15, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x02, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x14, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 0x02,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x24, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x25, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x24, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x25,\n0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x12, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x43, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x43, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x45, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x45, 0x01, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x44, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x44, 0x01,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x2B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x2B, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x15, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x80, 0x00, 0x00, 0x00, 0x00, 0x17, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};\n\nstruct adf_admin_comms {\n\tdma_addr_t phy_addr;\n\tdma_addr_t const_tbl_addr;\n\tvoid *virt_addr;\n\tvoid *virt_tbl_addr;\n\tvoid __iomem *mailbox_addr;\n\tstruct mutex lock;\t \n};\n\nstatic int adf_put_admin_msg_sync(struct adf_accel_dev *accel_dev, u32 ae,\n\t\t\t\t  void *in, void *out)\n{\n\tint ret;\n\tu32 status;\n\tstruct adf_admin_comms *admin = accel_dev->admin;\n\tint offset = ae * ADF_ADMINMSG_LEN * 2;\n\tvoid __iomem *mailbox = admin->mailbox_addr;\n\tint mb_offset = ae * ADF_ADMIN_MAILBOX_STRIDE;\n\tstruct icp_qat_fw_init_admin_req *request = in;\n\n\tmutex_lock(&admin->lock);\n\n\tif (ADF_CSR_RD(mailbox, mb_offset) == 1) {\n\t\tmutex_unlock(&admin->lock);\n\t\treturn -EAGAIN;\n\t}\n\n\tmemcpy(admin->virt_addr + offset, in, ADF_ADMINMSG_LEN);\n\tADF_CSR_WR(mailbox, mb_offset, 1);\n\n\tret = read_poll_timeout(ADF_CSR_RD, status, status == 0,\n\t\t\t\tADF_ADMIN_POLL_DELAY_US,\n\t\t\t\tADF_ADMIN_POLL_TIMEOUT_US, true,\n\t\t\t\tmailbox, mb_offset);\n\tif (ret < 0) {\n\t\t \n\t\tdev_err(&GET_DEV(accel_dev),\n\t\t\t\"Failed to send admin msg %d to accelerator %d\\n\",\n\t\t\trequest->cmd_id, ae);\n\t} else {\n\t\t \n\t\tmemcpy(out, admin->virt_addr + offset +\n\t\t       ADF_ADMINMSG_LEN, ADF_ADMINMSG_LEN);\n\t}\n\n\tmutex_unlock(&admin->lock);\n\treturn ret;\n}\n\nstatic int adf_send_admin(struct adf_accel_dev *accel_dev,\n\t\t\t  struct icp_qat_fw_init_admin_req *req,\n\t\t\t  struct icp_qat_fw_init_admin_resp *resp,\n\t\t\t  const unsigned long ae_mask)\n{\n\tu32 ae;\n\n\tfor_each_set_bit(ae, &ae_mask, ICP_QAT_HW_AE_DELIMITER)\n\t\tif (adf_put_admin_msg_sync(accel_dev, ae, req, resp) ||\n\t\t    resp->status)\n\t\t\treturn -EFAULT;\n\n\treturn 0;\n}\n\nstatic int adf_init_ae(struct adf_accel_dev *accel_dev)\n{\n\tstruct icp_qat_fw_init_admin_req req;\n\tstruct icp_qat_fw_init_admin_resp resp;\n\tstruct adf_hw_device_data *hw_device = accel_dev->hw_device;\n\tu32 ae_mask = hw_device->ae_mask;\n\n\tmemset(&req, 0, sizeof(req));\n\tmemset(&resp, 0, sizeof(resp));\n\treq.cmd_id = ICP_QAT_FW_INIT_AE;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nstatic int adf_set_fw_constants(struct adf_accel_dev *accel_dev)\n{\n\tstruct icp_qat_fw_init_admin_req req;\n\tstruct icp_qat_fw_init_admin_resp resp;\n\tstruct adf_hw_device_data *hw_device = accel_dev->hw_device;\n\tu32 ae_mask = hw_device->admin_ae_mask ?: hw_device->ae_mask;\n\n\tmemset(&req, 0, sizeof(req));\n\tmemset(&resp, 0, sizeof(resp));\n\treq.cmd_id = ICP_QAT_FW_CONSTANTS_CFG;\n\n\treq.init_cfg_sz = ADF_CONST_TABLE_SIZE;\n\treq.init_cfg_ptr = accel_dev->admin->const_tbl_addr;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nint adf_get_fw_timestamp(struct adf_accel_dev *accel_dev, u64 *timestamp)\n{\n\tstruct icp_qat_fw_init_admin_req req = { };\n\tstruct icp_qat_fw_init_admin_resp resp;\n\tunsigned int ae_mask = ADF_ONE_AE;\n\tint ret;\n\n\treq.cmd_id = ICP_QAT_FW_TIMER_GET;\n\tret = adf_send_admin(accel_dev, &req, &resp, ae_mask);\n\tif (ret)\n\t\treturn ret;\n\n\t*timestamp = resp.timestamp;\n\treturn 0;\n}\n\nstatic int adf_set_chaining(struct adf_accel_dev *accel_dev)\n{\n\tu32 ae_mask = GET_HW_DATA(accel_dev)->ae_mask;\n\tstruct icp_qat_fw_init_admin_resp resp = { };\n\tstruct icp_qat_fw_init_admin_req req = { };\n\n\treq.cmd_id = ICP_QAT_FW_DC_CHAIN_INIT;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nstatic int adf_get_dc_capabilities(struct adf_accel_dev *accel_dev,\n\t\t\t\t   u32 *capabilities)\n{\n\tstruct adf_hw_device_data *hw_device = accel_dev->hw_device;\n\tstruct icp_qat_fw_init_admin_resp resp;\n\tstruct icp_qat_fw_init_admin_req req;\n\tunsigned long ae_mask;\n\tunsigned long ae;\n\tint ret;\n\n\t \n\tae_mask = hw_device->ae_mask & ~hw_device->admin_ae_mask;\n\n\tmemset(&req, 0, sizeof(req));\n\tmemset(&resp, 0, sizeof(resp));\n\treq.cmd_id = ICP_QAT_FW_COMP_CAPABILITY_GET;\n\n\t*capabilities = 0;\n\tfor_each_set_bit(ae, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) {\n\t\tret = adf_send_admin(accel_dev, &req, &resp, 1ULL << ae);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\t*capabilities |= resp.extended_features;\n\t}\n\n\treturn 0;\n}\n\nint adf_get_ae_fw_counters(struct adf_accel_dev *accel_dev, u16 ae, u64 *reqs, u64 *resps)\n{\n\tstruct icp_qat_fw_init_admin_resp resp = { };\n\tstruct icp_qat_fw_init_admin_req req = { };\n\tint ret;\n\n\treq.cmd_id = ICP_QAT_FW_COUNTERS_GET;\n\n\tret = adf_put_admin_msg_sync(accel_dev, ae, &req, &resp);\n\tif (ret || resp.status)\n\t\treturn -EFAULT;\n\n\t*reqs = resp.req_rec_count;\n\t*resps = resp.resp_sent_count;\n\n\treturn 0;\n}\n\nint adf_send_admin_tim_sync(struct adf_accel_dev *accel_dev, u32 cnt)\n{\n\tu32 ae_mask = accel_dev->hw_device->ae_mask;\n\tstruct icp_qat_fw_init_admin_req req = { };\n\tstruct icp_qat_fw_init_admin_resp resp = { };\n\n\treq.cmd_id = ICP_QAT_FW_SYNC;\n\treq.int_timer_ticks = cnt;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nint adf_send_admin_hb_timer(struct adf_accel_dev *accel_dev, uint32_t ticks)\n{\n\tu32 ae_mask = accel_dev->hw_device->ae_mask;\n\tstruct icp_qat_fw_init_admin_req req = { };\n\tstruct icp_qat_fw_init_admin_resp resp;\n\n\treq.cmd_id = ICP_QAT_FW_HEARTBEAT_TIMER_SET;\n\treq.init_cfg_ptr = accel_dev->heartbeat->dma.phy_addr;\n\treq.heartbeat_ticks = ticks;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nstatic bool is_dcc_enabled(struct adf_accel_dev *accel_dev)\n{\n\tchar services[ADF_CFG_MAX_VAL_LEN_IN_BYTES] = {0};\n\tint ret;\n\n\tret = adf_cfg_get_param_value(accel_dev, ADF_GENERAL_SEC,\n\t\t\t\t      ADF_SERVICES_ENABLED, services);\n\tif (ret)\n\t\treturn false;\n\n\treturn !strcmp(services, \"dcc\");\n}\n\n \nint adf_send_admin_init(struct adf_accel_dev *accel_dev)\n{\n\tu32 dc_capabilities = 0;\n\tint ret;\n\n\tret = adf_set_fw_constants(accel_dev);\n\tif (ret)\n\t\treturn ret;\n\n\tif (is_dcc_enabled(accel_dev)) {\n\t\tret = adf_set_chaining(accel_dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tret = adf_get_dc_capabilities(accel_dev, &dc_capabilities);\n\tif (ret) {\n\t\tdev_err(&GET_DEV(accel_dev), \"Cannot get dc capabilities\\n\");\n\t\treturn ret;\n\t}\n\taccel_dev->hw_device->extended_dc_capabilities = dc_capabilities;\n\n\treturn adf_init_ae(accel_dev);\n}\nEXPORT_SYMBOL_GPL(adf_send_admin_init);\n\n \nint adf_init_admin_pm(struct adf_accel_dev *accel_dev, u32 idle_delay)\n{\n\tstruct adf_hw_device_data *hw_data = accel_dev->hw_device;\n\tstruct icp_qat_fw_init_admin_resp resp = {0};\n\tstruct icp_qat_fw_init_admin_req req = {0};\n\tu32 ae_mask = hw_data->admin_ae_mask;\n\n\tif (!accel_dev->admin) {\n\t\tdev_err(&GET_DEV(accel_dev), \"adf_admin is not available\\n\");\n\t\treturn -EFAULT;\n\t}\n\n\treq.cmd_id = ICP_QAT_FW_PM_STATE_CONFIG;\n\treq.idle_filter = idle_delay;\n\n\treturn adf_send_admin(accel_dev, &req, &resp, ae_mask);\n}\n\nint adf_init_admin_comms(struct adf_accel_dev *accel_dev)\n{\n\tstruct adf_admin_comms *admin;\n\tstruct adf_hw_device_data *hw_data = accel_dev->hw_device;\n\tvoid __iomem *pmisc_addr = adf_get_pmisc_base(accel_dev);\n\tstruct admin_info admin_csrs_info;\n\tu32 mailbox_offset, adminmsg_u, adminmsg_l;\n\tvoid __iomem *mailbox;\n\tu64 reg_val;\n\n\tadmin = kzalloc_node(sizeof(*accel_dev->admin), GFP_KERNEL,\n\t\t\t     dev_to_node(&GET_DEV(accel_dev)));\n\tif (!admin)\n\t\treturn -ENOMEM;\n\tadmin->virt_addr = dma_alloc_coherent(&GET_DEV(accel_dev), PAGE_SIZE,\n\t\t\t\t\t      &admin->phy_addr, GFP_KERNEL);\n\tif (!admin->virt_addr) {\n\t\tdev_err(&GET_DEV(accel_dev), \"Failed to allocate dma buff\\n\");\n\t\tkfree(admin);\n\t\treturn -ENOMEM;\n\t}\n\n\tadmin->virt_tbl_addr = dma_alloc_coherent(&GET_DEV(accel_dev),\n\t\t\t\t\t\t  PAGE_SIZE,\n\t\t\t\t\t\t  &admin->const_tbl_addr,\n\t\t\t\t\t\t  GFP_KERNEL);\n\tif (!admin->virt_tbl_addr) {\n\t\tdev_err(&GET_DEV(accel_dev), \"Failed to allocate const_tbl\\n\");\n\t\tdma_free_coherent(&GET_DEV(accel_dev), PAGE_SIZE,\n\t\t\t\t  admin->virt_addr, admin->phy_addr);\n\t\tkfree(admin);\n\t\treturn -ENOMEM;\n\t}\n\n\tmemcpy(admin->virt_tbl_addr, const_tab, sizeof(const_tab));\n\thw_data->get_admin_info(&admin_csrs_info);\n\n\tmailbox_offset = admin_csrs_info.mailbox_offset;\n\tmailbox = pmisc_addr + mailbox_offset;\n\tadminmsg_u = admin_csrs_info.admin_msg_ur;\n\tadminmsg_l = admin_csrs_info.admin_msg_lr;\n\n\treg_val = (u64)admin->phy_addr;\n\tADF_CSR_WR(pmisc_addr, adminmsg_u, upper_32_bits(reg_val));\n\tADF_CSR_WR(pmisc_addr, adminmsg_l, lower_32_bits(reg_val));\n\n\tmutex_init(&admin->lock);\n\tadmin->mailbox_addr = mailbox;\n\taccel_dev->admin = admin;\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(adf_init_admin_comms);\n\nvoid adf_exit_admin_comms(struct adf_accel_dev *accel_dev)\n{\n\tstruct adf_admin_comms *admin = accel_dev->admin;\n\n\tif (!admin)\n\t\treturn;\n\n\tif (admin->virt_addr)\n\t\tdma_free_coherent(&GET_DEV(accel_dev), PAGE_SIZE,\n\t\t\t\t  admin->virt_addr, admin->phy_addr);\n\tif (admin->virt_tbl_addr)\n\t\tdma_free_coherent(&GET_DEV(accel_dev), PAGE_SIZE,\n\t\t\t\t  admin->virt_tbl_addr, admin->const_tbl_addr);\n\n\tmutex_destroy(&admin->lock);\n\tkfree(admin);\n\taccel_dev->admin = NULL;\n}\nEXPORT_SYMBOL_GPL(adf_exit_admin_comms);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}