// Seed: 3582976049
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output wor id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11
);
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8
);
  assign id_8 = 1 == 1'h0;
  module_0(
      id_3, id_3, id_1, id_8, id_3, id_3, id_5, id_1, id_3, id_4, id_4, id_7
  );
  wire id_10;
endmodule
