<root><simulation><result_generated_time />2023-05-12 16:54:20<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />70/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [32, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('K', 32)], [('C', 16)]], [], []]<I />[[[('K', 32)], []], [[], [('OY', 2), ('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('C', 2), ('OX', 7), ('OY', 7)], [('C', 3), ('K', 18)], []]<I />[[('OX', 2), ('C', 2)], [('OX', 7), ('OY', 7), ('C', 3), ('K', 18)], []]<O />[[('OX', 2), ('C', 2)], [('OX', 7), ('OY', 7), ('C', 3), ('K', 18)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 98, 1, 1], 'I': [32.0, 1.0, 18.0, 1.0], 'O': [16.0, 2, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 442368, 442368], 'I': [32, 150528, 150528], 'O': [16, 903168, 903168], 'O_partial': [16, 903168, 0], 'O_final': [0, 0, 903168]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.06, 0.0, 0.0], 'O': [0.03, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.06, 0.04, 0.0], 'O': [0.03, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 147456, 442368], 'I': [16, 150528, 150528], 'O': [16, 50176, 903168], 'O_partial': [16, 50176, 0], 'O_final': [0, 0, 903168]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [32, 32, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2709504, 55296], [55296, 55296], [55296, 0]]<I />[[338688, 338688], [338688, 18816], [18816, 0]]<O />[[(564480, 677376), (338688, 225792)], [(225792, 338688), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(564480, 677376), (338688, 225792)], [(225792, 338688), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[338688, 6912], [864, 864], [216, 0]]<I />[[42336, 42336], [5292, 294], [74, 0]]<O />[[(70560, 84672), (42336, 28224)], [(3528, 5292), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([70560, 84672], [42336, 28224]), ([3528, 5292], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23694905.5<mem_energy_breakdown><W />[116.3, 171.2, 287.7]<I />[29.7, 584.5, 97.9]<O />[79.1, 1048.8, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8407<utilization_without_data_loading />0.926<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8407<mac_utilize_temporal_without_data_loading />0.926</mac_array_utilization><latency><latency_cycle_with_data_loading />12590<latency_cycle_without_data_loading />11430<ideal_computing_cycle />10584<data_loading><load_cycle_total />1160<load_cycle_individual />{'W': [16, 864, 0], 'I': [2, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />846<mem_stall_cycle_individual />{'W': [[-10583], [-10388, -9540], [-10584, -10584]], 'I': [[-10583], [-10580, -5290], [-10584, -10584]], 'O': [[-10584], [-10584, -5292], [-8820, -10143]]}<mem_stall_cycle_shared />{'W': [[-10583], [-10388, 846], [0, 0]], 'I': [[-10583], [-10580, 846], [0, 0]], 'O': [[-10584], [-10584, -5292], [-8820, -10143]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 442368, 442368], 'I': [32, 150528, 150528], 'O': [16, 903168, 903168], 'O_partial': [16, 903168, 0], 'O_final': [0, 0, 903168]}<data_size_each_level_total />{'W': [8192, 442368, 442368], 'I': [1024, 150528, 150528], 'O': [1024, 903168, 903168]}<loop_cycles_each_level />{'W': [196, 10584, 10584], 'I': [4, 10584, 10584], 'O': [4, 10584, 10584]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 18, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [256.0, 14.2], [14.2, 14.2]], 'O': [[8.0, 4.0], [256.0, 85.3], [85.3, 85.3]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [2048.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 14.2]], 'O': [[8.0, 8.0], [512.0, 85.3], [85.3, 85.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [256.0, 14.2], [14.2, 0]], 'O': [[8.0, 4.0], [256.0, 85.3], [85.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [639.1, 312.0], [56.0, 85.3]], 'I': [[8.0, 8.0], [639.1, 312.0], [56.0, 85.3]], 'O': [[8.0, 4.0], [639.1, 312.0], [56.0, 85.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10584], [196, 196, 54], [10584, 10584, 1]], 'I': [[1, 1, 10584], [4, 4, 2646], [10584, 10584, 1]], 'O': [[1, 1, 10584], [4, 4, 2646], [10584, 10584, 1]]}<trans_time_real />{'W': [[0, 1, 10584], [[0, 196, 54], [16, 196, 54]], [[864, 10584, 1], [216, 10584, 1]]], 'I': [[0, 1, 10584], [[0, 4, 2646], [2, 4, 2646]], [[294, 10584, 1], [74, 10584, 1]]], 'O': [[0, 1, 10584], [[0, 4, 2646], [2, 4, 2646]], [[1764, 10584, 1], [441, 10584, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -180], [-9720, -10368]], 'I': [[-1], [-4, -2], [-10290, -10510]], 'O': [[-1], [-4, -2], [-8820, -10143]]}<single_stall_count />{'W': [10583, 53, 0], 'I': [10583, 2645, 0], 'O': [10584, 2646, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [848, 0], 'I': [5290, 0], 'O': [5292, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[846, -10584], [-5292, -8820]], 1: [[-10584, -10584], [-8820, -10584]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>