<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
system.twr -v 30 -l 30 system_routed.ncd system.pcf

</twCmdLine><twDesign>system_routed.ncd</twDesign><twDesignPath>system_routed.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff668"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2012-12-04, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.523</twSlack><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>1.392</twTotPathDel><twClkSkew dest = "0.766" src = "0.851">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X78Y199.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y199.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y199.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.640</twLogDel><twRouteDel>0.752</twRouteDel><twTotDel>1.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.050</twSlack><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew dest = "0.105" src = "0.114">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y198.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y199.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y199.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.064</twSlack><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X79Y198.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y198.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y198.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/><twPinLimit anchorID="15" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="10.000" constraintValue="5.000" deviceLimit="2.667" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="16" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="10.000" constraintValue="5.000" deviceLimit="2.667" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="17" type="MINLOWPULSE" name="Trpw" slack="8.638" period="10.000" constraintValue="5.000" deviceLimit="0.681" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1/SR" locationPin="SLICE_X79Y198.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Trpw" slack="8.638" period="10.000" constraintValue="5.000" deviceLimit="0.681" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1/SR" locationPin="SLICE_X79Y198.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="19" type="MINLOWPULSE" name="Trpw" slack="8.638" period="10.000" constraintValue="5.000" deviceLimit="0.681" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0/SR" locationPin="SLICE_X79Y198.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="20" type="MINHIGHPULSE" name="Trpw" slack="8.638" period="10.000" constraintValue="5.000" deviceLimit="0.681" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0/SR" locationPin="SLICE_X79Y198.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Trpw" slack="8.650" period="10.000" constraintValue="5.000" deviceLimit="0.675" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2/SR" locationPin="SLICE_X78Y199.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Trpw" slack="8.650" period="10.000" constraintValue="5.000" deviceLimit="0.675" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2/SR" locationPin="SLICE_X78Y199.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="23" type="MINLOWPULSE" name="Trpw" slack="8.650" period="10.000" constraintValue="5.000" deviceLimit="0.675" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/SR" locationPin="SLICE_X70Y199.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="24" type="MINHIGHPULSE" name="Trpw" slack="8.650" period="10.000" constraintValue="5.000" deviceLimit="0.675" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/SR" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/SR" locationPin="SLICE_X70Y199.SR" clockNet="fpga_0_rst_1_sys_rst_pin_IBUF"/><twPinLimit anchorID="25" type="MINLOWPULSE" name="Tcl" slack="8.942" period="10.000" constraintValue="5.000" deviceLimit="0.529" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1/CK" locationPin="SLICE_X79Y198.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="26" type="MINLOWPULSE" name="Tcl" slack="8.942" period="10.000" constraintValue="5.000" deviceLimit="0.529" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0/CK" locationPin="SLICE_X79Y198.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="27" type="MINLOWPULSE" name="Tcl" slack="8.942" period="10.000" constraintValue="5.000" deviceLimit="0.529" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2/CK" locationPin="SLICE_X78Y199.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="28" type="MINLOWPULSE" name="Tcl" slack="8.942" period="10.000" constraintValue="5.000" deviceLimit="0.529" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/CK" locationPin="SLICE_X70Y199.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="29" type="MINHIGHPULSE" name="Tch" slack="9.108" period="10.000" constraintValue="5.000" deviceLimit="0.446" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1/CK" locationPin="SLICE_X79Y198.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="30" type="MINHIGHPULSE" name="Tch" slack="9.108" period="10.000" constraintValue="5.000" deviceLimit="0.446" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[1]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0/CK" locationPin="SLICE_X79Y198.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Tch" slack="9.108" period="10.000" constraintValue="5.000" deviceLimit="0.446" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay[2]/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2/CK" locationPin="SLICE_X78Y199.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tch" slack="9.108" period="10.000" constraintValue="5.000" deviceLimit="0.446" physResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/CLK" logResource="clock_generator_0/clock_generator_0/DCM0_INST/rsti/CK" locationPin="SLICE_X70Y199.CLK" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="33" type="MAXPERIOD" name="Tdcmpc" slack="21.251" period="10.000" constraintValue="10.000" deviceLimit="31.251" freqLimit="31.999" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="fpga_0_clk_1_sys_clk_pin_IBUFG"/><twPinLimit anchorID="34" type="MAXPERIOD" name="Tdcmpco" slack="21.251" period="10.000" constraintValue="10.000" deviceLimit="31.251" freqLimit="31.999" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot; TS_sys_clk_pin         HIGH 50%;</twConstName><twItemCnt>321672</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15647</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.551</twMinPer></twConstHead><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twDest><twTotPathDel>9.458</twTotPathDel><twClkSkew dest = "2.039" src = "2.072">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y234.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.G3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_brki_0x18_0_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_use_imm_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y194.BX</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.461</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y194.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y194.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/N524</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y213.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>microblaze_0/N532</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y213.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[2]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_21_F</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_21</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twBEL></twPathDel><twLogDel>2.000</twLogDel><twRouteDel>7.458</twRouteDel><twTotDel>9.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.624</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.305</twTotPathDel><twClkSkew dest = "0.118" src = "0.129">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y203.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y200.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y200.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y201.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.445</twLogDel><twRouteDel>5.860</twRouteDel><twTotDel>9.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.642</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.287</twTotPathDel><twClkSkew dest = "0.118" src = "0.129">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y203.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y200.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y200.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y201.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>5.847</twRouteDel><twTotDel>9.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.710</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.213</twTotPathDel><twClkSkew dest = "1.061" src = "1.078">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X16Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X16Y195.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[5]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y207.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y207.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/sel_2_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y209.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.437</twLogDel><twRouteDel>5.776</twRouteDel><twTotDel>9.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twDest><twTotPathDel>9.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y193.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y193.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N13</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Freeze_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y234.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y234.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y234.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y234.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y192.SR</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y192.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16[41]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twBEL></twPathDel><twLogDel>1.697</twLogDel><twRouteDel>7.530</twRouteDel><twTotDel>9.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.736</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.187</twTotPathDel><twClkSkew dest = "1.061" src = "1.078">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X16Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X16Y195.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[5]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y207.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y207.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/sel_2_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y208.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y208.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y209.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.432</twLogDel><twRouteDel>5.755</twRouteDel><twTotDel>9.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8</twDest><twTotPathDel>9.053</twTotPathDel><twClkSkew dest = "0.946" src = "1.066">0.120</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y218.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y218.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.554</twRouteDel><twTotDel>9.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9</twDest><twTotPathDel>9.053</twTotPathDel><twClkSkew dest = "0.946" src = "1.066">0.120</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y218.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y218.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.554</twRouteDel><twTotDel>9.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6</twDest><twTotPathDel>9.052</twTotPathDel><twClkSkew dest = "0.946" src = "1.066">0.120</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y218.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y218.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6</twBEL></twPathDel><twLogDel>2.498</twLogDel><twRouteDel>6.554</twRouteDel><twTotDel>9.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7</twDest><twTotPathDel>9.052</twTotPathDel><twClkSkew dest = "0.946" src = "1.066">0.120</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y218.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y218.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7</twBEL></twPathDel><twLogDel>2.498</twLogDel><twRouteDel>6.554</twRouteDel><twTotDel>9.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.780</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twDest><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "2.039" src = "2.120">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y232.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[3]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.G1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.525</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_brki_0x18_0_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_use_imm_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y194.BX</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.461</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y194.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y194.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/N524</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;2&gt;38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y213.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>microblaze_0/N532</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y213.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[2]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_21_F</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_21</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2</twBEL></twPathDel><twLogDel>2.020</twLogDel><twRouteDel>7.059</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.823</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y199.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[18]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y196.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/sel_1_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y197.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.365</twLogDel><twRouteDel>5.752</twRouteDel><twTotDel>9.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.829</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twTotPathDel>9.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y234.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.G3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_brki_0x18_0_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y200.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_use_imm_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y194.BX</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.271</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y194.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;7&gt;22</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;7&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y196.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;7&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/N522</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000&lt;7&gt;38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y199.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>microblaze_0/N522</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y199.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_28_F</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op2_2_f5_28</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7</twBEL></twPathDel><twLogDel>1.985</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>9.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y199.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[18]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y196.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/sel_1_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y197.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.360</twLogDel><twRouteDel>5.749</twRouteDel><twTotDel>9.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13</twDest><twTotPathDel>8.971</twTotPathDel><twClkSkew dest = "0.952" src = "1.066">0.114</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y208.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y208.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[13]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.472</twRouteDel><twTotDel>8.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12</twDest><twTotPathDel>8.971</twTotPathDel><twClkSkew dest = "0.952" src = "1.066">0.114</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y208.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y208.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[13]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.472</twRouteDel><twTotDel>8.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.856</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="RAM">lmb_bram/lmb_bram/ramb16_9</twDest><twTotPathDel>8.995</twTotPathDel><twClkSkew dest = "0.977" src = "1.066">0.089</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='RAM'>lmb_bram/lmb_bram/ramb16_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y198.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y199.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y230.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y230.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>mb_plb_M_ABus[51]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.539</twDelInfo><twComp>ilmb_LMB_ABus[19]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>lmb_bram/lmb_bram/ramb16_9</twComp><twBEL>lmb_bram/lmb_bram/ramb16_9</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>6.899</twRouteDel><twTotDel>8.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.890</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14</twDest><twTotPathDel>8.952</twTotPathDel><twClkSkew dest = "0.968" src = "1.066">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y201.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y201.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[15]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.453</twRouteDel><twTotDel>8.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.890</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15</twDest><twTotPathDel>8.952</twTotPathDel><twClkSkew dest = "0.968" src = "1.066">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.536</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y213.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y213.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_2_mux00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y193.G4</twSite><twDelType>net</twDelType><twFanCnt>146</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_PC_I_and0000</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y201.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y201.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i[15]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>6.453</twRouteDel><twTotDel>8.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.892</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twSrc><twDest BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twDest><twTotPathDel>9.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twSrc><twDest BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y193.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y193.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N13</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Freeze_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y234.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y234.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y234.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y234.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y192.SR</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y192.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16[41]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_srl16_41_0.CE</twBEL></twPathDel><twLogDel>1.697</twLogDel><twRouteDel>7.351</twRouteDel><twTotDel>9.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.904</twSlack><twSrc BELType="FF">ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType="FF">mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2</twDest><twTotPathDel>9.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType='FF'>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y254.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y254.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp><twBEL>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i[0]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>mb_plb/N202</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y253.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y253.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb7</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y252.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y252.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y249.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y249.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>9.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.904</twSlack><twSrc BELType="FF">ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType="FF">mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2</twDest><twTotPathDel>9.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType='FF'>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y254.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y254.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp><twBEL>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i[0]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>mb_plb/N202</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y253.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y253.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb7</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y252.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y252.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y248.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y248.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>9.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.907</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.016</twTotPathDel><twClkSkew dest = "1.061" src = "1.078">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X16Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[17]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y197.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.351</twLogDel><twRouteDel>5.665</twRouteDel><twTotDel>9.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.008</twTotPathDel><twClkSkew dest = "1.061" src = "1.078">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X16Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[17]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y196.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y196.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y197.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.346</twLogDel><twRouteDel>5.662</twRouteDel><twTotDel>9.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.918</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>9.011</twTotPathDel><twClkSkew dest = "1.061" src = "1.072">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y199.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y200.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y200.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y201.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.425</twLogDel><twRouteDel>5.586</twRouteDel><twTotDel>9.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType="FF">mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1</twDest><twTotPathDel>9.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType='FF'>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y254.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y254.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp><twBEL>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i[0]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>mb_plb/N202</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y253.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y253.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb7</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y253.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y253.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1-In2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y252.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y252.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>6.625</twRouteDel><twTotDel>9.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.936</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>8.993</twTotPathDel><twClkSkew dest = "1.061" src = "1.072">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y199.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[9]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y200.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y200.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/sel_0_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y201.CIN</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y201.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_11_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.420</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>8.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.937</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twTotPathDel>8.989</twTotPathDel><twClkSkew dest = "1.061" src = "1.075">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y197.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[21]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y195.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y195.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/sel_2_and00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y197.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y197.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y197.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.pcmp_10_lut</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmp1x</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x_rt</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.Not_FPGA_LUT6.MUXF5_pcmpxx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y200.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y200.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y201.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;31&gt;254</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y201.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_424</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_branch_cmp_2_f5_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y206.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y206.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1[1]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1&lt;31&gt;1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twLogDel>3.417</twLogDel><twRouteDel>5.572</twRouteDel><twTotDel>8.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.941</twSlack><twSrc BELType="FF">ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType="FF">mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1</twDest><twTotPathDel>8.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twSrc><twDest BELType='FF'>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y254.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y254.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp><twBEL>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mb_plb_Sl_addrAck[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>ring_osc_3/ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i[0]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000012</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y238.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>mb_plb/N202</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y238.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR/Y_0_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y253.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>mb_plb/PLB_SaddrAck</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y253.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb7</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y252.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N32</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y252.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y248.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y248.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>6.637</twRouteDel><twTotDel>8.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.944</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF</twDest><twTotPathDel>8.988</twTotPathDel><twClkSkew dest = "0.133" src = "0.141">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X25Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y193.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y193.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y193.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N13</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_GPR_Wr_Addr&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_Halted</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Freeze_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y234.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>microblaze_0/LOCKSTEP_MASTER_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y234.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y228.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y228.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_0_or000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y199.G2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">2.756</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y199.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data[5]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/keep_or_new_21_or00001</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Using_LUT4.Instr_Mux_MUXF5</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>7.115</twRouteDel><twTotDel>8.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot; TS_sys_clk_pin
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tdspper_BML" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X0Y50.CLK" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tdspper_MPL" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" logResource="microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK" locationPin="DSP48_X0Y49.CLK" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_0/CLKA" logResource="lmb_bram/lmb_bram/ramb16_0/CLKA" locationPin="RAMB16_X1Y27.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_0/CLKB" logResource="lmb_bram/lmb_bram/ramb16_0/CLKB" locationPin="RAMB16_X1Y27.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_1/CLKA" logResource="lmb_bram/lmb_bram/ramb16_1/CLKA" locationPin="RAMB16_X0Y27.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_1/CLKB" logResource="lmb_bram/lmb_bram/ramb16_1/CLKB" locationPin="RAMB16_X0Y27.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_2/CLKA" logResource="lmb_bram/lmb_bram/ramb16_2/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_2/CLKB" logResource="lmb_bram/lmb_bram/ramb16_2/CLKB" locationPin="RAMB16_X0Y24.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_3/CLKA" logResource="lmb_bram/lmb_bram/ramb16_3/CLKA" locationPin="RAMB16_X0Y25.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_3/CLKB" logResource="lmb_bram/lmb_bram/ramb16_3/CLKB" locationPin="RAMB16_X0Y25.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_4/CLKA" logResource="lmb_bram/lmb_bram/ramb16_4/CLKA" locationPin="RAMB16_X0Y31.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_4/CLKB" logResource="lmb_bram/lmb_bram/ramb16_4/CLKB" locationPin="RAMB16_X0Y31.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_5/CLKA" logResource="lmb_bram/lmb_bram/ramb16_5/CLKA" locationPin="RAMB16_X1Y29.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_5/CLKB" logResource="lmb_bram/lmb_bram/ramb16_5/CLKB" locationPin="RAMB16_X1Y29.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_6/CLKA" logResource="lmb_bram/lmb_bram/ramb16_6/CLKA" locationPin="RAMB16_X0Y29.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_6/CLKB" logResource="lmb_bram/lmb_bram/ramb16_6/CLKB" locationPin="RAMB16_X0Y29.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_7/CLKA" logResource="lmb_bram/lmb_bram/ramb16_7/CLKA" locationPin="RAMB16_X1Y31.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_7/CLKB" logResource="lmb_bram/lmb_bram/ramb16_7/CLKB" locationPin="RAMB16_X1Y31.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_8/CLKA" logResource="lmb_bram/lmb_bram/ramb16_8/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_8/CLKB" logResource="lmb_bram/lmb_bram/ramb16_8/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="117" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_9/CLKA" logResource="lmb_bram/lmb_bram/ramb16_9/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_9/CLKB" logResource="lmb_bram/lmb_bram/ramb16_9/CLKB" locationPin="RAMB16_X1Y24.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_10/CLKA" logResource="lmb_bram/lmb_bram/ramb16_10/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_10/CLKB" logResource="lmb_bram/lmb_bram/ramb16_10/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_11/CLKA" logResource="lmb_bram/lmb_bram/ramb16_11/CLKA" locationPin="RAMB16_X1Y25.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_11/CLKB" logResource="lmb_bram/lmb_bram/ramb16_11/CLKB" locationPin="RAMB16_X1Y25.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_12/CLKA" logResource="lmb_bram/lmb_bram/ramb16_12/CLKA" locationPin="RAMB16_X0Y28.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_12/CLKB" logResource="lmb_bram/lmb_bram/ramb16_12/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_13/CLKA" logResource="lmb_bram/lmb_bram/ramb16_13/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKB" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="lmb_bram/lmb_bram/ramb16_13/CLKB" logResource="lmb_bram/lmb_bram/ramb16_13/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="clk_100_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="127"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="9.551" errors="0" errorRollup="0" items="3" itemsRollup="321672"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" fullName="TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot; TS_sys_clk_pin         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.551" actualRollup="N/A" errors="0" errorRollup="0" items="321672" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="128">0</twUnmetConstCnt><twDataSheet anchorID="129" twNameLen="24"><twClk2SUList anchorID="130" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.551</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="131"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>321675</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25684</twConnCnt></twConstCov><twStats anchorID="132"><twMinPer>9.551</twMinPer><twFootnote number="1" /><twMaxFreq>104.701</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 10 17:40:07 2018 </twTimestamp></twFoot><twClientInfo anchorID="133"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 658 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
