#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 02 00:58:41 2018
# Process ID: 4064
# Current directory: C:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.runs/impl_1
# Command line: vivado.exe -log game_main.vdi -applog -messageDb vivado.pb -mode batch -source game_main.tcl -notrace
# Log file: C:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.runs/impl_1/game_main.vdi
# Journal file: C:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source game_main.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boat_down/boat_down.dcp' for cell 'boat_d'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boat_left/boat_left.dcp' for cell 'boat_l'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boat_right/boat_right.dcp' for cell 'boat_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boat_up/boat_up.dcp' for cell 'boat_u'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boom_down/boom_down.dcp' for cell 'boom_d'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boomleft/boomleft.dcp' for cell 'boom_l'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boomright/boomright.dcp' for cell 'boom_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/boom_up/boom_up.dcp' for cell 'boom_u'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/rock_pic/rock_pic.dcp' for cell 'rock'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/youyaoyin/vga_game_cnm/vga_game_cnm.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp' for cell 'sea_pic'
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'game_main' is not ideal for floorplanning, since the cellview 'game_main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
