verilog xil_defaultlib --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ec67/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/70cf/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ip/lcd_design_processing_system7_0_0" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/58e2/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/979d/hdl/verilog" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/lcd_design/ip/lcd_design_processing_system7_0_0/sim/lcd_design_processing_system7_0_0.v" \
"../../../bd/lcd_design/ip/lcd_design_v_axi4s_vid_out_0_0/sim/lcd_design_v_axi4s_vid_out_0_0.v" \
"../../../bd/lcd_design/ipshared/8dc1/src/rgb2lcd.v" \
"../../../bd/lcd_design/ip/lcd_design_rgb2lcd_0_0/sim/lcd_design_rgb2lcd_0_0.v" \
"../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/mmcme2_drp.v" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_097e_one_0.v" \

sv xil_defaultlib --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ec67/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/70cf/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ip/lcd_design_processing_system7_0_0" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/58e2/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/979d/hdl/verilog" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_097e_s00mmu_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_097e_s00tr_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_097e_s00sic_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_097e_s00a2s_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_097e_sarn_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_097e_srn_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_097e_m00s2a_0.sv" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_097e_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/ec67/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/70cf/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ip/lcd_design_processing_system7_0_0" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/58e2/hdl" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/979d/hdl/verilog" --include "../../../../XC7Z020_431_Linux_LCD.srcs/sources_1/bd/lcd_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/bd_0/sim/bd_097e.v" \
"../../../bd/lcd_design/ip/lcd_design_axi_smc_0/sim/lcd_design_axi_smc_0.v" \
"../../../bd/lcd_design/ip/lcd_design_xbar_0/sim/lcd_design_xbar_0.v" \
"../../../bd/lcd_design/ip/lcd_design_xlconcat_0_0/sim/lcd_design_xlconcat_0_0.v" \
"../../../bd/lcd_design/ip/lcd_design_auto_pc_0/sim/lcd_design_auto_pc_0.v" \
"../../../bd/lcd_design/sim/lcd_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
