# compile vhdl design source files
vhdl xil_defaultlib  "../../../Experiment 6.srcs/sources_1/new/ALU.vhd"
vhdl xil_defaultlib  "../../../Experiment 6.srcs/sim_1/new/test_bench.vhd"

# Do not sort compile order
nosort
