\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response}{}\section{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response 클래스 참조}
\label{classavdecc__lib_1_1stream__port__input__descriptor__response}\index{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}


{\ttfamily \#include $<$stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response.\+h$>$}



stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response에 대한 상속 다이어그램 \+: 
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classavdecc__lib_1_1stream__port__input__descriptor__response__inherit__graph}
\end{center}
\end{figure}


stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response에 대한 협력 다이어그램\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=232pt]{classavdecc__lib_1_1stream__port__input__descriptor__response__coll__graph}
\end{center}
\end{figure}
\subsection*{Public 멤버 함수}
\begin{DoxyCompactItemize}
\item 
virtual \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_aa3d80c2ab540a9eb9cc80c9805c6d91c}{$\sim$stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response} ()
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_aab7f93d403d8b73f8f4a8fb7c61ecded}{clock\+\_\+domain\+\_\+index} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_a66bad2f1317cba04f0ea271f7181b58f}{port\+\_\+flags} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_a5accf7abc7d231a0767ad5cac68b8b39}{number\+\_\+of\+\_\+controls} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_ac1f5297533142234c764e84c01ce5a16}{base\+\_\+control} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_a2ea8849b4f2d61dd26ed53e94316e93e}{number\+\_\+of\+\_\+clusters} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_aa87ccba6a00a404146e569e70185d839}{base\+\_\+cluster} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_acda32e14eb207ebd11856fab5172173c}{number\+\_\+of\+\_\+maps} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response_aec19e0ab011108a60ce3e82bc682e5e0}{base\+\_\+map} ()=0
\item 
virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} $\ast$S\+T\+D\+C\+A\+LL \hyperlink{classavdecc__lib_1_1descriptor__response__base_a133f7774946d80f82b8aaaa4cfbb7361}{object\+\_\+name} ()=0
\end{DoxyCompactItemize}


\subsection{상세한 설명}


stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response.\+h 파일의 39 번째 라인에서 정의되었습니다.



\subsection{생성자 \& 소멸자 문서화}
\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!````~stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{$\sim$stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\index{````~stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{$\sim$stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{$\sim$stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response()}{~stream_port_input_descriptor_response()}}]{\setlength{\rightskip}{0pt plus 5cm}virtual $\sim${\bf stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response} (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_aa3d80c2ab540a9eb9cc80c9805c6d91c}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_aa3d80c2ab540a9eb9cc80c9805c6d91c}


stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response.\+h 파일의 42 번째 라인에서 정의되었습니다.


\begin{DoxyCode}
42 \{\};
\end{DoxyCode}


이 함수 내부에서 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=331pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_aa3d80c2ab540a9eb9cc80c9805c6d91c_cgraph}
\end{center}
\end{figure}




\subsection{멤버 함수 문서화}
\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!base\+\_\+cluster@{base\+\_\+cluster}}
\index{base\+\_\+cluster@{base\+\_\+cluster}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{base\+\_\+cluster()=0}{base_cluster()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL base\+\_\+cluster (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_aa87ccba6a00a404146e569e70185d839}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_aa87ccba6a00a404146e569e70185d839}
\begin{DoxyReturn}{반환값}
The index of the first Audio Cluster, Video Cluster, or Sensor Cluster descriptor describing the clusters within the port. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a03b85cb427681a1de77dbfacda75f39a}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_aa87ccba6a00a404146e569e70185d839_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!base\+\_\+control@{base\+\_\+control}}
\index{base\+\_\+control@{base\+\_\+control}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{base\+\_\+control()=0}{base_control()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL base\+\_\+control (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_ac1f5297533142234c764e84c01ce5a16}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_ac1f5297533142234c764e84c01ce5a16}
\begin{DoxyReturn}{반환값}
The index of the first Control descriptor. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a81a06cae8ad2431f6a3e067cc210aa98}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_ac1f5297533142234c764e84c01ce5a16_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!base\+\_\+map@{base\+\_\+map}}
\index{base\+\_\+map@{base\+\_\+map}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{base\+\_\+map()=0}{base_map()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL base\+\_\+map (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_aec19e0ab011108a60ce3e82bc682e5e0}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_aec19e0ab011108a60ce3e82bc682e5e0}
\begin{DoxyReturn}{반환값}
The index of the first Audio Map, Video Map, or Sensor Map, descriptor which defines the mappling between the stream and the port. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_abd6f9fab6c33d076df43b45ccd40d589}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_aec19e0ab011108a60ce3e82bc682e5e0_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!clock\+\_\+domain\+\_\+index@{clock\+\_\+domain\+\_\+index}}
\index{clock\+\_\+domain\+\_\+index@{clock\+\_\+domain\+\_\+index}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{clock\+\_\+domain\+\_\+index()=0}{clock_domain_index()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL clock\+\_\+domain\+\_\+index (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_aab7f93d403d8b73f8f4a8fb7c61ecded}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_aab7f93d403d8b73f8f4a8fb7c61ecded}
\begin{DoxyReturn}{반환값}
The descriptor index of the C\+L\+O\+CK D\+O\+M\+A\+IN descriptor describing the C\+L\+O\+CK D\+O\+M\+A\+IN for the port. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a25f4f17a510b3f05e97806cd40751774}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_aab7f93d403d8b73f8f4a8fb7c61ecded_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!number\+\_\+of\+\_\+clusters@{number\+\_\+of\+\_\+clusters}}
\index{number\+\_\+of\+\_\+clusters@{number\+\_\+of\+\_\+clusters}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{number\+\_\+of\+\_\+clusters()=0}{number_of_clusters()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL number\+\_\+of\+\_\+clusters (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_a2ea8849b4f2d61dd26ed53e94316e93e}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_a2ea8849b4f2d61dd26ed53e94316e93e}
\begin{DoxyReturn}{반환값}
The number of clusters within the port. This corresponds to the number of Audio Cluster, Video Cluster, and Sensor Cluster descriptors which represent these clusters. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a3d7106b0835bc6a75c4ff27011c9666e}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_a2ea8849b4f2d61dd26ed53e94316e93e_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!number\+\_\+of\+\_\+controls@{number\+\_\+of\+\_\+controls}}
\index{number\+\_\+of\+\_\+controls@{number\+\_\+of\+\_\+controls}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{number\+\_\+of\+\_\+controls()=0}{number_of_controls()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL number\+\_\+of\+\_\+controls (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_a5accf7abc7d231a0767ad5cac68b8b39}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_a5accf7abc7d231a0767ad5cac68b8b39}
\begin{DoxyReturn}{반환값}
The number of controls within the port. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_abdf54b1d2b03f5f2b7346ddc9d93df5c}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_a5accf7abc7d231a0767ad5cac68b8b39_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!number\+\_\+of\+\_\+maps@{number\+\_\+of\+\_\+maps}}
\index{number\+\_\+of\+\_\+maps@{number\+\_\+of\+\_\+maps}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{number\+\_\+of\+\_\+maps()=0}{number_of_maps()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL number\+\_\+of\+\_\+maps (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_acda32e14eb207ebd11856fab5172173c}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_acda32e14eb207ebd11856fab5172173c}
\begin{DoxyReturn}{반환값}
The number of map descriptors used to define the mapping between the stream and the port. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a05d30e1a63b1459efaacfc203df1c9d7}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_acda32e14eb207ebd11856fab5172173c_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!object\+\_\+name@{object\+\_\+name}}
\index{object\+\_\+name@{object\+\_\+name}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{object\+\_\+name()=0}{object_name()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI {\bf uint8\+\_\+t}$\ast$ S\+T\+D\+C\+A\+LL object\+\_\+name (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}, {\ttfamily [inherited]}}\hypertarget{classavdecc__lib_1_1descriptor__response__base_a133f7774946d80f82b8aaaa4cfbb7361}{}\label{classavdecc__lib_1_1descriptor__response__base_a133f7774946d80f82b8aaaa4cfbb7361}
\begin{DoxyReturn}{반환값}
The name of the descriptor object. This may be user set through the use of a S\+E\+T\+\_\+\+N\+A\+ME command. The object name should be left blank (all zeros) by the manufacturer, with the manufacturer defined value being provided in a localized form via the localized descripton field. By leaving this field blank an A\+V\+D\+E\+CC Controller can determine if the user has overridden the name and can use this name rather than the localized name. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__output__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{stream\+\_\+output\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1stream__input__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{stream\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1jack__input__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{jack\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1jack__output__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{jack\+\_\+output\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1clock__domain__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{clock\+\_\+domain\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1external__port__input__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{external\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1audio__unit__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{audio\+\_\+unit\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1audio__map__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{audio\+\_\+map\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1external__port__output__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{external\+\_\+port\+\_\+output\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1strings__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{strings\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1descriptor__response__base__imp_a15837e3eb254ad44812cb766ae8cd53c}{descriptor\+\_\+response\+\_\+base\+\_\+imp}, \hyperlink{classavdecc__lib_1_1locale__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{locale\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1audio__cluster__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{audio\+\_\+cluster\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1avb__interface__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{avb\+\_\+interface\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1clock__source__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{clock\+\_\+source\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1control__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{control\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1memory__object__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{memory\+\_\+object\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}, \hyperlink{classavdecc__lib_1_1stream__port__output__descriptor__response__imp_a15837e3eb254ad44812cb766ae8cd53c}{stream\+\_\+port\+\_\+output\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1descriptor__response__base_a133f7774946d80f82b8aaaa4cfbb7361_icgraph}
\end{center}
\end{figure}


\index{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}!port\+\_\+flags@{port\+\_\+flags}}
\index{port\+\_\+flags@{port\+\_\+flags}!avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response@{avdecc\+\_\+lib\+::stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response}}
\subsubsection[{\texorpdfstring{port\+\_\+flags()=0}{port_flags()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual A\+V\+D\+E\+C\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+L\+I\+B32\+\_\+\+A\+PI uint16\+\_\+t S\+T\+D\+C\+A\+LL port\+\_\+flags (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classavdecc__lib_1_1stream__port__input__descriptor__response_a66bad2f1317cba04f0ea271f7181b58f}{}\label{classavdecc__lib_1_1stream__port__input__descriptor__response_a66bad2f1317cba04f0ea271f7181b58f}
The flags describing the capabilities or features of the port.

\begin{DoxyReturn}{반환값}
1 (Clock Sync Source) if the port can be used as a clock synchronization source. ~\newline
 2 (Async Sample Rate Conv) if the port has an asynchronous sample rate converter to convert sample rates between another C\+L\+O\+CK D\+O\+M\+A\+IN and the Unit\textquotesingle{}s. ~\newline
 3 (Sync Sample Rate Conv) if the port has a synchronous sample rate converter to convert between sample rates in the same C\+L\+O\+CK D\+O\+M\+A\+IN. 
\end{DoxyReturn}


\hyperlink{classavdecc__lib_1_1stream__port__input__descriptor__response__imp_ae5cbe71db539f040ce51a399c2ba66c5}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response\+\_\+imp}에서 구현되었습니다.



이 함수를 호출하는 함수들에 대한 그래프입니다.\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classavdecc__lib_1_1stream__port__input__descriptor__response_a66bad2f1317cba04f0ea271f7181b58f_icgraph}
\end{center}
\end{figure}




이 클래스에 대한 문서화 페이지는 다음의 파일로부터 생성되었습니다.\+:\begin{DoxyCompactItemize}
\item 
avdecc-\/lib/controller/lib/include/\hyperlink{stream__port__input__descriptor__response_8h}{stream\+\_\+port\+\_\+input\+\_\+descriptor\+\_\+response.\+h}\end{DoxyCompactItemize}
