<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>DP8KB</title><link rel="Prev" href="dp8ka.htm" title="Previous" /><link rel="Next" href="dp8kc.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/d.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pvwLUrjwLDQi_002bWPYSLhbEbw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/dp8kb.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1367983">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1367983">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="dcca.htm#1367983">D</a> &gt; DP8KB</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1367983" class="Heading3"><span></span>DP8KB</h4><h5 id="ww1367984" class="Heading4"><span></span>8K Dual Port Block RAM</h5><p id="ww1367985" class="Body"><span></span>Architectures Supported:</p><div id="ww1370217" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO </div><div id="ww1440375" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager</div><div class="ww_skin_page_overflow"><p id="ww1367990" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/dp8kb.gif" width="100%" style="display: block; left: 0.0pt; max-height: 343px; max-width: 205px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1368677" class="Body"><span></span>INPUTS: CEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12</p><p id="ww1367992" class="Body"><span></span>OUTPUTS: DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, DOB14, DOB15, DOB16, DOB17</p><p id="ww1367994" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1367995" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026976" title="List of Primitive-Specific HDL Attributes">DATA_WIDTH_A</a></span>: 1, 2, 4, 9, 18 (default)</p><p id="ww1367996" class="Body"><span></span>DATA_WIDTH_B: 1, 2, 4, 9, 18 (default)</p><p id="ww1367997" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027719" title="List of Primitive-Specific HDL Attributes">REGMODE_A</a></span>: "NOREG" (default), "OUTREG"</p><p id="ww1367998" class="Body"><span></span>REGMODE_B: "NOREG" (default), "OUTREG"</p><p id="ww1367999" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027742" title="List of Primitive-Specific HDL Attributes">RESETMODE</a></span>: "SYNC" (default), "ASYNC"</p><p id="ww1392523" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026964" title="List of Primitive-Specific HDL Attributes">CSDECODE_A</a></span>: any 3-bit binary value (default: all zeros)</p><p id="ww1392527" class="Body"><span></span>CSDECODE_B: any 3-bit binary value (default: all zeros)</p><p id="ww1368000" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027886" title="List of Primitive-Specific HDL Attributes">WRITEMODE_A</a></span>: "NORMAL" (default), "WRITETHROUGH"</p><p id="ww1368003" class="Body"><span></span>WRITEMODE_B: "NORMAL" (default), "WRITETHROUGH"</p><p id="ww1368005" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1369942" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL_00</a></span> to INITVAL_1F:	(<span style="font-style: italic">Verilog</span>) 320'hXXX...X (80-bit hex value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXX...X (80-bit hex value)<br />	Default: all zeros</p><h5 id="ww1368007" class="Heading4"><span></span>Description</h5><p id="ww1368008" class="BodyAfterHead"><span></span>You can refer to the following technical note on the Lattice web site for EBR port definition, attribute definition and usage.</p><div id="ww1368009" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=9921" target="_blank">TN1092 - MachXO Memory Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>