-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
-- Created on Sat Apr 14 18:34:04 2018

COMPONENT spi_if_blk
	PORT
	(
		CLK_100		:	 IN STD_LOGIC;
		CLK_SPI		:	 IN STD_LOGIC;
		RST_N		:	 IN STD_LOGIC;
		FEAT_FIFO_WR_EN		:	 OUT STD_LOGIC;
		FEAT_FIFO_DATA		:	 OUT STD_LOGIC_VECTOR(23 DOWNTO 0);
		FEAT_FIFO_FULL		:	 IN STD_LOGIC;
		SPI_MISO		:	 OUT STD_LOGIC;
		SPI_MOSI		:	 IN STD_LOGIC;
		SPI_CS_N		:	 IN STD_LOGIC
	);
END COMPONENT;