//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_89
.address_size 64

	// .globl	_Z14warp_transposePjS_PfS0_

.visible .entry _Z14warp_transposePjS_PfS0_(
	.param .u64 _Z14warp_transposePjS_PfS0__param_0,
	.param .u64 _Z14warp_transposePjS_PfS0__param_1,
	.param .u64 _Z14warp_transposePjS_PfS0__param_2,
	.param .u64 _Z14warp_transposePjS_PfS0__param_3
)
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z14warp_transposePjS_PfS0__param_0];
	ld.param.u64 	%rd2, [_Z14warp_transposePjS_PfS0__param_1];
	ld.param.u64 	%rd3, [_Z14warp_transposePjS_PfS0__param_2];
	ld.param.u64 	%rd4, [_Z14warp_transposePjS_PfS0__param_3];
	cvta.to.global.u64 	%rd5, %rd3;
	mov.u32 	%r3, %tid.x;
	shr.s32 	%r4, %r3, 31;
	shr.u32 	%r5, %r4, 30;
	add.s32 	%r6, %r3, %r5;
	shr.s32 	%r7, %r6, 2;
	and.b32  	%r8, %r6, 536870908;
	sub.s32 	%r9, %r3, %r8;
	shl.b32 	%r10, %r9, 3;
	add.s32 	%r11, %r10, %r7;
	mul.wide.s32 	%rd6, %r3, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.u32 	%r12, [%rd7];
	// begin inline asm
	bar.sync 0;
	// end inline asm
	// begin inline asm
	mov.u32 %r1, %clock;
	// end inline asm
	cvta.to.global.u64 	%rd8, %rd2;
	mov.u32 	%r13, 31;
	mov.u32 	%r14, -1;
	shfl.sync.idx.b32 	%r15|%p1, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r16|%p2, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r17|%p3, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r18|%p4, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r19|%p5, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r20|%p6, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r21|%p7, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r22|%p8, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r23|%p9, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r24|%p10, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r25|%p11, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r26|%p12, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r27|%p13, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r28|%p14, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r29|%p15, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r30|%p16, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r31|%p17, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r32|%p18, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r33|%p19, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r34|%p20, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r35|%p21, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r36|%p22, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r37|%p23, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r38|%p24, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r39|%p25, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r40|%p26, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r41|%p27, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r42|%p28, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r43|%p29, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r44|%p30, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r45|%p31, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r46|%p32, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r47|%p33, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r48|%p34, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r49|%p35, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r50|%p36, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r51|%p37, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r52|%p38, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r53|%p39, %r12, %r11, %r13, %r14;
	shfl.sync.idx.b32 	%r54|%p40, %r12, %r11, %r13, %r14;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	// begin inline asm
	bar.sync 0;
	// end inline asm
	// begin inline asm
	mov.u32 %r2, %clock;
	// end inline asm
	add.s64 	%rd11, %rd10, %rd6;
	add.s64 	%rd12, %rd8, %rd6;
	st.global.u32 	[%rd11], %r1;
	st.global.u32 	[%rd12], %r2;
	add.s64 	%rd13, %rd9, %rd6;
	st.global.u32 	[%rd13], %r54;
	ret;

}

