{"vcs1":{"timestamp_begin":1738065066.793005633, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738065067.119127555, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738065067.432769623, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738065066.568692890}
{"VCS_COMP_START_TIME": 1738065066.568692890}
{"VCS_COMP_END_TIME": 1738065067.647898766}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
