// Seed: 3254489007
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  wand id_3
);
  always begin : LABEL_0
    id_0 = 1 == id_2;
  end
  id_5(
      id_1, id_3, 1, 1, id_1
  );
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wand id_7,
    output uwire id_8
    , id_13,
    input tri id_9,
    input tri0 id_10,
    input tri id_11
);
  assign id_8 = 1 <-> 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_1,
      id_3
  );
  always
    assert (1)
    else;
endmodule
