Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 23 14:50:16 2021
| Host         : Nick-Personal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_ToplevelShell_timing_summary_routed.rpt -pb vga_ToplevelShell_timing_summary_routed.pb -rpx vga_ToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_ToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLOCKGEN_0/s_output_regs_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.118        0.000                      0                   66        0.041        0.000                      0                   66        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.118        0.000                      0                   66        0.041        0.000                      0                   66        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.346%)  route 3.452ns (80.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.982     9.516    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.496    14.918    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    LogisimTickGenerator_0/s_count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.346%)  route 3.452ns (80.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.982     9.516    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.496    14.918    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    LogisimTickGenerator_0/s_count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.346%)  route 3.452ns (80.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.982     9.516    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.496    14.918    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    LogisimTickGenerator_0/s_count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.744%)  route 3.366ns (80.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.896     9.429    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[1]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.744%)  route 3.366ns (80.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.896     9.429    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.744%)  route 3.366ns (80.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.896     9.429    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[3]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.744%)  route 3.366ns (80.256%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.896     9.429    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.259%)  route 3.259ns (79.741%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.789     9.323    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.259%)  route 3.259ns (79.741%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.789     9.323    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.259%)  route 3.259ns (79.741%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.236    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.904     6.596    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  LogisimTickGenerator_0/s_count_reg[0]_i_8/O
                         net (fo=1, routed)           0.452     7.172    LogisimTickGenerator_0/s_count_reg[0]_i_8_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.296 f  LogisimTickGenerator_0/s_count_reg[0]_i_4/O
                         net (fo=2, routed)           1.114     8.410    LogisimTickGenerator_0/s_count_reg[0]_i_4_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.534 r  LogisimTickGenerator_0/s_count_reg[31]_i_1/O
                         net (fo=32, routed)          0.789     9.323    LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511    14.934    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    LogisimTickGenerator_0/s_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[26]/Q
                         net (fo=3, routed)           0.067     1.693    LogisimTickGenerator_0/s_count_reg[26]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.840 r  LogisimTickGenerator_0/s_count_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.841    LogisimTickGenerator_0/s_count_next0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.895 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.895    LogisimTickGenerator_0/data0[29]
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    LogisimTickGenerator_0/s_count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[26]/Q
                         net (fo=3, routed)           0.067     1.693    LogisimTickGenerator_0/s_count_reg[26]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.840 r  LogisimTickGenerator_0/s_count_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.841    LogisimTickGenerator_0/s_count_next0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.906 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.906    LogisimTickGenerator_0/data0[31]
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    LogisimTickGenerator_0/s_count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[26]/Q
                         net (fo=3, routed)           0.067     1.693    LogisimTickGenerator_0/s_count_reg[26]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.840 r  LogisimTickGenerator_0/s_count_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.841    LogisimTickGenerator_0/s_count_next0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.931 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.931    LogisimTickGenerator_0/data0[30]
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.995    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    LogisimTickGenerator_0/s_count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CLOCKGEN_0/s_derived_clock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_output_regs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.484    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  CLOCKGEN_0/s_derived_clock_reg_reg/Q
                         net (fo=2, routed)           0.067     1.715    CLOCKGEN_0/s_derived_clock_reg
    SLICE_X50Y96         FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     2.000    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.060     1.544    CLOCKGEN_0/s_output_regs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.484    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  LogisimTickGenerator_0/s_count_reg_reg[5]/Q
                         net (fo=3, routed)           0.067     1.692    LogisimTickGenerator_0/s_count_reg[5]
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.816 r  LogisimTickGenerator_0/s_count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.816    LogisimTickGenerator_0/data0[6]
    SLICE_X51Y94         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     2.000    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    LogisimTickGenerator_0/s_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.484    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.703    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X51Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.827 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.827    LogisimTickGenerator_0/data0[10]
    SLICE_X51Y95         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     2.000    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.704    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X51Y97         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.828 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.828    LogisimTickGenerator_0/data0[18]
    SLICE_X51Y97         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.836     2.001    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.704    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.828 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.828    LogisimTickGenerator_0/data0[26]
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.836     2.001    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105     1.590    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.484    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  LogisimTickGenerator_0/s_count_reg_reg[13]/Q
                         net (fo=3, routed)           0.079     1.704    LogisimTickGenerator_0/s_count_reg[13]
    SLICE_X51Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.828 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.828    LogisimTickGenerator_0/data0[14]
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     2.000    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.485    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.079     1.705    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X51Y98         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.829 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.829    LogisimTickGenerator_0/data0[22]
    SLICE_X51Y98         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.836     2.001    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    CLOCKGEN_0/s_output_regs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    LogisimTickGenerator_0/s_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_derived_clock_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_output_regs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    LogisimTickGenerator_0/s_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    LogisimTickGenerator_0/s_count_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_derived_clock_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_derived_clock_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_output_regs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    CLOCKGEN_0/s_output_regs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    LogisimTickGenerator_0/s_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    LogisimTickGenerator_0/s_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    LogisimTickGenerator_0/s_count_reg_reg[11]/C



