// Copyright (C) 2022 Xilinx, Inc.
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//   http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// default_nettype of none prevents implicit wire declaration.
`default_nettype none
`timescale 1 ns / 1 ps

// Top level of the kernel.
module krnl_xbtest #(
    parameter integer C_BUILD_VERSION               = 0,   // Build version

    parameter integer C_CLOCK0_FREQ                 = 300, // Frequency for clock0 (ap_clk)
    parameter integer C_CLOCK1_FREQ                 = 500, // Frequency for clock1 (ap_clk_2)

    parameter integer C_KRNL_MODE                   = 0,
    parameter integer C_KRNL_SLR                    = 0,
    parameter integer C_GT_INDEX                    = 0,

    parameter integer C_MEM_KRNL_INST               = 0,    // Memory kernel instance
    parameter integer C_NUM_MAX_M_AXI               = 32,   // Maximum number of M_AXI ports (for memory kernel)
    parameter integer C_NUM_USED_M_AXI              = 0,    // Number of used M_AXI ports 1..32 (enables M01_AXI .. M32_AXI for memory kernel)
    parameter integer C_MEM_TYPE                    = 0,    // 1 single-channel 2 multi-channel
    parameter integer C_USE_AXI_ID                  = 0,    // 1 use axi id, 0 disable

    parameter integer C_USE_AIE                     = 0,    // 0: Disable AIE, 1: Enable AIE
    parameter integer C_AXIS_AIE_DATA_WIDTH         = 128,
    parameter integer C_THROTTLE_MODE               = 1,    // 0: power controlled by clock enable of each macro FF input oscillator: fixed clock
                                                            // 1: power controlled by BUFG CE input; clock throttling
                                                            // 2 or 3: respectively macro CE or BUFG CE; both coming from another CU

    parameter integer C_GT_NUM_GT                   = 1,    // 1 or 2
    parameter integer C_GT_NUM_LANE                 = 4,    // 1 -> 4,
    parameter integer C_GT_RATE                     = 0,    // 0: switchable 10/25GbE; 1: fixed 10GbE; 2: fixed 25GbE
    parameter integer C_GT_TYPE                     = 0,    // 0: GTY ; 1: GTM; 2&3: reserved for future use
    parameter integer C_GT_MAC_IP_SEL               = 0,    // 0: use XXV ; 1: use xbtest_sub_xxv_gt; 2&3: reserved for future use
    parameter integer C_GT_MAC_ENABLE_RSFEC         = 0,    // 0: by default don't use RS FEC

    parameter integer C_DNA_READ                    = 1,    // Versal doesn't have DNA_PORT primitive


    parameter integer C_S_AXI_CONTROL_ADDR_WIDTH    = 12,
    parameter integer C_S_AXI_CONTROL_DATA_WIDTH    = 32,

    parameter integer C_M01_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M02_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M03_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M04_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M05_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M06_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M07_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M08_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M09_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M10_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M11_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M12_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M13_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M14_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M15_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M16_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M17_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M18_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M19_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M20_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M21_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M22_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M23_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M24_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M25_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M26_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M27_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M28_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M29_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M30_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M31_AXI_THREAD_ID_WIDTH     = 2,
    parameter integer C_M32_AXI_THREAD_ID_WIDTH     = 2,

    parameter integer C_M00_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M01_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M02_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M03_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M04_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M05_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M06_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M07_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M08_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M09_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M10_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M11_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M12_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M13_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M14_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M15_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M16_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M17_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M18_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M19_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M20_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M21_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M22_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M23_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M24_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M25_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M26_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M27_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M28_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M29_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M30_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M31_AXI_ADDR_WIDTH          = 64,
    parameter integer C_M32_AXI_ADDR_WIDTH          = 64,

    parameter integer C_M00_AXI_DATA_WIDTH          = 32,
    parameter integer C_M01_AXI_DATA_WIDTH          = 512,
    parameter integer C_M02_AXI_DATA_WIDTH          = 512,
    parameter integer C_M03_AXI_DATA_WIDTH          = 512,
    parameter integer C_M04_AXI_DATA_WIDTH          = 512,
    parameter integer C_M05_AXI_DATA_WIDTH          = 512,
    parameter integer C_M06_AXI_DATA_WIDTH          = 512,
    parameter integer C_M07_AXI_DATA_WIDTH          = 512,
    parameter integer C_M08_AXI_DATA_WIDTH          = 512,
    parameter integer C_M09_AXI_DATA_WIDTH          = 512,
    parameter integer C_M10_AXI_DATA_WIDTH          = 512,
    parameter integer C_M11_AXI_DATA_WIDTH          = 512,
    parameter integer C_M12_AXI_DATA_WIDTH          = 512,
    parameter integer C_M13_AXI_DATA_WIDTH          = 512,
    parameter integer C_M14_AXI_DATA_WIDTH          = 512,
    parameter integer C_M15_AXI_DATA_WIDTH          = 512,
    parameter integer C_M16_AXI_DATA_WIDTH          = 512,
    parameter integer C_M17_AXI_DATA_WIDTH          = 512,
    parameter integer C_M18_AXI_DATA_WIDTH          = 512,
    parameter integer C_M19_AXI_DATA_WIDTH          = 512,
    parameter integer C_M20_AXI_DATA_WIDTH          = 512,
    parameter integer C_M21_AXI_DATA_WIDTH          = 512,
    parameter integer C_M22_AXI_DATA_WIDTH          = 512,
    parameter integer C_M23_AXI_DATA_WIDTH          = 512,
    parameter integer C_M24_AXI_DATA_WIDTH          = 512,
    parameter integer C_M25_AXI_DATA_WIDTH          = 512,
    parameter integer C_M26_AXI_DATA_WIDTH          = 512,
    parameter integer C_M27_AXI_DATA_WIDTH          = 512,
    parameter integer C_M28_AXI_DATA_WIDTH          = 512,
    parameter integer C_M29_AXI_DATA_WIDTH          = 512,
    parameter integer C_M30_AXI_DATA_WIDTH          = 512,
    parameter integer C_M31_AXI_DATA_WIDTH          = 512,
    parameter integer C_M32_AXI_DATA_WIDTH          = 512
)
(
    // System Signals
    input  wire                                     ap_clk,
    input  wire                                     ap_clk_cont,
    input  wire                                     ap_rst_n,
    input  wire                                     ap_clk_2,
    input  wire                                     ap_clk_2_cont,
    input  wire                                     ap_rst_n_2,

    input  wire                                     watchdog_alarm_in,
    output wire                                     watchdog_alarm_out,

    input  wire                                     pwr_clk_in,
    output wire                                     pwr_clk_out,
    input  wire                                     pwr_throttle_in,
    output wire                                     pwr_throttle_out,
    input  wire                                     pwr_FF_en_in,
    input  wire                                     pwr_DSP_en_in,
    input  wire                                     pwr_BRAM_en_in,
    input  wire                                     pwr_URAM_en_in,
    output wire                                     pwr_FF_en_out,
    output wire                                     pwr_DSP_en_out,
    output wire                                     pwr_BRAM_en_out,
    output wire                                     pwr_URAM_en_out,

    input  wire                                     QSFP_CK_P,
    input  wire                                     QSFP_CK_N,
    input  wire                                     QSFP_CK_P_1,
    input  wire                                     QSFP_CK_N_1,
    input  wire [C_GT_NUM_LANE - 1 : 0]             QSFP_RX_N,
    input  wire [C_GT_NUM_LANE - 1 : 0]             QSFP_RX_P,
    output wire [C_GT_NUM_LANE - 1 : 0]             QSFP_TX_N,
    output wire [C_GT_NUM_LANE - 1 : 0]             QSFP_TX_P,

    // AIE AXI Stream interface
    // List of ommited signals - effect
    // -------------------------------
    // TID -
    // TDEST -
    // TUSER -

    output wire [C_AXIS_AIE_DATA_WIDTH-1:0]         m_axis_aie0_tdata,
    output wire                                     m_axis_aie0_tvalid,
    input  wire                                     m_axis_aie0_tready,
    output wire  [C_AXIS_AIE_DATA_WIDTH/8-1:0]      m_axis_aie0_tkeep,
    output wire                                     m_axis_aie0_tlast,

    input  wire [C_AXIS_AIE_DATA_WIDTH-1:0]         s_axis_aie0_tdata,
    input  wire                                     s_axis_aie0_tvalid,
    output wire                                     s_axis_aie0_tready,
    input  wire  [C_AXIS_AIE_DATA_WIDTH/8-1:0]      s_axis_aie0_tkeep,
    input  wire                                     s_axis_aie0_tlast,

    //  Note: A minimum subset of AXI4 memory mapped signals are declared.  AXI
    // signals omitted from these interfaces are automatically inferred with the
    // optimal values for Xilinx SDx systems.  This allows Xilinx AXI4 Interconnects
    // within the system to be optimized by removing logic for AXI4 protocol
    // features that are not necessary. When adapting AXI4 masters within the RTL
    // kernel that have signals not declared below, it is suitable to add the
    // signals to the declarations below to connect them to the AXI4 Master.
    //
    // List of ommited signals - effect
    // -------------------------------
    // ID - Transaction ID are used for multithreading and out of order
    // transactions.  This increases complexity. This saves logic and increases Fmax
    // in the system when ommited.
    // SIZE - Default value is log2(data width in bytes). Needed for subsize bursts.
    // This saves logic and increases Fmax in the system when ommited.
    // BURST - Default value (0b01) is incremental.  Wrap and fixed bursts are not
    // recommended. This saves logic and increases Fmax in the system when ommited.
    // LOCK - Not supported in AXI4
    // CACHE - Default value (0b0011) allows modifiable transactions. No benefit to
    // changing this.
    // PROT - Has no effect in SDx systems.
    // QOS - Has no effect in SDx systems.
    // REGION - Has no effect in SDx systems.
    // USER - Has no effect in SDx systems.
    // RESP - Not useful in most SDx systems.
    //
    // AXI4 master interface m00_axi
    output wire                                     m00_axi_awvalid,
    input  wire                                     m00_axi_awready,
    output wire [C_M00_AXI_ADDR_WIDTH-1:0]          m00_axi_awaddr,
    output wire [8-1:0]                             m00_axi_awlen,
    output wire                                     m00_axi_wvalid,
    input  wire                                     m00_axi_wready,
    output wire [C_M00_AXI_DATA_WIDTH-1:0]          m00_axi_wdata,
    output wire [C_M00_AXI_DATA_WIDTH/8-1:0]        m00_axi_wstrb,
    output wire                                     m00_axi_wlast,
    input  wire                                     m00_axi_bvalid,
    output wire                                     m00_axi_bready,
    output wire                                     m00_axi_arvalid,
    input  wire                                     m00_axi_arready,
    output wire [C_M00_AXI_ADDR_WIDTH-1:0]          m00_axi_araddr,
    output wire [8-1:0]                             m00_axi_arlen,
    input  wire                                     m00_axi_rvalid,
    output wire                                     m00_axi_rready,
    input  wire [C_M00_AXI_DATA_WIDTH-1:0]          m00_axi_rdata,
    input  wire                                     m00_axi_rlast,
    // AXI4 master interface m01_axi
    output wire [C_M01_AXI_THREAD_ID_WIDTH-1:0]     m01_axi_awid,
    output wire                                     m01_axi_awvalid,
    input  wire                                     m01_axi_awready,
    output wire [C_M01_AXI_ADDR_WIDTH-1:0]          m01_axi_awaddr,
    output wire [8-1:0]                             m01_axi_awlen,
    output wire                                     m01_axi_wvalid,
    input  wire                                     m01_axi_wready,
    output wire [C_M01_AXI_DATA_WIDTH-1:0]          m01_axi_wdata,
    output wire [C_M01_AXI_DATA_WIDTH/8-1:0]        m01_axi_wstrb,
    output wire                                     m01_axi_wlast,
    input  wire [C_M01_AXI_THREAD_ID_WIDTH-1:0]     m01_axi_bid,
    input  wire                                     m01_axi_bvalid,
    output wire                                     m01_axi_bready,

    output wire [C_M01_AXI_THREAD_ID_WIDTH-1:0]     m01_axi_arid,
    output wire                                     m01_axi_arvalid,
    input  wire                                     m01_axi_arready,
    output wire [C_M01_AXI_ADDR_WIDTH-1:0]          m01_axi_araddr,
    output wire [8-1:0]                             m01_axi_arlen,
    input  wire [C_M01_AXI_THREAD_ID_WIDTH-1:0]     m01_axi_rid,
    input  wire                                     m01_axi_rvalid,
    output wire                                     m01_axi_rready,
    input  wire [C_M01_AXI_DATA_WIDTH-1:0]          m01_axi_rdata,
    input  wire                                     m01_axi_rlast,
    // AXI4 master interface m02_axi
    output wire [C_M02_AXI_THREAD_ID_WIDTH-1:0]     m02_axi_awid,
    output wire                                     m02_axi_awvalid,
    input  wire                                     m02_axi_awready,
    output wire [C_M02_AXI_ADDR_WIDTH-1:0]          m02_axi_awaddr,
    output wire [8-1:0]                             m02_axi_awlen,
    output wire                                     m02_axi_wvalid,
    input  wire                                     m02_axi_wready,
    output wire [C_M02_AXI_DATA_WIDTH-1:0]          m02_axi_wdata,
    output wire [C_M02_AXI_DATA_WIDTH/8-1:0]        m02_axi_wstrb,
    output wire                                     m02_axi_wlast,
    input  wire [C_M02_AXI_THREAD_ID_WIDTH-1:0]     m02_axi_bid,
    input  wire                                     m02_axi_bvalid,
    output wire                                     m02_axi_bready,

    output wire [C_M02_AXI_THREAD_ID_WIDTH-1:0]     m02_axi_arid,
    output wire                                     m02_axi_arvalid,
    input  wire                                     m02_axi_arready,
    output wire [C_M02_AXI_ADDR_WIDTH-1:0]          m02_axi_araddr,
    output wire [8-1:0]                             m02_axi_arlen,
    input  wire [C_M02_AXI_THREAD_ID_WIDTH-1:0]     m02_axi_rid,
    input  wire                                     m02_axi_rvalid,
    output wire                                     m02_axi_rready,
    input  wire [C_M02_AXI_DATA_WIDTH-1:0]          m02_axi_rdata,
    input  wire                                     m02_axi_rlast,
    // AXI4 master interface m03_axi
    output wire [C_M03_AXI_THREAD_ID_WIDTH-1:0]     m03_axi_awid,
    output wire                                     m03_axi_awvalid,
    input  wire                                     m03_axi_awready,
    output wire [C_M03_AXI_ADDR_WIDTH-1:0]          m03_axi_awaddr,
    output wire [8-1:0]                             m03_axi_awlen,
    output wire                                     m03_axi_wvalid,
    input  wire                                     m03_axi_wready,
    output wire [C_M03_AXI_DATA_WIDTH-1:0]          m03_axi_wdata,
    output wire [C_M03_AXI_DATA_WIDTH/8-1:0]        m03_axi_wstrb,
    output wire                                     m03_axi_wlast,
    input  wire [C_M03_AXI_THREAD_ID_WIDTH-1:0]     m03_axi_bid,
    input  wire                                     m03_axi_bvalid,
    output wire                                     m03_axi_bready,

    output wire [C_M03_AXI_THREAD_ID_WIDTH-1:0]     m03_axi_arid,
    output wire                                     m03_axi_arvalid,
    input  wire                                     m03_axi_arready,
    output wire [C_M03_AXI_ADDR_WIDTH-1:0]          m03_axi_araddr,
    output wire [8-1:0]                             m03_axi_arlen,
    input  wire [C_M03_AXI_THREAD_ID_WIDTH-1:0]     m03_axi_rid,
    input  wire                                     m03_axi_rvalid,
    output wire                                     m03_axi_rready,
    input  wire [C_M03_AXI_DATA_WIDTH-1:0]          m03_axi_rdata,
    input  wire                                     m03_axi_rlast,
    // AXI4 master interface m04_axi
    output wire [C_M04_AXI_THREAD_ID_WIDTH-1:0]     m04_axi_awid,
    output wire                                     m04_axi_awvalid,
    input  wire                                     m04_axi_awready,
    output wire [C_M04_AXI_ADDR_WIDTH-1:0]          m04_axi_awaddr,
    output wire [8-1:0]                             m04_axi_awlen,
    output wire                                     m04_axi_wvalid,
    input  wire                                     m04_axi_wready,
    output wire [C_M04_AXI_DATA_WIDTH-1:0]          m04_axi_wdata,
    output wire [C_M04_AXI_DATA_WIDTH/8-1:0]        m04_axi_wstrb,
    output wire                                     m04_axi_wlast,
    input  wire [C_M04_AXI_THREAD_ID_WIDTH-1:0]     m04_axi_bid,
    input  wire                                     m04_axi_bvalid,
    output wire                                     m04_axi_bready,

    output wire [C_M04_AXI_THREAD_ID_WIDTH-1:0]     m04_axi_arid,
    output wire                                     m04_axi_arvalid,
    input  wire                                     m04_axi_arready,
    output wire [C_M04_AXI_ADDR_WIDTH-1:0]          m04_axi_araddr,
    output wire [8-1:0]                             m04_axi_arlen,
    input  wire [C_M04_AXI_THREAD_ID_WIDTH-1:0]     m04_axi_rid,
    input  wire                                     m04_axi_rvalid,
    output wire                                     m04_axi_rready,
    input  wire [C_M04_AXI_DATA_WIDTH-1:0]          m04_axi_rdata,
    input  wire                                     m04_axi_rlast,
    // AXI4 master interface m05_axi
    output wire [C_M05_AXI_THREAD_ID_WIDTH-1:0]     m05_axi_awid,
    output wire                                     m05_axi_awvalid,
    input  wire                                     m05_axi_awready,
    output wire [C_M05_AXI_ADDR_WIDTH-1:0]          m05_axi_awaddr,
    output wire [8-1:0]                             m05_axi_awlen,
    output wire                                     m05_axi_wvalid,
    input  wire                                     m05_axi_wready,
    output wire [C_M05_AXI_DATA_WIDTH-1:0]          m05_axi_wdata,
    output wire [C_M05_AXI_DATA_WIDTH/8-1:0]        m05_axi_wstrb,
    output wire                                     m05_axi_wlast,
    input  wire [C_M05_AXI_THREAD_ID_WIDTH-1:0]     m05_axi_bid,
    input  wire                                     m05_axi_bvalid,
    output wire                                     m05_axi_bready,

    output wire [C_M05_AXI_THREAD_ID_WIDTH-1:0]     m05_axi_arid,
    output wire                                     m05_axi_arvalid,
    input  wire                                     m05_axi_arready,
    output wire [C_M05_AXI_ADDR_WIDTH-1:0]          m05_axi_araddr,
    output wire [8-1:0]                             m05_axi_arlen,
    input  wire [C_M05_AXI_THREAD_ID_WIDTH-1:0]     m05_axi_rid,
    input  wire                                     m05_axi_rvalid,
    output wire                                     m05_axi_rready,
    input  wire [C_M05_AXI_DATA_WIDTH-1:0]          m05_axi_rdata,
    input  wire                                     m05_axi_rlast,
    // AXI4 master interface m06_axi
    output wire [C_M06_AXI_THREAD_ID_WIDTH-1:0]     m06_axi_awid,
    output wire                                     m06_axi_awvalid,
    input  wire                                     m06_axi_awready,
    output wire [C_M06_AXI_ADDR_WIDTH-1:0]          m06_axi_awaddr,
    output wire [8-1:0]                             m06_axi_awlen,
    output wire                                     m06_axi_wvalid,
    input  wire                                     m06_axi_wready,
    output wire [C_M06_AXI_DATA_WIDTH-1:0]          m06_axi_wdata,
    output wire [C_M06_AXI_DATA_WIDTH/8-1:0]        m06_axi_wstrb,
    output wire                                     m06_axi_wlast,
    input  wire [C_M06_AXI_THREAD_ID_WIDTH-1:0]     m06_axi_bid,
    input  wire                                     m06_axi_bvalid,
    output wire                                     m06_axi_bready,

    output wire [C_M06_AXI_THREAD_ID_WIDTH-1:0]     m06_axi_arid,
    output wire                                     m06_axi_arvalid,
    input  wire                                     m06_axi_arready,
    output wire [C_M06_AXI_ADDR_WIDTH-1:0]          m06_axi_araddr,
    output wire [8-1:0]                             m06_axi_arlen,
    input  wire [C_M06_AXI_THREAD_ID_WIDTH-1:0]     m06_axi_rid,
    input  wire                                     m06_axi_rvalid,
    output wire                                     m06_axi_rready,
    input  wire [C_M06_AXI_DATA_WIDTH-1:0]          m06_axi_rdata,
    input  wire                                     m06_axi_rlast,
    // AXI4 master interface m07_axi
    output wire [C_M07_AXI_THREAD_ID_WIDTH-1:0]     m07_axi_awid,
    output wire                                     m07_axi_awvalid,
    input  wire                                     m07_axi_awready,
    output wire [C_M07_AXI_ADDR_WIDTH-1:0]          m07_axi_awaddr,
    output wire [8-1:0]                             m07_axi_awlen,
    output wire                                     m07_axi_wvalid,
    input  wire                                     m07_axi_wready,
    output wire [C_M07_AXI_DATA_WIDTH-1:0]          m07_axi_wdata,
    output wire [C_M07_AXI_DATA_WIDTH/8-1:0]        m07_axi_wstrb,
    output wire                                     m07_axi_wlast,
    input  wire [C_M07_AXI_THREAD_ID_WIDTH-1:0]     m07_axi_bid,
    input  wire                                     m07_axi_bvalid,
    output wire                                     m07_axi_bready,

    output wire [C_M07_AXI_THREAD_ID_WIDTH-1:0]     m07_axi_arid,
    output wire                                     m07_axi_arvalid,
    input  wire                                     m07_axi_arready,
    output wire [C_M07_AXI_ADDR_WIDTH-1:0]          m07_axi_araddr,
    output wire [8-1:0]                             m07_axi_arlen,
    input  wire [C_M07_AXI_THREAD_ID_WIDTH-1:0]     m07_axi_rid,
    input  wire                                     m07_axi_rvalid,
    output wire                                     m07_axi_rready,
    input  wire [C_M07_AXI_DATA_WIDTH-1:0]          m07_axi_rdata,
    input  wire                                     m07_axi_rlast,
    // AXI4 master interface m08_axi
    output wire [C_M08_AXI_THREAD_ID_WIDTH-1:0]     m08_axi_awid,
    output wire                                     m08_axi_awvalid,
    input  wire                                     m08_axi_awready,
    output wire [C_M08_AXI_ADDR_WIDTH-1:0]          m08_axi_awaddr,
    output wire [8-1:0]                             m08_axi_awlen,
    output wire                                     m08_axi_wvalid,
    input  wire                                     m08_axi_wready,
    output wire [C_M08_AXI_DATA_WIDTH-1:0]          m08_axi_wdata,
    output wire [C_M08_AXI_DATA_WIDTH/8-1:0]        m08_axi_wstrb,
    output wire                                     m08_axi_wlast,
    input  wire [C_M08_AXI_THREAD_ID_WIDTH-1:0]     m08_axi_bid,
    input  wire                                     m08_axi_bvalid,
    output wire                                     m08_axi_bready,

    output wire [C_M08_AXI_THREAD_ID_WIDTH-1:0]     m08_axi_arid,
    output wire                                     m08_axi_arvalid,
    input  wire                                     m08_axi_arready,
    output wire [C_M08_AXI_ADDR_WIDTH-1:0]          m08_axi_araddr,
    output wire [8-1:0]                             m08_axi_arlen,
    input  wire [C_M08_AXI_THREAD_ID_WIDTH-1:0]     m08_axi_rid,
    input  wire                                     m08_axi_rvalid,
    output wire                                     m08_axi_rready,
    input  wire [C_M08_AXI_DATA_WIDTH-1:0]          m08_axi_rdata,
    input  wire                                     m08_axi_rlast,
    // AXI4 master interface m09_axi
    output wire [C_M09_AXI_THREAD_ID_WIDTH-1:0]     m09_axi_awid,
    output wire                                     m09_axi_awvalid,
    input  wire                                     m09_axi_awready,
    output wire [C_M09_AXI_ADDR_WIDTH-1:0]          m09_axi_awaddr,
    output wire [8-1:0]                             m09_axi_awlen,
    output wire                                     m09_axi_wvalid,
    input  wire                                     m09_axi_wready,
    output wire [C_M09_AXI_DATA_WIDTH-1:0]          m09_axi_wdata,
    output wire [C_M09_AXI_DATA_WIDTH/8-1:0]        m09_axi_wstrb,
    output wire                                     m09_axi_wlast,
    input  wire [C_M09_AXI_THREAD_ID_WIDTH-1:0]     m09_axi_bid,
    input  wire                                     m09_axi_bvalid,
    output wire                                     m09_axi_bready,

    output wire [C_M09_AXI_THREAD_ID_WIDTH-1:0]     m09_axi_arid,
    output wire                                     m09_axi_arvalid,
    input  wire                                     m09_axi_arready,
    output wire [C_M09_AXI_ADDR_WIDTH-1:0]          m09_axi_araddr,
    output wire [8-1:0]                             m09_axi_arlen,
    input  wire [C_M09_AXI_THREAD_ID_WIDTH-1:0]     m09_axi_rid,
    input  wire                                     m09_axi_rvalid,
    output wire                                     m09_axi_rready,
    input  wire [C_M09_AXI_DATA_WIDTH-1:0]          m09_axi_rdata,
    input  wire                                     m09_axi_rlast,
    // AXI4 master interface m10_axi
    output wire [C_M10_AXI_THREAD_ID_WIDTH-1:0]     m10_axi_awid,
    output wire                                     m10_axi_awvalid,
    input  wire                                     m10_axi_awready,
    output wire [C_M10_AXI_ADDR_WIDTH-1:0]          m10_axi_awaddr,
    output wire [8-1:0]                             m10_axi_awlen,
    output wire                                     m10_axi_wvalid,
    input  wire                                     m10_axi_wready,
    output wire [C_M10_AXI_DATA_WIDTH-1:0]          m10_axi_wdata,
    output wire [C_M10_AXI_DATA_WIDTH/8-1:0]        m10_axi_wstrb,
    output wire                                     m10_axi_wlast,
    input  wire [C_M10_AXI_THREAD_ID_WIDTH-1:0]     m10_axi_bid,
    input  wire                                     m10_axi_bvalid,
    output wire                                     m10_axi_bready,

    output wire [C_M10_AXI_THREAD_ID_WIDTH-1:0]     m10_axi_arid,
    output wire                                     m10_axi_arvalid,
    input  wire                                     m10_axi_arready,
    output wire [C_M10_AXI_ADDR_WIDTH-1:0]          m10_axi_araddr,
    output wire [8-1:0]                             m10_axi_arlen,
    input  wire [C_M10_AXI_THREAD_ID_WIDTH-1:0]     m10_axi_rid,
    input  wire                                     m10_axi_rvalid,
    output wire                                     m10_axi_rready,
    input  wire [C_M10_AXI_DATA_WIDTH-1:0]          m10_axi_rdata,
    input  wire                                     m10_axi_rlast,
    // AXI4 master interface m11_axi
    output wire [C_M11_AXI_THREAD_ID_WIDTH-1:0]     m11_axi_awid,
    output wire                                     m11_axi_awvalid,
    input  wire                                     m11_axi_awready,
    output wire [C_M11_AXI_ADDR_WIDTH-1:0]          m11_axi_awaddr,
    output wire [8-1:0]                             m11_axi_awlen,
    output wire                                     m11_axi_wvalid,
    input  wire                                     m11_axi_wready,
    output wire [C_M11_AXI_DATA_WIDTH-1:0]          m11_axi_wdata,
    output wire [C_M11_AXI_DATA_WIDTH/8-1:0]        m11_axi_wstrb,
    output wire                                     m11_axi_wlast,
    input  wire [C_M11_AXI_THREAD_ID_WIDTH-1:0]     m11_axi_bid,
    input  wire                                     m11_axi_bvalid,
    output wire                                     m11_axi_bready,

    output wire [C_M11_AXI_THREAD_ID_WIDTH-1:0]     m11_axi_arid,
    output wire                                     m11_axi_arvalid,
    input  wire                                     m11_axi_arready,
    output wire [C_M11_AXI_ADDR_WIDTH-1:0]          m11_axi_araddr,
    output wire [8-1:0]                             m11_axi_arlen,
    input  wire [C_M11_AXI_THREAD_ID_WIDTH-1:0]     m11_axi_rid,
    input  wire                                     m11_axi_rvalid,
    output wire                                     m11_axi_rready,
    input  wire [C_M11_AXI_DATA_WIDTH-1:0]          m11_axi_rdata,
    input  wire                                     m11_axi_rlast,
    // AXI4 master interface m12_axi
    output wire [C_M12_AXI_THREAD_ID_WIDTH-1:0]     m12_axi_awid,
    output wire                                     m12_axi_awvalid,
    input  wire                                     m12_axi_awready,
    output wire [C_M12_AXI_ADDR_WIDTH-1:0]          m12_axi_awaddr,
    output wire [8-1:0]                             m12_axi_awlen,
    output wire                                     m12_axi_wvalid,
    input  wire                                     m12_axi_wready,
    output wire [C_M12_AXI_DATA_WIDTH-1:0]          m12_axi_wdata,
    output wire [C_M12_AXI_DATA_WIDTH/8-1:0]        m12_axi_wstrb,
    output wire                                     m12_axi_wlast,
    input  wire [C_M12_AXI_THREAD_ID_WIDTH-1:0]     m12_axi_bid,
    input  wire                                     m12_axi_bvalid,
    output wire                                     m12_axi_bready,

    output wire [C_M12_AXI_THREAD_ID_WIDTH-1:0]     m12_axi_arid,
    output wire                                     m12_axi_arvalid,
    input  wire                                     m12_axi_arready,
    output wire [C_M12_AXI_ADDR_WIDTH-1:0]          m12_axi_araddr,
    output wire [8-1:0]                             m12_axi_arlen,
    input  wire [C_M12_AXI_THREAD_ID_WIDTH-1:0]     m12_axi_rid,
    input  wire                                     m12_axi_rvalid,
    output wire                                     m12_axi_rready,
    input  wire [C_M12_AXI_DATA_WIDTH-1:0]          m12_axi_rdata,
    input  wire                                     m12_axi_rlast,
    // AXI4 master interface m13_axi
    output wire [C_M13_AXI_THREAD_ID_WIDTH-1:0]     m13_axi_awid,
    output wire                                     m13_axi_awvalid,
    input  wire                                     m13_axi_awready,
    output wire [C_M13_AXI_ADDR_WIDTH-1:0]          m13_axi_awaddr,
    output wire [8-1:0]                             m13_axi_awlen,
    output wire                                     m13_axi_wvalid,
    input  wire                                     m13_axi_wready,
    output wire [C_M13_AXI_DATA_WIDTH-1:0]          m13_axi_wdata,
    output wire [C_M13_AXI_DATA_WIDTH/8-1:0]        m13_axi_wstrb,
    output wire                                     m13_axi_wlast,
    input  wire [C_M13_AXI_THREAD_ID_WIDTH-1:0]     m13_axi_bid,
    input  wire                                     m13_axi_bvalid,
    output wire                                     m13_axi_bready,

    output wire [C_M13_AXI_THREAD_ID_WIDTH-1:0]     m13_axi_arid,
    output wire                                     m13_axi_arvalid,
    input  wire                                     m13_axi_arready,
    output wire [C_M13_AXI_ADDR_WIDTH-1:0]          m13_axi_araddr,
    output wire [8-1:0]                             m13_axi_arlen,
    input  wire [C_M13_AXI_THREAD_ID_WIDTH-1:0]     m13_axi_rid,
    input  wire                                     m13_axi_rvalid,
    output wire                                     m13_axi_rready,
    input  wire [C_M13_AXI_DATA_WIDTH-1:0]          m13_axi_rdata,
    input  wire                                     m13_axi_rlast,
    // AXI4 master interface m14_axi
    output wire [C_M14_AXI_THREAD_ID_WIDTH-1:0]     m14_axi_awid,
    output wire                                     m14_axi_awvalid,
    input  wire                                     m14_axi_awready,
    output wire [C_M14_AXI_ADDR_WIDTH-1:0]          m14_axi_awaddr,
    output wire [8-1:0]                             m14_axi_awlen,
    output wire                                     m14_axi_wvalid,
    input  wire                                     m14_axi_wready,
    output wire [C_M14_AXI_DATA_WIDTH-1:0]          m14_axi_wdata,
    output wire [C_M14_AXI_DATA_WIDTH/8-1:0]        m14_axi_wstrb,
    output wire                                     m14_axi_wlast,
    input  wire [C_M14_AXI_THREAD_ID_WIDTH-1:0]     m14_axi_bid,
    input  wire                                     m14_axi_bvalid,
    output wire                                     m14_axi_bready,

    output wire [C_M14_AXI_THREAD_ID_WIDTH-1:0]     m14_axi_arid,
    output wire                                     m14_axi_arvalid,
    input  wire                                     m14_axi_arready,
    output wire [C_M14_AXI_ADDR_WIDTH-1:0]          m14_axi_araddr,
    output wire [8-1:0]                             m14_axi_arlen,
    input  wire [C_M14_AXI_THREAD_ID_WIDTH-1:0]     m14_axi_rid,
    input  wire                                     m14_axi_rvalid,
    output wire                                     m14_axi_rready,
    input  wire [C_M14_AXI_DATA_WIDTH-1:0]          m14_axi_rdata,
    input  wire                                     m14_axi_rlast,
    // AXI4 master interface m15_axi
    output wire [C_M15_AXI_THREAD_ID_WIDTH-1:0]     m15_axi_awid,
    output wire                                     m15_axi_awvalid,
    input  wire                                     m15_axi_awready,
    output wire [C_M15_AXI_ADDR_WIDTH-1:0]          m15_axi_awaddr,
    output wire [8-1:0]                             m15_axi_awlen,
    output wire                                     m15_axi_wvalid,
    input  wire                                     m15_axi_wready,
    output wire [C_M15_AXI_DATA_WIDTH-1:0]          m15_axi_wdata,
    output wire [C_M15_AXI_DATA_WIDTH/8-1:0]        m15_axi_wstrb,
    output wire                                     m15_axi_wlast,
    input  wire [C_M15_AXI_THREAD_ID_WIDTH-1:0]     m15_axi_bid,
    input  wire                                     m15_axi_bvalid,
    output wire                                     m15_axi_bready,

    output wire [C_M15_AXI_THREAD_ID_WIDTH-1:0]     m15_axi_arid,
    output wire                                     m15_axi_arvalid,
    input  wire                                     m15_axi_arready,
    output wire [C_M15_AXI_ADDR_WIDTH-1:0]          m15_axi_araddr,
    output wire [8-1:0]                             m15_axi_arlen,
    input  wire [C_M15_AXI_THREAD_ID_WIDTH-1:0]     m15_axi_rid,
    input  wire                                     m15_axi_rvalid,
    output wire                                     m15_axi_rready,
    input  wire [C_M15_AXI_DATA_WIDTH-1:0]          m15_axi_rdata,
    input  wire                                     m15_axi_rlast,
    // AXI4 master interface m16_axi
    output wire [C_M16_AXI_THREAD_ID_WIDTH-1:0]     m16_axi_awid,
    output wire                                     m16_axi_awvalid,
    input  wire                                     m16_axi_awready,
    output wire [C_M16_AXI_ADDR_WIDTH-1:0]          m16_axi_awaddr,
    output wire [8-1:0]                             m16_axi_awlen,
    output wire                                     m16_axi_wvalid,
    input  wire                                     m16_axi_wready,
    output wire [C_M16_AXI_DATA_WIDTH-1:0]          m16_axi_wdata,
    output wire [C_M16_AXI_DATA_WIDTH/8-1:0]        m16_axi_wstrb,
    output wire                                     m16_axi_wlast,
    input  wire [C_M16_AXI_THREAD_ID_WIDTH-1:0]     m16_axi_bid,
    input  wire                                     m16_axi_bvalid,
    output wire                                     m16_axi_bready,

    output wire [C_M16_AXI_THREAD_ID_WIDTH-1:0]     m16_axi_arid,
    output wire                                     m16_axi_arvalid,
    input  wire                                     m16_axi_arready,
    output wire [C_M16_AXI_ADDR_WIDTH-1:0]          m16_axi_araddr,
    output wire [8-1:0]                             m16_axi_arlen,
    input  wire [C_M16_AXI_THREAD_ID_WIDTH-1:0]     m16_axi_rid,
    input  wire                                     m16_axi_rvalid,
    output wire                                     m16_axi_rready,
    input  wire [C_M16_AXI_DATA_WIDTH-1:0]          m16_axi_rdata,
    input  wire                                     m16_axi_rlast,
    // AXI4 master interface m17_axi
    output wire [C_M17_AXI_THREAD_ID_WIDTH-1:0]     m17_axi_awid,
    output wire                                     m17_axi_awvalid,
    input  wire                                     m17_axi_awready,
    output wire [C_M17_AXI_ADDR_WIDTH-1:0]          m17_axi_awaddr,
    output wire [8-1:0]                             m17_axi_awlen,
    output wire                                     m17_axi_wvalid,
    input  wire                                     m17_axi_wready,
    output wire [C_M17_AXI_DATA_WIDTH-1:0]          m17_axi_wdata,
    output wire [C_M17_AXI_DATA_WIDTH/8-1:0]        m17_axi_wstrb,
    output wire                                     m17_axi_wlast,
    input  wire [C_M17_AXI_THREAD_ID_WIDTH-1:0]     m17_axi_bid,
    input  wire                                     m17_axi_bvalid,
    output wire                                     m17_axi_bready,

    output wire [C_M17_AXI_THREAD_ID_WIDTH-1:0]     m17_axi_arid,
    output wire                                     m17_axi_arvalid,
    input  wire                                     m17_axi_arready,
    output wire [C_M17_AXI_ADDR_WIDTH-1:0]          m17_axi_araddr,
    output wire [8-1:0]                             m17_axi_arlen,
    input  wire [C_M17_AXI_THREAD_ID_WIDTH-1:0]     m17_axi_rid,
    input  wire                                     m17_axi_rvalid,
    output wire                                     m17_axi_rready,
    input  wire [C_M17_AXI_DATA_WIDTH-1:0]          m17_axi_rdata,
    input  wire                                     m17_axi_rlast,
    // AXI4 master interface m18_axi
    output wire [C_M18_AXI_THREAD_ID_WIDTH-1:0]     m18_axi_awid,
    output wire                                     m18_axi_awvalid,
    input  wire                                     m18_axi_awready,
    output wire [C_M18_AXI_ADDR_WIDTH-1:0]          m18_axi_awaddr,
    output wire [8-1:0]                             m18_axi_awlen,
    output wire                                     m18_axi_wvalid,
    input  wire                                     m18_axi_wready,
    output wire [C_M18_AXI_DATA_WIDTH-1:0]          m18_axi_wdata,
    output wire [C_M18_AXI_DATA_WIDTH/8-1:0]        m18_axi_wstrb,
    output wire                                     m18_axi_wlast,
    input  wire [C_M18_AXI_THREAD_ID_WIDTH-1:0]     m18_axi_bid,
    input  wire                                     m18_axi_bvalid,
    output wire                                     m18_axi_bready,

    output wire [C_M18_AXI_THREAD_ID_WIDTH-1:0]     m18_axi_arid,
    output wire                                     m18_axi_arvalid,
    input  wire                                     m18_axi_arready,
    output wire [C_M18_AXI_ADDR_WIDTH-1:0]          m18_axi_araddr,
    output wire [8-1:0]                             m18_axi_arlen,
    input  wire [C_M18_AXI_THREAD_ID_WIDTH-1:0]     m18_axi_rid,
    input  wire                                     m18_axi_rvalid,
    output wire                                     m18_axi_rready,
    input  wire [C_M18_AXI_DATA_WIDTH-1:0]          m18_axi_rdata,
    input  wire                                     m18_axi_rlast,
    // AXI4 master interface m19_axi
    output wire [C_M19_AXI_THREAD_ID_WIDTH-1:0]     m19_axi_awid,
    output wire                                     m19_axi_awvalid,
    input  wire                                     m19_axi_awready,
    output wire [C_M19_AXI_ADDR_WIDTH-1:0]          m19_axi_awaddr,
    output wire [8-1:0]                             m19_axi_awlen,
    output wire                                     m19_axi_wvalid,
    input  wire                                     m19_axi_wready,
    output wire [C_M19_AXI_DATA_WIDTH-1:0]          m19_axi_wdata,
    output wire [C_M19_AXI_DATA_WIDTH/8-1:0]        m19_axi_wstrb,
    output wire                                     m19_axi_wlast,
    input  wire [C_M19_AXI_THREAD_ID_WIDTH-1:0]     m19_axi_bid,
    input  wire                                     m19_axi_bvalid,
    output wire                                     m19_axi_bready,

    output wire [C_M19_AXI_THREAD_ID_WIDTH-1:0]     m19_axi_arid,
    output wire                                     m19_axi_arvalid,
    input  wire                                     m19_axi_arready,
    output wire [C_M19_AXI_ADDR_WIDTH-1:0]          m19_axi_araddr,
    output wire [8-1:0]                             m19_axi_arlen,
    input  wire [C_M19_AXI_THREAD_ID_WIDTH-1:0]     m19_axi_rid,
    input  wire                                     m19_axi_rvalid,
    output wire                                     m19_axi_rready,
    input  wire [C_M19_AXI_DATA_WIDTH-1:0]          m19_axi_rdata,
    input  wire                                     m19_axi_rlast,
    // AXI4 master interface m20_axi
    output wire [C_M20_AXI_THREAD_ID_WIDTH-1:0]     m20_axi_awid,
    output wire                                     m20_axi_awvalid,
    input  wire                                     m20_axi_awready,
    output wire [C_M20_AXI_ADDR_WIDTH-1:0]          m20_axi_awaddr,
    output wire [8-1:0]                             m20_axi_awlen,
    output wire                                     m20_axi_wvalid,
    input  wire                                     m20_axi_wready,
    output wire [C_M20_AXI_DATA_WIDTH-1:0]          m20_axi_wdata,
    output wire [C_M20_AXI_DATA_WIDTH/8-1:0]        m20_axi_wstrb,
    output wire                                     m20_axi_wlast,
    input  wire [C_M20_AXI_THREAD_ID_WIDTH-1:0]     m20_axi_bid,
    input  wire                                     m20_axi_bvalid,
    output wire                                     m20_axi_bready,

    output wire [C_M20_AXI_THREAD_ID_WIDTH-1:0]     m20_axi_arid,
    output wire                                     m20_axi_arvalid,
    input  wire                                     m20_axi_arready,
    output wire [C_M20_AXI_ADDR_WIDTH-1:0]          m20_axi_araddr,
    output wire [8-1:0]                             m20_axi_arlen,
    input  wire [C_M20_AXI_THREAD_ID_WIDTH-1:0]     m20_axi_rid,
    input  wire                                     m20_axi_rvalid,
    output wire                                     m20_axi_rready,
    input  wire [C_M20_AXI_DATA_WIDTH-1:0]          m20_axi_rdata,
    input  wire                                     m20_axi_rlast,
    // AXI4 master interface m21_axi
    output wire [C_M21_AXI_THREAD_ID_WIDTH-1:0]     m21_axi_awid,
    output wire                                     m21_axi_awvalid,
    input  wire                                     m21_axi_awready,
    output wire [C_M21_AXI_ADDR_WIDTH-1:0]          m21_axi_awaddr,
    output wire [8-1:0]                             m21_axi_awlen,
    output wire                                     m21_axi_wvalid,
    input  wire                                     m21_axi_wready,
    output wire [C_M21_AXI_DATA_WIDTH-1:0]          m21_axi_wdata,
    output wire [C_M21_AXI_DATA_WIDTH/8-1:0]        m21_axi_wstrb,
    output wire                                     m21_axi_wlast,
    input  wire [C_M21_AXI_THREAD_ID_WIDTH-1:0]     m21_axi_bid,
    input  wire                                     m21_axi_bvalid,
    output wire                                     m21_axi_bready,

    output wire [C_M21_AXI_THREAD_ID_WIDTH-1:0]     m21_axi_arid,
    output wire                                     m21_axi_arvalid,
    input  wire                                     m21_axi_arready,
    output wire [C_M21_AXI_ADDR_WIDTH-1:0]          m21_axi_araddr,
    output wire [8-1:0]                             m21_axi_arlen,
    input  wire [C_M21_AXI_THREAD_ID_WIDTH-1:0]     m21_axi_rid,
    input  wire                                     m21_axi_rvalid,
    output wire                                     m21_axi_rready,
    input  wire [C_M21_AXI_DATA_WIDTH-1:0]          m21_axi_rdata,
    input  wire                                     m21_axi_rlast,
    // AXI4 master interface m22_axi
    output wire [C_M22_AXI_THREAD_ID_WIDTH-1:0]     m22_axi_awid,
    output wire                                     m22_axi_awvalid,
    input  wire                                     m22_axi_awready,
    output wire [C_M22_AXI_ADDR_WIDTH-1:0]          m22_axi_awaddr,
    output wire [8-1:0]                             m22_axi_awlen,
    output wire                                     m22_axi_wvalid,
    input  wire                                     m22_axi_wready,
    output wire [C_M22_AXI_DATA_WIDTH-1:0]          m22_axi_wdata,
    output wire [C_M22_AXI_DATA_WIDTH/8-1:0]        m22_axi_wstrb,
    output wire                                     m22_axi_wlast,
    input  wire [C_M22_AXI_THREAD_ID_WIDTH-1:0]     m22_axi_bid,
    input  wire                                     m22_axi_bvalid,
    output wire                                     m22_axi_bready,

    output wire [C_M22_AXI_THREAD_ID_WIDTH-1:0]     m22_axi_arid,
    output wire                                     m22_axi_arvalid,
    input  wire                                     m22_axi_arready,
    output wire [C_M22_AXI_ADDR_WIDTH-1:0]          m22_axi_araddr,
    output wire [8-1:0]                             m22_axi_arlen,
    input  wire [C_M22_AXI_THREAD_ID_WIDTH-1:0]     m22_axi_rid,
    input  wire                                     m22_axi_rvalid,
    output wire                                     m22_axi_rready,
    input  wire [C_M22_AXI_DATA_WIDTH-1:0]          m22_axi_rdata,
    input  wire                                     m22_axi_rlast,
    // AXI4 master interface m23_axi
    output wire [C_M23_AXI_THREAD_ID_WIDTH-1:0]     m23_axi_awid,
    output wire                                     m23_axi_awvalid,
    input  wire                                     m23_axi_awready,
    output wire [C_M23_AXI_ADDR_WIDTH-1:0]          m23_axi_awaddr,
    output wire [8-1:0]                             m23_axi_awlen,
    output wire                                     m23_axi_wvalid,
    input  wire                                     m23_axi_wready,
    output wire [C_M23_AXI_DATA_WIDTH-1:0]          m23_axi_wdata,
    output wire [C_M23_AXI_DATA_WIDTH/8-1:0]        m23_axi_wstrb,
    output wire                                     m23_axi_wlast,
    input  wire [C_M23_AXI_THREAD_ID_WIDTH-1:0]     m23_axi_bid,
    input  wire                                     m23_axi_bvalid,
    output wire                                     m23_axi_bready,

    output wire [C_M23_AXI_THREAD_ID_WIDTH-1:0]     m23_axi_arid,
    output wire                                     m23_axi_arvalid,
    input  wire                                     m23_axi_arready,
    output wire [C_M23_AXI_ADDR_WIDTH-1:0]          m23_axi_araddr,
    output wire [8-1:0]                             m23_axi_arlen,
    input  wire [C_M23_AXI_THREAD_ID_WIDTH-1:0]     m23_axi_rid,
    input  wire                                     m23_axi_rvalid,
    output wire                                     m23_axi_rready,
    input  wire [C_M23_AXI_DATA_WIDTH-1:0]          m23_axi_rdata,
    input  wire                                     m23_axi_rlast,
    // AXI4 master interface m24_axi
    output wire [C_M24_AXI_THREAD_ID_WIDTH-1:0]     m24_axi_awid,
    output wire                                     m24_axi_awvalid,
    input  wire                                     m24_axi_awready,
    output wire [C_M24_AXI_ADDR_WIDTH-1:0]          m24_axi_awaddr,
    output wire [8-1:0]                             m24_axi_awlen,
    output wire                                     m24_axi_wvalid,
    input  wire                                     m24_axi_wready,
    output wire [C_M24_AXI_DATA_WIDTH-1:0]          m24_axi_wdata,
    output wire [C_M24_AXI_DATA_WIDTH/8-1:0]        m24_axi_wstrb,
    output wire                                     m24_axi_wlast,
    input  wire [C_M24_AXI_THREAD_ID_WIDTH-1:0]     m24_axi_bid,
    input  wire                                     m24_axi_bvalid,
    output wire                                     m24_axi_bready,

    output wire [C_M24_AXI_THREAD_ID_WIDTH-1:0]     m24_axi_arid,
    output wire                                     m24_axi_arvalid,
    input  wire                                     m24_axi_arready,
    output wire [C_M24_AXI_ADDR_WIDTH-1:0]          m24_axi_araddr,
    output wire [8-1:0]                             m24_axi_arlen,
    input  wire [C_M24_AXI_THREAD_ID_WIDTH-1:0]     m24_axi_rid,
    input  wire                                     m24_axi_rvalid,
    output wire                                     m24_axi_rready,
    input  wire [C_M24_AXI_DATA_WIDTH-1:0]          m24_axi_rdata,
    input  wire                                     m24_axi_rlast,
    // AXI4 master interface m25_axi
    output wire [C_M25_AXI_THREAD_ID_WIDTH-1:0]     m25_axi_awid,
    output wire                                     m25_axi_awvalid,
    input  wire                                     m25_axi_awready,
    output wire [C_M25_AXI_ADDR_WIDTH-1:0]          m25_axi_awaddr,
    output wire [8-1:0]                             m25_axi_awlen,
    output wire                                     m25_axi_wvalid,
    input  wire                                     m25_axi_wready,
    output wire [C_M25_AXI_DATA_WIDTH-1:0]          m25_axi_wdata,
    output wire [C_M25_AXI_DATA_WIDTH/8-1:0]        m25_axi_wstrb,
    output wire                                     m25_axi_wlast,
    input  wire [C_M25_AXI_THREAD_ID_WIDTH-1:0]     m25_axi_bid,
    input  wire                                     m25_axi_bvalid,
    output wire                                     m25_axi_bready,

    output wire [C_M25_AXI_THREAD_ID_WIDTH-1:0]     m25_axi_arid,
    output wire                                     m25_axi_arvalid,
    input  wire                                     m25_axi_arready,
    output wire [C_M25_AXI_ADDR_WIDTH-1:0]          m25_axi_araddr,
    output wire [8-1:0]                             m25_axi_arlen,
    input  wire [C_M25_AXI_THREAD_ID_WIDTH-1:0]     m25_axi_rid,
    input  wire                                     m25_axi_rvalid,
    output wire                                     m25_axi_rready,
    input  wire [C_M25_AXI_DATA_WIDTH-1:0]          m25_axi_rdata,
    input  wire                                     m25_axi_rlast,
    // AXI4 master interface m26_axi
    output wire [C_M26_AXI_THREAD_ID_WIDTH-1:0]     m26_axi_awid,
    output wire                                     m26_axi_awvalid,
    input  wire                                     m26_axi_awready,
    output wire [C_M26_AXI_ADDR_WIDTH-1:0]          m26_axi_awaddr,
    output wire [8-1:0]                             m26_axi_awlen,
    output wire                                     m26_axi_wvalid,
    input  wire                                     m26_axi_wready,
    output wire [C_M26_AXI_DATA_WIDTH-1:0]          m26_axi_wdata,
    output wire [C_M26_AXI_DATA_WIDTH/8-1:0]        m26_axi_wstrb,
    output wire                                     m26_axi_wlast,
    input  wire [C_M26_AXI_THREAD_ID_WIDTH-1:0]     m26_axi_bid,
    input  wire                                     m26_axi_bvalid,
    output wire                                     m26_axi_bready,

    output wire [C_M26_AXI_THREAD_ID_WIDTH-1:0]     m26_axi_arid,
    output wire                                     m26_axi_arvalid,
    input  wire                                     m26_axi_arready,
    output wire [C_M26_AXI_ADDR_WIDTH-1:0]          m26_axi_araddr,
    output wire [8-1:0]                             m26_axi_arlen,
    input  wire [C_M26_AXI_THREAD_ID_WIDTH-1:0]     m26_axi_rid,
    input  wire                                     m26_axi_rvalid,
    output wire                                     m26_axi_rready,
    input  wire [C_M26_AXI_DATA_WIDTH-1:0]          m26_axi_rdata,
    input  wire                                     m26_axi_rlast,
    // AXI4 master interface m27_axi
    output wire [C_M27_AXI_THREAD_ID_WIDTH-1:0]     m27_axi_awid,
    output wire                                     m27_axi_awvalid,
    input  wire                                     m27_axi_awready,
    output wire [C_M27_AXI_ADDR_WIDTH-1:0]          m27_axi_awaddr,
    output wire [8-1:0]                             m27_axi_awlen,
    output wire                                     m27_axi_wvalid,
    input  wire                                     m27_axi_wready,
    output wire [C_M27_AXI_DATA_WIDTH-1:0]          m27_axi_wdata,
    output wire [C_M27_AXI_DATA_WIDTH/8-1:0]        m27_axi_wstrb,
    output wire                                     m27_axi_wlast,
    input  wire [C_M27_AXI_THREAD_ID_WIDTH-1:0]     m27_axi_bid,
    input  wire                                     m27_axi_bvalid,
    output wire                                     m27_axi_bready,

    output wire [C_M27_AXI_THREAD_ID_WIDTH-1:0]     m27_axi_arid,
    output wire                                     m27_axi_arvalid,
    input  wire                                     m27_axi_arready,
    output wire [C_M27_AXI_ADDR_WIDTH-1:0]          m27_axi_araddr,
    output wire [8-1:0]                             m27_axi_arlen,
    input  wire [C_M27_AXI_THREAD_ID_WIDTH-1:0]     m27_axi_rid,
    input  wire                                     m27_axi_rvalid,
    output wire                                     m27_axi_rready,
    input  wire [C_M27_AXI_DATA_WIDTH-1:0]          m27_axi_rdata,
    input  wire                                     m27_axi_rlast,
    // AXI4 master interface m28_axi
    output wire [C_M28_AXI_THREAD_ID_WIDTH-1:0]     m28_axi_awid,
    output wire                                     m28_axi_awvalid,
    input  wire                                     m28_axi_awready,
    output wire [C_M28_AXI_ADDR_WIDTH-1:0]          m28_axi_awaddr,
    output wire [8-1:0]                             m28_axi_awlen,
    output wire                                     m28_axi_wvalid,
    input  wire                                     m28_axi_wready,
    output wire [C_M28_AXI_DATA_WIDTH-1:0]          m28_axi_wdata,
    output wire [C_M28_AXI_DATA_WIDTH/8-1:0]        m28_axi_wstrb,
    output wire                                     m28_axi_wlast,
    input  wire [C_M28_AXI_THREAD_ID_WIDTH-1:0]     m28_axi_bid,
    input  wire                                     m28_axi_bvalid,
    output wire                                     m28_axi_bready,

    output wire [C_M28_AXI_THREAD_ID_WIDTH-1:0]     m28_axi_arid,
    output wire                                     m28_axi_arvalid,
    input  wire                                     m28_axi_arready,
    output wire [C_M28_AXI_ADDR_WIDTH-1:0]          m28_axi_araddr,
    output wire [8-1:0]                             m28_axi_arlen,
    input  wire [C_M28_AXI_THREAD_ID_WIDTH-1:0]     m28_axi_rid,
    input  wire                                     m28_axi_rvalid,
    output wire                                     m28_axi_rready,
    input  wire [C_M28_AXI_DATA_WIDTH-1:0]          m28_axi_rdata,
    input  wire                                     m28_axi_rlast,
    // AXI4 master interface m29_axi
    output wire [C_M29_AXI_THREAD_ID_WIDTH-1:0]     m29_axi_awid,
    output wire                                     m29_axi_awvalid,
    input  wire                                     m29_axi_awready,
    output wire [C_M29_AXI_ADDR_WIDTH-1:0]          m29_axi_awaddr,
    output wire [8-1:0]                             m29_axi_awlen,
    output wire                                     m29_axi_wvalid,
    input  wire                                     m29_axi_wready,
    output wire [C_M29_AXI_DATA_WIDTH-1:0]          m29_axi_wdata,
    output wire [C_M29_AXI_DATA_WIDTH/8-1:0]        m29_axi_wstrb,
    output wire                                     m29_axi_wlast,
    input  wire [C_M29_AXI_THREAD_ID_WIDTH-1:0]     m29_axi_bid,
    input  wire                                     m29_axi_bvalid,
    output wire                                     m29_axi_bready,

    output wire [C_M29_AXI_THREAD_ID_WIDTH-1:0]     m29_axi_arid,
    output wire                                     m29_axi_arvalid,
    input  wire                                     m29_axi_arready,
    output wire [C_M29_AXI_ADDR_WIDTH-1:0]          m29_axi_araddr,
    output wire [8-1:0]                             m29_axi_arlen,
    input  wire [C_M29_AXI_THREAD_ID_WIDTH-1:0]     m29_axi_rid,
    input  wire                                     m29_axi_rvalid,
    output wire                                     m29_axi_rready,
    input  wire [C_M29_AXI_DATA_WIDTH-1:0]          m29_axi_rdata,
    input  wire                                     m29_axi_rlast,
    // AXI4 master interface m30_axi
    output wire [C_M30_AXI_THREAD_ID_WIDTH-1:0]     m30_axi_awid,
    output wire                                     m30_axi_awvalid,
    input  wire                                     m30_axi_awready,
    output wire [C_M30_AXI_ADDR_WIDTH-1:0]          m30_axi_awaddr,
    output wire [8-1:0]                             m30_axi_awlen,
    output wire                                     m30_axi_wvalid,
    input  wire                                     m30_axi_wready,
    output wire [C_M30_AXI_DATA_WIDTH-1:0]          m30_axi_wdata,
    output wire [C_M30_AXI_DATA_WIDTH/8-1:0]        m30_axi_wstrb,
    output wire                                     m30_axi_wlast,
    input  wire [C_M30_AXI_THREAD_ID_WIDTH-1:0]     m30_axi_bid,
    input  wire                                     m30_axi_bvalid,
    output wire                                     m30_axi_bready,

    output wire [C_M30_AXI_THREAD_ID_WIDTH-1:0]     m30_axi_arid,
    output wire                                     m30_axi_arvalid,
    input  wire                                     m30_axi_arready,
    output wire [C_M30_AXI_ADDR_WIDTH-1:0]          m30_axi_araddr,
    output wire [8-1:0]                             m30_axi_arlen,
    input  wire [C_M30_AXI_THREAD_ID_WIDTH-1:0]     m30_axi_rid,
    input  wire                                     m30_axi_rvalid,
    output wire                                     m30_axi_rready,
    input  wire [C_M30_AXI_DATA_WIDTH-1:0]          m30_axi_rdata,
    input  wire                                     m30_axi_rlast,
    // AXI4 master interface m31_axi
    output wire [C_M31_AXI_THREAD_ID_WIDTH-1:0]     m31_axi_awid,
    output wire                                     m31_axi_awvalid,
    input  wire                                     m31_axi_awready,
    output wire [C_M31_AXI_ADDR_WIDTH-1:0]          m31_axi_awaddr,
    output wire [8-1:0]                             m31_axi_awlen,
    output wire                                     m31_axi_wvalid,
    input  wire                                     m31_axi_wready,
    output wire [C_M31_AXI_DATA_WIDTH-1:0]          m31_axi_wdata,
    output wire [C_M31_AXI_DATA_WIDTH/8-1:0]        m31_axi_wstrb,
    output wire                                     m31_axi_wlast,
    input  wire [C_M31_AXI_THREAD_ID_WIDTH-1:0]     m31_axi_bid,
    input  wire                                     m31_axi_bvalid,
    output wire                                     m31_axi_bready,

    output wire [C_M31_AXI_THREAD_ID_WIDTH-1:0]     m31_axi_arid,
    output wire                                     m31_axi_arvalid,
    input  wire                                     m31_axi_arready,
    output wire [C_M31_AXI_ADDR_WIDTH-1:0]          m31_axi_araddr,
    output wire [8-1:0]                             m31_axi_arlen,
    input  wire [C_M31_AXI_THREAD_ID_WIDTH-1:0]     m31_axi_rid,
    input  wire                                     m31_axi_rvalid,
    output wire                                     m31_axi_rready,
    input  wire [C_M31_AXI_DATA_WIDTH-1:0]          m31_axi_rdata,
    input  wire                                     m31_axi_rlast,
    // AXI4 master interface m32_axi
    output wire [C_M32_AXI_THREAD_ID_WIDTH-1:0]     m32_axi_awid,
    output wire                                     m32_axi_awvalid,
    input  wire                                     m32_axi_awready,
    output wire [C_M32_AXI_ADDR_WIDTH-1:0]          m32_axi_awaddr,
    output wire [8-1:0]                             m32_axi_awlen,
    output wire                                     m32_axi_wvalid,
    input  wire                                     m32_axi_wready,
    output wire [C_M32_AXI_DATA_WIDTH-1:0]          m32_axi_wdata,
    output wire [C_M32_AXI_DATA_WIDTH/8-1:0]        m32_axi_wstrb,
    output wire                                     m32_axi_wlast,
    input  wire [C_M32_AXI_THREAD_ID_WIDTH-1:0]     m32_axi_bid,
    input  wire                                     m32_axi_bvalid,
    output wire                                     m32_axi_bready,

    output wire [C_M32_AXI_THREAD_ID_WIDTH-1:0]     m32_axi_arid,
    output wire                                     m32_axi_arvalid,
    input  wire                                     m32_axi_arready,
    output wire [C_M32_AXI_ADDR_WIDTH-1:0]          m32_axi_araddr,
    output wire [8-1:0]                             m32_axi_arlen,
    input  wire [C_M32_AXI_THREAD_ID_WIDTH-1:0]     m32_axi_rid,
    input  wire                                     m32_axi_rvalid,
    output wire                                     m32_axi_rready,
    input  wire [C_M32_AXI_DATA_WIDTH-1:0]          m32_axi_rdata,
    input  wire                                     m32_axi_rlast,

    // AXI4-Lite slave interface
    input  wire                                     s_axi_control_awvalid,
    output wire                                     s_axi_control_awready,
    input  wire [C_S_AXI_CONTROL_ADDR_WIDTH-1:0]    s_axi_control_awaddr,
    input  wire                                     s_axi_control_wvalid,
    output wire                                     s_axi_control_wready,
    input  wire [C_S_AXI_CONTROL_DATA_WIDTH-1:0]    s_axi_control_wdata,
    input  wire [C_S_AXI_CONTROL_DATA_WIDTH/8-1:0]  s_axi_control_wstrb,
    input  wire                                     s_axi_control_arvalid,
    output wire                                     s_axi_control_arready,
    input  wire [C_S_AXI_CONTROL_ADDR_WIDTH-1:0]    s_axi_control_araddr,
    output wire                                     s_axi_control_rvalid,
    input  wire                                     s_axi_control_rready,
    output wire [C_S_AXI_CONTROL_DATA_WIDTH-1:0]    s_axi_control_rdata,
    output wire [2-1:0]                             s_axi_control_rresp,
    output wire                                     s_axi_control_bvalid,
    input  wire                                     s_axi_control_bready,
    output wire [2-1:0]                             s_axi_control_bresp,
    output wire                                     interrupt
);

localparam integer DEST_SYNC_FF                  = 4;
localparam integer DISABLE_SIM_ASSERT            = 0;

///////////////////////////////////////////////////////////////////////////////
// Wires and Variables
///////////////////////////////////////////////////////////////////////////////
(* DONT_TOUCH = "yes" *)
wire            ap_start;
wire            ap_idle;
wire            ap_done;
wire [32-1:0]   scalar00;
wire [32-1:0]   scalar01;
wire [32-1:0]   scalar02;
wire [32-1:0]   scalar03;
wire [C_M00_AXI_ADDR_WIDTH-1:0] axi00_ptr0;
wire [C_M01_AXI_ADDR_WIDTH-1:0] axi01_ptr0;
wire [C_M02_AXI_DATA_WIDTH-1:0] axi02_ptr0;
wire [C_M03_AXI_DATA_WIDTH-1:0] axi03_ptr0;
wire [C_M04_AXI_DATA_WIDTH-1:0] axi04_ptr0;
wire [C_M05_AXI_DATA_WIDTH-1:0] axi05_ptr0;
wire [C_M06_AXI_DATA_WIDTH-1:0] axi06_ptr0;
wire [C_M07_AXI_DATA_WIDTH-1:0] axi07_ptr0;
wire [C_M08_AXI_DATA_WIDTH-1:0] axi08_ptr0;
wire [C_M09_AXI_DATA_WIDTH-1:0] axi09_ptr0;
wire [C_M10_AXI_DATA_WIDTH-1:0] axi10_ptr0;
wire [C_M11_AXI_DATA_WIDTH-1:0] axi11_ptr0;
wire [C_M12_AXI_DATA_WIDTH-1:0] axi12_ptr0;
wire [C_M13_AXI_DATA_WIDTH-1:0] axi13_ptr0;
wire [C_M14_AXI_DATA_WIDTH-1:0] axi14_ptr0;
wire [C_M15_AXI_DATA_WIDTH-1:0] axi15_ptr0;
wire [C_M16_AXI_DATA_WIDTH-1:0] axi16_ptr0;
wire [C_M17_AXI_DATA_WIDTH-1:0] axi17_ptr0;
wire [C_M18_AXI_DATA_WIDTH-1:0] axi18_ptr0;
wire [C_M19_AXI_DATA_WIDTH-1:0] axi19_ptr0;
wire [C_M20_AXI_DATA_WIDTH-1:0] axi20_ptr0;
wire [C_M21_AXI_DATA_WIDTH-1:0] axi21_ptr0;
wire [C_M22_AXI_DATA_WIDTH-1:0] axi22_ptr0;
wire [C_M23_AXI_DATA_WIDTH-1:0] axi23_ptr0;
wire [C_M24_AXI_DATA_WIDTH-1:0] axi24_ptr0;
wire [C_M25_AXI_DATA_WIDTH-1:0] axi25_ptr0;
wire [C_M26_AXI_DATA_WIDTH-1:0] axi26_ptr0;
wire [C_M27_AXI_DATA_WIDTH-1:0] axi27_ptr0;
wire [C_M28_AXI_DATA_WIDTH-1:0] axi28_ptr0;
wire [C_M29_AXI_DATA_WIDTH-1:0] axi29_ptr0;
wire [C_M30_AXI_DATA_WIDTH-1:0] axi30_ptr0;
wire [C_M31_AXI_DATA_WIDTH-1:0] axi31_ptr0;
wire [C_M32_AXI_DATA_WIDTH-1:0] axi32_ptr0;

// Synchronize and invert reset signal ap_rst_n
wire    ap_rst_resync;
reg     ap_rst              = 'h1;
xpm_cdc_async_rst #(
    .DEST_SYNC_FF    ( DEST_SYNC_FF ), // integer; range: 2-10
    .RST_ACTIVE_HIGH ( 0            )  // integer; 0=active low reset, 1=active high reset
) xpm_cdc_async_ap_rst_n (
    .src_arst   ( ~ap_rst_n       ), // reset inversion
    .dest_clk   ( ap_clk          ),
    .dest_arst  ( ap_rst_resync   )
);
always @(posedge ap_clk) begin
    ap_rst <= ap_rst_resync;       // extra FF to allow duplication
end
// Synchronize and invert reset signal ap_rst_n_2
wire    ap_rst_2_resync;
reg     ap_rst_2            = 'h1;
xpm_cdc_async_rst #(
    .DEST_SYNC_FF    ( DEST_SYNC_FF ), // integer; range: 2-10
    .RST_ACTIVE_HIGH ( 0            )  // integer; 0=active low reset, 1=active high reset
) xpm_cdc_async_ap_rst_n_2 (
    .src_arst   ( ~ap_rst_n_2       ), // reset inversion
    .dest_clk   ( ap_clk_2          ),
    .dest_arst  ( ap_rst_2_resync   )
);
always @(posedge ap_clk_2) begin
    ap_rst_2 <= ap_rst_2_resync;       // extra FF to allow duplication
end


    wire [1 : 0]              QSFP_CK_P_int;
    wire [1 : 0]              QSFP_CK_N_int;

    assign QSFP_CK_P_int[0] = QSFP_CK_P;
    assign QSFP_CK_N_int[0] = QSFP_CK_N;
    assign QSFP_CK_P_int[1] = QSFP_CK_P_1;
    assign QSFP_CK_N_int[1] = QSFP_CK_N_1;

///////////////////////////////////////////////////////////////////////////////
// Begin control interface RTL.  Modifying not recommended.
///////////////////////////////////////////////////////////////////////////////

// AXI4-Lite slave interface
krnl_xbtest_control_s_axi #(
    .C_KRNL_MODE        ( C_KRNL_MODE                   ),
    .C_NUM_USED_M_AXI   ( C_NUM_USED_M_AXI              ),
    .C_ADDR_WIDTH       ( C_S_AXI_CONTROL_ADDR_WIDTH    ),
    .C_DATA_WIDTH       ( C_S_AXI_CONTROL_DATA_WIDTH    )
) inst_control_s_axi (
    .aclk       ( ap_clk                ),
    .areset     ( ap_rst                ),
    .awvalid    ( s_axi_control_awvalid ),
    .awready    ( s_axi_control_awready ),
    .awaddr     ( s_axi_control_awaddr  ),
    .wvalid     ( s_axi_control_wvalid  ),
    .wready     ( s_axi_control_wready  ),
    .wdata      ( s_axi_control_wdata   ),
    .wstrb      ( s_axi_control_wstrb   ),
    .arvalid    ( s_axi_control_arvalid ),
    .arready    ( s_axi_control_arready ),
    .araddr     ( s_axi_control_araddr  ),
    .rvalid     ( s_axi_control_rvalid  ),
    .rready     ( s_axi_control_rready  ),
    .rdata      ( s_axi_control_rdata   ),
    .rresp      ( s_axi_control_rresp   ),
    .bvalid     ( s_axi_control_bvalid  ),
    .bready     ( s_axi_control_bready  ),
    .bresp      ( s_axi_control_bresp   ),
    .interrupt  ( interrupt             ),
    .ap_start   ( ap_start              ),
    .ap_done    ( ap_done               ),
    .ap_idle    ( ap_idle               ),
    .scalar00   ( scalar00              ),
    .scalar01   ( scalar01              ),
    .scalar02   ( scalar02              ),
    .scalar03   ( scalar03              ),
    .axi00_ptr0 ( axi00_ptr0            ),
    .axi01_ptr0 ( axi01_ptr0            ),
    .axi02_ptr0 ( axi02_ptr0            ),
    .axi03_ptr0 ( axi03_ptr0            ),
    .axi04_ptr0 ( axi04_ptr0            ),
    .axi05_ptr0 ( axi05_ptr0            ),
    .axi06_ptr0 ( axi06_ptr0            ),
    .axi07_ptr0 ( axi07_ptr0            ),
    .axi08_ptr0 ( axi08_ptr0            ),
    .axi09_ptr0 ( axi09_ptr0            ),
    .axi10_ptr0 ( axi10_ptr0            ),
    .axi11_ptr0 ( axi11_ptr0            ),
    .axi12_ptr0 ( axi12_ptr0            ),
    .axi13_ptr0 ( axi13_ptr0            ),
    .axi14_ptr0 ( axi14_ptr0            ),
    .axi15_ptr0 ( axi15_ptr0            ),
    .axi16_ptr0 ( axi16_ptr0            ),
    .axi17_ptr0 ( axi17_ptr0            ),
    .axi18_ptr0 ( axi18_ptr0            ),
    .axi19_ptr0 ( axi19_ptr0            ),
    .axi20_ptr0 ( axi20_ptr0            ),
    .axi21_ptr0 ( axi21_ptr0            ),
    .axi22_ptr0 ( axi22_ptr0            ),
    .axi23_ptr0 ( axi23_ptr0            ),
    .axi24_ptr0 ( axi24_ptr0            ),
    .axi25_ptr0 ( axi25_ptr0            ),
    .axi26_ptr0 ( axi26_ptr0            ),
    .axi27_ptr0 ( axi27_ptr0            ),
    .axi28_ptr0 ( axi28_ptr0            ),
    .axi29_ptr0 ( axi29_ptr0            ),
    .axi30_ptr0 ( axi30_ptr0            ),
    .axi31_ptr0 ( axi31_ptr0            ),
    .axi32_ptr0 ( axi32_ptr0            )
);

///////////////////////////////////////////////////////////////////////////////
// Add kernel logic here.  Modify/remove example code as necessary.
///////////////////////////////////////////////////////////////////////////////

// Example RTL block.  Remove to insert custom logic.
krnl_xbtest_core #(
    .C_BUILD_VERSION            ( C_BUILD_VERSION           ),
    .C_CLOCK0_FREQ              ( C_CLOCK0_FREQ             ),
    .C_CLOCK1_FREQ              ( C_CLOCK1_FREQ             ),

    .C_KRNL_MODE                ( C_KRNL_MODE               ),
    .C_KRNL_SLR                 ( C_KRNL_SLR                ),
    .C_GT_INDEX	                ( C_GT_INDEX                ),

    .C_MEM_KRNL_INST            ( C_MEM_KRNL_INST           ),
    .C_NUM_MAX_M_AXI            ( C_NUM_MAX_M_AXI           ),
    .C_NUM_USED_M_AXI           ( C_NUM_USED_M_AXI          ),
    .C_MEM_TYPE                 ( C_MEM_TYPE                ),
    .C_USE_AXI_ID               ( C_USE_AXI_ID              ),

    .C_THROTTLE_MODE            ( C_THROTTLE_MODE           ),
    .C_USE_AIE                  ( C_USE_AIE                 ),
    .C_AXIS_AIE_DATA_WIDTH      ( C_AXIS_AIE_DATA_WIDTH     ),

    .C_GT_NUM_GT                ( C_GT_NUM_GT               ),
    .C_GT_NUM_LANE              ( C_GT_NUM_LANE             ),
    .C_GT_RATE                  ( C_GT_RATE                 ),
    .C_GT_TYPE                  ( C_GT_TYPE                 ),
    .C_GT_MAC_IP_SEL            ( C_GT_MAC_IP_SEL           ),
    .C_GT_MAC_ENABLE_RSFEC      ( C_GT_MAC_ENABLE_RSFEC     ),

    .C_DNA_READ                 ( C_DNA_READ                ),

    .C_M01_AXI_THREAD_ID_WIDTH  ( C_M01_AXI_THREAD_ID_WIDTH ),
    .C_M02_AXI_THREAD_ID_WIDTH  ( C_M02_AXI_THREAD_ID_WIDTH ),
    .C_M03_AXI_THREAD_ID_WIDTH  ( C_M03_AXI_THREAD_ID_WIDTH ),
    .C_M04_AXI_THREAD_ID_WIDTH  ( C_M04_AXI_THREAD_ID_WIDTH ),
    .C_M05_AXI_THREAD_ID_WIDTH  ( C_M05_AXI_THREAD_ID_WIDTH ),
    .C_M06_AXI_THREAD_ID_WIDTH  ( C_M06_AXI_THREAD_ID_WIDTH ),
    .C_M07_AXI_THREAD_ID_WIDTH  ( C_M07_AXI_THREAD_ID_WIDTH ),
    .C_M08_AXI_THREAD_ID_WIDTH  ( C_M08_AXI_THREAD_ID_WIDTH ),
    .C_M09_AXI_THREAD_ID_WIDTH  ( C_M09_AXI_THREAD_ID_WIDTH ),
    .C_M10_AXI_THREAD_ID_WIDTH  ( C_M10_AXI_THREAD_ID_WIDTH ),
    .C_M11_AXI_THREAD_ID_WIDTH  ( C_M11_AXI_THREAD_ID_WIDTH ),
    .C_M12_AXI_THREAD_ID_WIDTH  ( C_M12_AXI_THREAD_ID_WIDTH ),
    .C_M13_AXI_THREAD_ID_WIDTH  ( C_M13_AXI_THREAD_ID_WIDTH ),
    .C_M14_AXI_THREAD_ID_WIDTH  ( C_M14_AXI_THREAD_ID_WIDTH ),
    .C_M15_AXI_THREAD_ID_WIDTH  ( C_M15_AXI_THREAD_ID_WIDTH ),
    .C_M16_AXI_THREAD_ID_WIDTH  ( C_M16_AXI_THREAD_ID_WIDTH ),
    .C_M17_AXI_THREAD_ID_WIDTH  ( C_M17_AXI_THREAD_ID_WIDTH ),
    .C_M18_AXI_THREAD_ID_WIDTH  ( C_M18_AXI_THREAD_ID_WIDTH ),
    .C_M19_AXI_THREAD_ID_WIDTH  ( C_M19_AXI_THREAD_ID_WIDTH ),
    .C_M20_AXI_THREAD_ID_WIDTH  ( C_M20_AXI_THREAD_ID_WIDTH ),
    .C_M21_AXI_THREAD_ID_WIDTH  ( C_M21_AXI_THREAD_ID_WIDTH ),
    .C_M22_AXI_THREAD_ID_WIDTH  ( C_M22_AXI_THREAD_ID_WIDTH ),
    .C_M23_AXI_THREAD_ID_WIDTH  ( C_M23_AXI_THREAD_ID_WIDTH ),
    .C_M24_AXI_THREAD_ID_WIDTH  ( C_M24_AXI_THREAD_ID_WIDTH ),
    .C_M25_AXI_THREAD_ID_WIDTH  ( C_M25_AXI_THREAD_ID_WIDTH ),
    .C_M26_AXI_THREAD_ID_WIDTH  ( C_M26_AXI_THREAD_ID_WIDTH ),
    .C_M27_AXI_THREAD_ID_WIDTH  ( C_M27_AXI_THREAD_ID_WIDTH ),
    .C_M28_AXI_THREAD_ID_WIDTH  ( C_M28_AXI_THREAD_ID_WIDTH ),
    .C_M29_AXI_THREAD_ID_WIDTH  ( C_M29_AXI_THREAD_ID_WIDTH ),
    .C_M30_AXI_THREAD_ID_WIDTH  ( C_M30_AXI_THREAD_ID_WIDTH ),
    .C_M31_AXI_THREAD_ID_WIDTH  ( C_M31_AXI_THREAD_ID_WIDTH ),
    .C_M32_AXI_THREAD_ID_WIDTH  ( C_M32_AXI_THREAD_ID_WIDTH ),

    .C_M00_AXI_ADDR_WIDTH       ( C_M00_AXI_ADDR_WIDTH      ),
    .C_M01_AXI_ADDR_WIDTH       ( C_M01_AXI_ADDR_WIDTH      ),
    .C_M02_AXI_ADDR_WIDTH       ( C_M02_AXI_ADDR_WIDTH      ),
    .C_M03_AXI_ADDR_WIDTH       ( C_M03_AXI_ADDR_WIDTH      ),
    .C_M04_AXI_ADDR_WIDTH       ( C_M04_AXI_ADDR_WIDTH      ),
    .C_M05_AXI_ADDR_WIDTH       ( C_M05_AXI_ADDR_WIDTH      ),
    .C_M06_AXI_ADDR_WIDTH       ( C_M06_AXI_ADDR_WIDTH      ),
    .C_M07_AXI_ADDR_WIDTH       ( C_M07_AXI_ADDR_WIDTH      ),
    .C_M08_AXI_ADDR_WIDTH       ( C_M08_AXI_ADDR_WIDTH      ),
    .C_M09_AXI_ADDR_WIDTH       ( C_M09_AXI_ADDR_WIDTH      ),
    .C_M10_AXI_ADDR_WIDTH       ( C_M10_AXI_ADDR_WIDTH      ),
    .C_M11_AXI_ADDR_WIDTH       ( C_M11_AXI_ADDR_WIDTH      ),
    .C_M12_AXI_ADDR_WIDTH       ( C_M12_AXI_ADDR_WIDTH      ),
    .C_M13_AXI_ADDR_WIDTH       ( C_M13_AXI_ADDR_WIDTH      ),
    .C_M14_AXI_ADDR_WIDTH       ( C_M14_AXI_ADDR_WIDTH      ),
    .C_M15_AXI_ADDR_WIDTH       ( C_M15_AXI_ADDR_WIDTH      ),
    .C_M16_AXI_ADDR_WIDTH       ( C_M16_AXI_ADDR_WIDTH      ),
    .C_M17_AXI_ADDR_WIDTH       ( C_M17_AXI_ADDR_WIDTH      ),
    .C_M18_AXI_ADDR_WIDTH       ( C_M18_AXI_ADDR_WIDTH      ),
    .C_M19_AXI_ADDR_WIDTH       ( C_M19_AXI_ADDR_WIDTH      ),
    .C_M20_AXI_ADDR_WIDTH       ( C_M20_AXI_ADDR_WIDTH      ),
    .C_M21_AXI_ADDR_WIDTH       ( C_M21_AXI_ADDR_WIDTH      ),
    .C_M22_AXI_ADDR_WIDTH       ( C_M22_AXI_ADDR_WIDTH      ),
    .C_M23_AXI_ADDR_WIDTH       ( C_M23_AXI_ADDR_WIDTH      ),
    .C_M24_AXI_ADDR_WIDTH       ( C_M24_AXI_ADDR_WIDTH      ),
    .C_M25_AXI_ADDR_WIDTH       ( C_M25_AXI_ADDR_WIDTH      ),
    .C_M26_AXI_ADDR_WIDTH       ( C_M26_AXI_ADDR_WIDTH      ),
    .C_M27_AXI_ADDR_WIDTH       ( C_M27_AXI_ADDR_WIDTH      ),
    .C_M28_AXI_ADDR_WIDTH       ( C_M28_AXI_ADDR_WIDTH      ),
    .C_M29_AXI_ADDR_WIDTH       ( C_M29_AXI_ADDR_WIDTH      ),
    .C_M30_AXI_ADDR_WIDTH       ( C_M30_AXI_ADDR_WIDTH      ),
    .C_M31_AXI_ADDR_WIDTH       ( C_M31_AXI_ADDR_WIDTH      ),
    .C_M32_AXI_ADDR_WIDTH       ( C_M32_AXI_ADDR_WIDTH      ),

    .C_M00_AXI_DATA_WIDTH       ( C_M00_AXI_DATA_WIDTH      ),
    .C_M01_AXI_DATA_WIDTH       ( C_M01_AXI_DATA_WIDTH      ),
    .C_M02_AXI_DATA_WIDTH       ( C_M02_AXI_DATA_WIDTH      ),
    .C_M03_AXI_DATA_WIDTH       ( C_M03_AXI_DATA_WIDTH      ),
    .C_M04_AXI_DATA_WIDTH       ( C_M04_AXI_DATA_WIDTH      ),
    .C_M05_AXI_DATA_WIDTH       ( C_M05_AXI_DATA_WIDTH      ),
    .C_M06_AXI_DATA_WIDTH       ( C_M06_AXI_DATA_WIDTH      ),
    .C_M07_AXI_DATA_WIDTH       ( C_M07_AXI_DATA_WIDTH      ),
    .C_M08_AXI_DATA_WIDTH       ( C_M08_AXI_DATA_WIDTH      ),
    .C_M09_AXI_DATA_WIDTH       ( C_M09_AXI_DATA_WIDTH      ),
    .C_M10_AXI_DATA_WIDTH       ( C_M10_AXI_DATA_WIDTH      ),
    .C_M11_AXI_DATA_WIDTH       ( C_M11_AXI_DATA_WIDTH      ),
    .C_M12_AXI_DATA_WIDTH       ( C_M12_AXI_DATA_WIDTH      ),
    .C_M13_AXI_DATA_WIDTH       ( C_M13_AXI_DATA_WIDTH      ),
    .C_M14_AXI_DATA_WIDTH       ( C_M14_AXI_DATA_WIDTH      ),
    .C_M15_AXI_DATA_WIDTH       ( C_M15_AXI_DATA_WIDTH      ),
    .C_M16_AXI_DATA_WIDTH       ( C_M16_AXI_DATA_WIDTH      ),
    .C_M17_AXI_DATA_WIDTH       ( C_M17_AXI_DATA_WIDTH      ),
    .C_M18_AXI_DATA_WIDTH       ( C_M18_AXI_DATA_WIDTH      ),
    .C_M19_AXI_DATA_WIDTH       ( C_M19_AXI_DATA_WIDTH      ),
    .C_M20_AXI_DATA_WIDTH       ( C_M20_AXI_DATA_WIDTH      ),
    .C_M21_AXI_DATA_WIDTH       ( C_M21_AXI_DATA_WIDTH      ),
    .C_M22_AXI_DATA_WIDTH       ( C_M22_AXI_DATA_WIDTH      ),
    .C_M23_AXI_DATA_WIDTH       ( C_M23_AXI_DATA_WIDTH      ),
    .C_M24_AXI_DATA_WIDTH       ( C_M24_AXI_DATA_WIDTH      ),
    .C_M25_AXI_DATA_WIDTH       ( C_M25_AXI_DATA_WIDTH      ),
    .C_M26_AXI_DATA_WIDTH       ( C_M26_AXI_DATA_WIDTH      ),
    .C_M27_AXI_DATA_WIDTH       ( C_M27_AXI_DATA_WIDTH      ),
    .C_M28_AXI_DATA_WIDTH       ( C_M28_AXI_DATA_WIDTH      ),
    .C_M29_AXI_DATA_WIDTH       ( C_M29_AXI_DATA_WIDTH      ),
    .C_M30_AXI_DATA_WIDTH       ( C_M30_AXI_DATA_WIDTH      ),
    .C_M31_AXI_DATA_WIDTH       ( C_M31_AXI_DATA_WIDTH      ),
    .C_M32_AXI_DATA_WIDTH       ( C_M32_AXI_DATA_WIDTH      ),

    .DEST_SYNC_FF               ( DEST_SYNC_FF              ),
    .DISABLE_SIM_ASSERT         ( DISABLE_SIM_ASSERT        )
)
inst_krnl_core (
    .ap_clk             ( ap_clk          ),
    .ap_clk_cont        ( ap_clk_cont     ),
    .ap_rst             ( ap_rst          ),
    .ap_clk_2           ( ap_clk_2        ),
    .ap_clk_2_cont      ( ap_clk_2_cont   ),
    .ap_rst_2           ( ap_rst_2        ),

    .watchdog_alarm_in  ( watchdog_alarm_in ),
    .watchdog_alarm_out ( watchdog_alarm_out),

    .pwr_clk_in         ( pwr_clk_in        ),
    .pwr_clk_out        ( pwr_clk_out       ),
    .pwr_throttle_in    ( pwr_throttle_in   ),
    .pwr_throttle_out   ( pwr_throttle_out  ),

    .pwr_FF_en_in       ( pwr_FF_en_in      ),
    .pwr_DSP_en_in      ( pwr_DSP_en_in     ),
    .pwr_BRAM_en_in     ( pwr_BRAM_en_in    ),
    .pwr_URAM_en_in     ( pwr_URAM_en_in    ),
    .pwr_FF_en_out      ( pwr_FF_en_out     ),
    .pwr_DSP_en_out     ( pwr_DSP_en_out    ),
    .pwr_BRAM_en_out    ( pwr_BRAM_en_out   ),
    .pwr_URAM_en_out    ( pwr_URAM_en_out   ),

    .QSFP_CK_P          ( QSFP_CK_P_int[C_GT_NUM_GT-1:0]   ),
    .QSFP_CK_N          ( QSFP_CK_N_int[C_GT_NUM_GT-1:0]   ),
    .QSFP_RX_N          ( QSFP_RX_N       ),
    .QSFP_RX_P          ( QSFP_RX_P       ),
    .QSFP_TX_N          ( QSFP_TX_N       ),
    .QSFP_TX_P          ( QSFP_TX_P       ),

    .m_axis_aie0_tdata  ( m_axis_aie0_tdata     ),
    .m_axis_aie0_tvalid ( m_axis_aie0_tvalid    ),
    .m_axis_aie0_tready ( m_axis_aie0_tready    ),
    .m_axis_aie0_tkeep  ( m_axis_aie0_tkeep     ),
    .m_axis_aie0_tlast  ( m_axis_aie0_tlast     ),

    .s_axis_aie0_tdata  ( s_axis_aie0_tdata     ),
    .s_axis_aie0_tvalid ( s_axis_aie0_tvalid    ),
    .s_axis_aie0_tready ( s_axis_aie0_tready    ),
    .s_axis_aie0_tkeep  ( s_axis_aie0_tkeep     ),
    .s_axis_aie0_tlast  ( s_axis_aie0_tlast     ),

    .m00_axi_awvalid ( m00_axi_awvalid ),
    .m00_axi_awready ( m00_axi_awready ),
    .m00_axi_awaddr  ( m00_axi_awaddr  ),
    .m00_axi_awlen   ( m00_axi_awlen   ),
    .m00_axi_wvalid  ( m00_axi_wvalid  ),
    .m00_axi_wready  ( m00_axi_wready  ),
    .m00_axi_wdata   ( m00_axi_wdata   ),
    .m00_axi_wstrb   ( m00_axi_wstrb   ),
    .m00_axi_wlast   ( m00_axi_wlast   ),
    .m00_axi_bvalid  ( m00_axi_bvalid  ),
    .m00_axi_bready  ( m00_axi_bready  ),
    .m00_axi_arvalid ( m00_axi_arvalid ),
    .m00_axi_arready ( m00_axi_arready ),
    .m00_axi_araddr  ( m00_axi_araddr  ),
    .m00_axi_arlen   ( m00_axi_arlen   ),
    .m00_axi_rvalid  ( m00_axi_rvalid  ),
    .m00_axi_rready  ( m00_axi_rready  ),
    .m00_axi_rdata   ( m00_axi_rdata   ),
    .m00_axi_rlast   ( m00_axi_rlast   ),

    .m01_axi_awid    ( m01_axi_awid    ),
    .m01_axi_awvalid ( m01_axi_awvalid ),
    .m01_axi_awready ( m01_axi_awready ),
    .m01_axi_awaddr  ( m01_axi_awaddr  ),
    .m01_axi_awlen   ( m01_axi_awlen   ),
    .m01_axi_wvalid  ( m01_axi_wvalid  ),
    .m01_axi_wready  ( m01_axi_wready  ),
    .m01_axi_wdata   ( m01_axi_wdata   ),
    .m01_axi_wstrb   ( m01_axi_wstrb   ),
    .m01_axi_wlast   ( m01_axi_wlast   ),
    .m01_axi_bid     ( m01_axi_bid     ),
    .m01_axi_bvalid  ( m01_axi_bvalid  ),
    .m01_axi_bready  ( m01_axi_bready  ),

    .m01_axi_arid    ( m01_axi_arid    ),
    .m01_axi_arvalid ( m01_axi_arvalid ),
    .m01_axi_arready ( m01_axi_arready ),
    .m01_axi_araddr  ( m01_axi_araddr  ),
    .m01_axi_arlen   ( m01_axi_arlen   ),
    .m01_axi_rid     ( m01_axi_rid     ),
    .m01_axi_rvalid  ( m01_axi_rvalid  ),
    .m01_axi_rready  ( m01_axi_rready  ),
    .m01_axi_rdata   ( m01_axi_rdata   ),
    .m01_axi_rlast   ( m01_axi_rlast   ),

    .m02_axi_awid    ( m02_axi_awid    ),
    .m02_axi_awvalid ( m02_axi_awvalid ),
    .m02_axi_awready ( m02_axi_awready ),
    .m02_axi_awaddr  ( m02_axi_awaddr  ),
    .m02_axi_awlen   ( m02_axi_awlen   ),
    .m02_axi_wvalid  ( m02_axi_wvalid  ),
    .m02_axi_wready  ( m02_axi_wready  ),
    .m02_axi_wdata   ( m02_axi_wdata   ),
    .m02_axi_wstrb   ( m02_axi_wstrb   ),
    .m02_axi_wlast   ( m02_axi_wlast   ),
    .m02_axi_bid     ( m02_axi_bid     ),
    .m02_axi_bvalid  ( m02_axi_bvalid  ),
    .m02_axi_bready  ( m02_axi_bready  ),

    .m02_axi_arid    ( m02_axi_arid    ),
    .m02_axi_arvalid ( m02_axi_arvalid ),
    .m02_axi_arready ( m02_axi_arready ),
    .m02_axi_araddr  ( m02_axi_araddr  ),
    .m02_axi_arlen   ( m02_axi_arlen   ),
    .m02_axi_rid     ( m02_axi_rid     ),
    .m02_axi_rvalid  ( m02_axi_rvalid  ),
    .m02_axi_rready  ( m02_axi_rready  ),
    .m02_axi_rdata   ( m02_axi_rdata   ),
    .m02_axi_rlast   ( m02_axi_rlast   ),

    .m03_axi_awid    ( m03_axi_awid    ),
    .m03_axi_awvalid ( m03_axi_awvalid ),
    .m03_axi_awready ( m03_axi_awready ),
    .m03_axi_awaddr  ( m03_axi_awaddr  ),
    .m03_axi_awlen   ( m03_axi_awlen   ),
    .m03_axi_wvalid  ( m03_axi_wvalid  ),
    .m03_axi_wready  ( m03_axi_wready  ),
    .m03_axi_wdata   ( m03_axi_wdata   ),
    .m03_axi_wstrb   ( m03_axi_wstrb   ),
    .m03_axi_wlast   ( m03_axi_wlast   ),
    .m03_axi_bid     ( m03_axi_bid     ),
    .m03_axi_bvalid  ( m03_axi_bvalid  ),
    .m03_axi_bready  ( m03_axi_bready  ),

    .m03_axi_arid    ( m03_axi_arid    ),
    .m03_axi_arvalid ( m03_axi_arvalid ),
    .m03_axi_arready ( m03_axi_arready ),
    .m03_axi_araddr  ( m03_axi_araddr  ),
    .m03_axi_arlen   ( m03_axi_arlen   ),
    .m03_axi_rid     ( m03_axi_rid     ),
    .m03_axi_rvalid  ( m03_axi_rvalid  ),
    .m03_axi_rready  ( m03_axi_rready  ),
    .m03_axi_rdata   ( m03_axi_rdata   ),
    .m03_axi_rlast   ( m03_axi_rlast   ),

    .m04_axi_awid    ( m04_axi_awid    ),
    .m04_axi_awvalid ( m04_axi_awvalid ),
    .m04_axi_awready ( m04_axi_awready ),
    .m04_axi_awaddr  ( m04_axi_awaddr  ),
    .m04_axi_awlen   ( m04_axi_awlen   ),
    .m04_axi_wvalid  ( m04_axi_wvalid  ),
    .m04_axi_wready  ( m04_axi_wready  ),
    .m04_axi_wdata   ( m04_axi_wdata   ),
    .m04_axi_wstrb   ( m04_axi_wstrb   ),
    .m04_axi_wlast   ( m04_axi_wlast   ),
    .m04_axi_bid     ( m04_axi_bid     ),
    .m04_axi_bvalid  ( m04_axi_bvalid  ),
    .m04_axi_bready  ( m04_axi_bready  ),

    .m04_axi_arid    ( m04_axi_arid    ),
    .m04_axi_arvalid ( m04_axi_arvalid ),
    .m04_axi_arready ( m04_axi_arready ),
    .m04_axi_araddr  ( m04_axi_araddr  ),
    .m04_axi_arlen   ( m04_axi_arlen   ),
    .m04_axi_rid     ( m04_axi_rid     ),
    .m04_axi_rvalid  ( m04_axi_rvalid  ),
    .m04_axi_rready  ( m04_axi_rready  ),
    .m04_axi_rdata   ( m04_axi_rdata   ),
    .m04_axi_rlast   ( m04_axi_rlast   ),

    .m05_axi_awid    ( m05_axi_awid    ),
    .m05_axi_awvalid ( m05_axi_awvalid ),
    .m05_axi_awready ( m05_axi_awready ),
    .m05_axi_awaddr  ( m05_axi_awaddr  ),
    .m05_axi_awlen   ( m05_axi_awlen   ),
    .m05_axi_wvalid  ( m05_axi_wvalid  ),
    .m05_axi_wready  ( m05_axi_wready  ),
    .m05_axi_wdata   ( m05_axi_wdata   ),
    .m05_axi_wstrb   ( m05_axi_wstrb   ),
    .m05_axi_wlast   ( m05_axi_wlast   ),
    .m05_axi_bid     ( m05_axi_bid     ),
    .m05_axi_bvalid  ( m05_axi_bvalid  ),
    .m05_axi_bready  ( m05_axi_bready  ),

    .m05_axi_arid    ( m05_axi_arid    ),
    .m05_axi_arvalid ( m05_axi_arvalid ),
    .m05_axi_arready ( m05_axi_arready ),
    .m05_axi_araddr  ( m05_axi_araddr  ),
    .m05_axi_arlen   ( m05_axi_arlen   ),
    .m05_axi_rid     ( m05_axi_rid     ),
    .m05_axi_rvalid  ( m05_axi_rvalid  ),
    .m05_axi_rready  ( m05_axi_rready  ),
    .m05_axi_rdata   ( m05_axi_rdata   ),
    .m05_axi_rlast   ( m05_axi_rlast   ),

    .m06_axi_awid    ( m06_axi_awid    ),
    .m06_axi_awvalid ( m06_axi_awvalid ),
    .m06_axi_awready ( m06_axi_awready ),
    .m06_axi_awaddr  ( m06_axi_awaddr  ),
    .m06_axi_awlen   ( m06_axi_awlen   ),
    .m06_axi_wvalid  ( m06_axi_wvalid  ),
    .m06_axi_wready  ( m06_axi_wready  ),
    .m06_axi_wdata   ( m06_axi_wdata   ),
    .m06_axi_wstrb   ( m06_axi_wstrb   ),
    .m06_axi_wlast   ( m06_axi_wlast   ),
    .m06_axi_bid     ( m06_axi_bid     ),
    .m06_axi_bvalid  ( m06_axi_bvalid  ),
    .m06_axi_bready  ( m06_axi_bready  ),

    .m06_axi_arid    ( m06_axi_arid    ),
    .m06_axi_arvalid ( m06_axi_arvalid ),
    .m06_axi_arready ( m06_axi_arready ),
    .m06_axi_araddr  ( m06_axi_araddr  ),
    .m06_axi_arlen   ( m06_axi_arlen   ),
    .m06_axi_rid     ( m06_axi_rid     ),
    .m06_axi_rvalid  ( m06_axi_rvalid  ),
    .m06_axi_rready  ( m06_axi_rready  ),
    .m06_axi_rdata   ( m06_axi_rdata   ),
    .m06_axi_rlast   ( m06_axi_rlast   ),

    .m07_axi_awid    ( m07_axi_awid    ),
    .m07_axi_awvalid ( m07_axi_awvalid ),
    .m07_axi_awready ( m07_axi_awready ),
    .m07_axi_awaddr  ( m07_axi_awaddr  ),
    .m07_axi_awlen   ( m07_axi_awlen   ),
    .m07_axi_wvalid  ( m07_axi_wvalid  ),
    .m07_axi_wready  ( m07_axi_wready  ),
    .m07_axi_wdata   ( m07_axi_wdata   ),
    .m07_axi_wstrb   ( m07_axi_wstrb   ),
    .m07_axi_wlast   ( m07_axi_wlast   ),
    .m07_axi_bid     ( m07_axi_bid     ),
    .m07_axi_bvalid  ( m07_axi_bvalid  ),
    .m07_axi_bready  ( m07_axi_bready  ),

    .m07_axi_arid    ( m07_axi_arid    ),
    .m07_axi_arvalid ( m07_axi_arvalid ),
    .m07_axi_arready ( m07_axi_arready ),
    .m07_axi_araddr  ( m07_axi_araddr  ),
    .m07_axi_arlen   ( m07_axi_arlen   ),
    .m07_axi_rid     ( m07_axi_rid     ),
    .m07_axi_rvalid  ( m07_axi_rvalid  ),
    .m07_axi_rready  ( m07_axi_rready  ),
    .m07_axi_rdata   ( m07_axi_rdata   ),
    .m07_axi_rlast   ( m07_axi_rlast   ),

    .m08_axi_awid    ( m08_axi_awid    ),
    .m08_axi_awvalid ( m08_axi_awvalid ),
    .m08_axi_awready ( m08_axi_awready ),
    .m08_axi_awaddr  ( m08_axi_awaddr  ),
    .m08_axi_awlen   ( m08_axi_awlen   ),
    .m08_axi_wvalid  ( m08_axi_wvalid  ),
    .m08_axi_wready  ( m08_axi_wready  ),
    .m08_axi_wdata   ( m08_axi_wdata   ),
    .m08_axi_wstrb   ( m08_axi_wstrb   ),
    .m08_axi_wlast   ( m08_axi_wlast   ),
    .m08_axi_bid     ( m08_axi_bid     ),
    .m08_axi_bvalid  ( m08_axi_bvalid  ),
    .m08_axi_bready  ( m08_axi_bready  ),

    .m08_axi_arid    ( m08_axi_arid    ),
    .m08_axi_arvalid ( m08_axi_arvalid ),
    .m08_axi_arready ( m08_axi_arready ),
    .m08_axi_araddr  ( m08_axi_araddr  ),
    .m08_axi_arlen   ( m08_axi_arlen   ),
    .m08_axi_rid     ( m08_axi_rid     ),
    .m08_axi_rvalid  ( m08_axi_rvalid  ),
    .m08_axi_rready  ( m08_axi_rready  ),
    .m08_axi_rdata   ( m08_axi_rdata   ),
    .m08_axi_rlast   ( m08_axi_rlast   ),

    .m09_axi_awid    ( m09_axi_awid    ),
    .m09_axi_awvalid ( m09_axi_awvalid ),
    .m09_axi_awready ( m09_axi_awready ),
    .m09_axi_awaddr  ( m09_axi_awaddr  ),
    .m09_axi_awlen   ( m09_axi_awlen   ),
    .m09_axi_wvalid  ( m09_axi_wvalid  ),
    .m09_axi_wready  ( m09_axi_wready  ),
    .m09_axi_wdata   ( m09_axi_wdata   ),
    .m09_axi_wstrb   ( m09_axi_wstrb   ),
    .m09_axi_wlast   ( m09_axi_wlast   ),
    .m09_axi_bid     ( m09_axi_bid     ),
    .m09_axi_bvalid  ( m09_axi_bvalid  ),
    .m09_axi_bready  ( m09_axi_bready  ),

    .m09_axi_arid    ( m09_axi_arid    ),
    .m09_axi_arvalid ( m09_axi_arvalid ),
    .m09_axi_arready ( m09_axi_arready ),
    .m09_axi_araddr  ( m09_axi_araddr  ),
    .m09_axi_arlen   ( m09_axi_arlen   ),
    .m09_axi_rid     ( m09_axi_rid     ),
    .m09_axi_rvalid  ( m09_axi_rvalid  ),
    .m09_axi_rready  ( m09_axi_rready  ),
    .m09_axi_rdata   ( m09_axi_rdata   ),
    .m09_axi_rlast   ( m09_axi_rlast   ),

    .m10_axi_awid    ( m10_axi_awid    ),
    .m10_axi_awvalid ( m10_axi_awvalid ),
    .m10_axi_awready ( m10_axi_awready ),
    .m10_axi_awaddr  ( m10_axi_awaddr  ),
    .m10_axi_awlen   ( m10_axi_awlen   ),
    .m10_axi_wvalid  ( m10_axi_wvalid  ),
    .m10_axi_wready  ( m10_axi_wready  ),
    .m10_axi_wdata   ( m10_axi_wdata   ),
    .m10_axi_wstrb   ( m10_axi_wstrb   ),
    .m10_axi_wlast   ( m10_axi_wlast   ),
    .m10_axi_bid     ( m10_axi_bid     ),
    .m10_axi_bvalid  ( m10_axi_bvalid  ),
    .m10_axi_bready  ( m10_axi_bready  ),

    .m10_axi_arid    ( m10_axi_arid    ),
    .m10_axi_arvalid ( m10_axi_arvalid ),
    .m10_axi_arready ( m10_axi_arready ),
    .m10_axi_araddr  ( m10_axi_araddr  ),
    .m10_axi_arlen   ( m10_axi_arlen   ),
    .m10_axi_rid     ( m10_axi_rid     ),
    .m10_axi_rvalid  ( m10_axi_rvalid  ),
    .m10_axi_rready  ( m10_axi_rready  ),
    .m10_axi_rdata   ( m10_axi_rdata   ),
    .m10_axi_rlast   ( m10_axi_rlast   ),

    .m11_axi_awid    ( m11_axi_awid    ),
    .m11_axi_awvalid ( m11_axi_awvalid ),
    .m11_axi_awready ( m11_axi_awready ),
    .m11_axi_awaddr  ( m11_axi_awaddr  ),
    .m11_axi_awlen   ( m11_axi_awlen   ),
    .m11_axi_wvalid  ( m11_axi_wvalid  ),
    .m11_axi_wready  ( m11_axi_wready  ),
    .m11_axi_wdata   ( m11_axi_wdata   ),
    .m11_axi_wstrb   ( m11_axi_wstrb   ),
    .m11_axi_wlast   ( m11_axi_wlast   ),
    .m11_axi_bid     ( m11_axi_bid     ),
    .m11_axi_bvalid  ( m11_axi_bvalid  ),
    .m11_axi_bready  ( m11_axi_bready  ),

    .m11_axi_arid    ( m11_axi_arid    ),
    .m11_axi_arvalid ( m11_axi_arvalid ),
    .m11_axi_arready ( m11_axi_arready ),
    .m11_axi_araddr  ( m11_axi_araddr  ),
    .m11_axi_arlen   ( m11_axi_arlen   ),
    .m11_axi_rid     ( m11_axi_rid     ),
    .m11_axi_rvalid  ( m11_axi_rvalid  ),
    .m11_axi_rready  ( m11_axi_rready  ),
    .m11_axi_rdata   ( m11_axi_rdata   ),
    .m11_axi_rlast   ( m11_axi_rlast   ),

    .m12_axi_awid    ( m12_axi_awid    ),
    .m12_axi_awvalid ( m12_axi_awvalid ),
    .m12_axi_awready ( m12_axi_awready ),
    .m12_axi_awaddr  ( m12_axi_awaddr  ),
    .m12_axi_awlen   ( m12_axi_awlen   ),
    .m12_axi_wvalid  ( m12_axi_wvalid  ),
    .m12_axi_wready  ( m12_axi_wready  ),
    .m12_axi_wdata   ( m12_axi_wdata   ),
    .m12_axi_wstrb   ( m12_axi_wstrb   ),
    .m12_axi_wlast   ( m12_axi_wlast   ),
    .m12_axi_bid     ( m12_axi_bid     ),
    .m12_axi_bvalid  ( m12_axi_bvalid  ),
    .m12_axi_bready  ( m12_axi_bready  ),

    .m12_axi_arid    ( m12_axi_arid    ),
    .m12_axi_arvalid ( m12_axi_arvalid ),
    .m12_axi_arready ( m12_axi_arready ),
    .m12_axi_araddr  ( m12_axi_araddr  ),
    .m12_axi_arlen   ( m12_axi_arlen   ),
    .m12_axi_rid     ( m12_axi_rid     ),
    .m12_axi_rvalid  ( m12_axi_rvalid  ),
    .m12_axi_rready  ( m12_axi_rready  ),
    .m12_axi_rdata   ( m12_axi_rdata   ),
    .m12_axi_rlast   ( m12_axi_rlast   ),

    .m13_axi_awid    ( m13_axi_awid    ),
    .m13_axi_awvalid ( m13_axi_awvalid ),
    .m13_axi_awready ( m13_axi_awready ),
    .m13_axi_awaddr  ( m13_axi_awaddr  ),
    .m13_axi_awlen   ( m13_axi_awlen   ),
    .m13_axi_wvalid  ( m13_axi_wvalid  ),
    .m13_axi_wready  ( m13_axi_wready  ),
    .m13_axi_wdata   ( m13_axi_wdata   ),
    .m13_axi_wstrb   ( m13_axi_wstrb   ),
    .m13_axi_wlast   ( m13_axi_wlast   ),
    .m13_axi_bid     ( m13_axi_bid     ),
    .m13_axi_bvalid  ( m13_axi_bvalid  ),
    .m13_axi_bready  ( m13_axi_bready  ),

    .m13_axi_arid    ( m13_axi_arid    ),
    .m13_axi_arvalid ( m13_axi_arvalid ),
    .m13_axi_arready ( m13_axi_arready ),
    .m13_axi_araddr  ( m13_axi_araddr  ),
    .m13_axi_arlen   ( m13_axi_arlen   ),
    .m13_axi_rid     ( m13_axi_rid     ),
    .m13_axi_rvalid  ( m13_axi_rvalid  ),
    .m13_axi_rready  ( m13_axi_rready  ),
    .m13_axi_rdata   ( m13_axi_rdata   ),
    .m13_axi_rlast   ( m13_axi_rlast   ),

    .m14_axi_awid    ( m14_axi_awid    ),
    .m14_axi_awvalid ( m14_axi_awvalid ),
    .m14_axi_awready ( m14_axi_awready ),
    .m14_axi_awaddr  ( m14_axi_awaddr  ),
    .m14_axi_awlen   ( m14_axi_awlen   ),
    .m14_axi_wvalid  ( m14_axi_wvalid  ),
    .m14_axi_wready  ( m14_axi_wready  ),
    .m14_axi_wdata   ( m14_axi_wdata   ),
    .m14_axi_wstrb   ( m14_axi_wstrb   ),
    .m14_axi_wlast   ( m14_axi_wlast   ),
    .m14_axi_bid     ( m14_axi_bid     ),
    .m14_axi_bvalid  ( m14_axi_bvalid  ),
    .m14_axi_bready  ( m14_axi_bready  ),

    .m14_axi_arid    ( m14_axi_arid    ),
    .m14_axi_arvalid ( m14_axi_arvalid ),
    .m14_axi_arready ( m14_axi_arready ),
    .m14_axi_araddr  ( m14_axi_araddr  ),
    .m14_axi_arlen   ( m14_axi_arlen   ),
    .m14_axi_rid     ( m14_axi_rid     ),
    .m14_axi_rvalid  ( m14_axi_rvalid  ),
    .m14_axi_rready  ( m14_axi_rready  ),
    .m14_axi_rdata   ( m14_axi_rdata   ),
    .m14_axi_rlast   ( m14_axi_rlast   ),

    .m15_axi_awid    ( m15_axi_awid    ),
    .m15_axi_awvalid ( m15_axi_awvalid ),
    .m15_axi_awready ( m15_axi_awready ),
    .m15_axi_awaddr  ( m15_axi_awaddr  ),
    .m15_axi_awlen   ( m15_axi_awlen   ),
    .m15_axi_wvalid  ( m15_axi_wvalid  ),
    .m15_axi_wready  ( m15_axi_wready  ),
    .m15_axi_wdata   ( m15_axi_wdata   ),
    .m15_axi_wstrb   ( m15_axi_wstrb   ),
    .m15_axi_wlast   ( m15_axi_wlast   ),
    .m15_axi_bid     ( m15_axi_bid     ),
    .m15_axi_bvalid  ( m15_axi_bvalid  ),
    .m15_axi_bready  ( m15_axi_bready  ),

    .m15_axi_arid    ( m15_axi_arid    ),
    .m15_axi_arvalid ( m15_axi_arvalid ),
    .m15_axi_arready ( m15_axi_arready ),
    .m15_axi_araddr  ( m15_axi_araddr  ),
    .m15_axi_arlen   ( m15_axi_arlen   ),
    .m15_axi_rid     ( m15_axi_rid     ),
    .m15_axi_rvalid  ( m15_axi_rvalid  ),
    .m15_axi_rready  ( m15_axi_rready  ),
    .m15_axi_rdata   ( m15_axi_rdata   ),
    .m15_axi_rlast   ( m15_axi_rlast   ),

    .m16_axi_awid    ( m16_axi_awid    ),
    .m16_axi_awvalid ( m16_axi_awvalid ),
    .m16_axi_awready ( m16_axi_awready ),
    .m16_axi_awaddr  ( m16_axi_awaddr  ),
    .m16_axi_awlen   ( m16_axi_awlen   ),
    .m16_axi_wvalid  ( m16_axi_wvalid  ),
    .m16_axi_wready  ( m16_axi_wready  ),
    .m16_axi_wdata   ( m16_axi_wdata   ),
    .m16_axi_wstrb   ( m16_axi_wstrb   ),
    .m16_axi_wlast   ( m16_axi_wlast   ),
    .m16_axi_bid     ( m16_axi_bid     ),
    .m16_axi_bvalid  ( m16_axi_bvalid  ),
    .m16_axi_bready  ( m16_axi_bready  ),

    .m16_axi_arid    ( m16_axi_arid    ),
    .m16_axi_arvalid ( m16_axi_arvalid ),
    .m16_axi_arready ( m16_axi_arready ),
    .m16_axi_araddr  ( m16_axi_araddr  ),
    .m16_axi_arlen   ( m16_axi_arlen   ),
    .m16_axi_rid     ( m16_axi_rid     ),
    .m16_axi_rvalid  ( m16_axi_rvalid  ),
    .m16_axi_rready  ( m16_axi_rready  ),
    .m16_axi_rdata   ( m16_axi_rdata   ),
    .m16_axi_rlast   ( m16_axi_rlast   ),

    .m17_axi_awid    ( m17_axi_awid    ),
    .m17_axi_awvalid ( m17_axi_awvalid ),
    .m17_axi_awready ( m17_axi_awready ),
    .m17_axi_awaddr  ( m17_axi_awaddr  ),
    .m17_axi_awlen   ( m17_axi_awlen   ),
    .m17_axi_wvalid  ( m17_axi_wvalid  ),
    .m17_axi_wready  ( m17_axi_wready  ),
    .m17_axi_wdata   ( m17_axi_wdata   ),
    .m17_axi_wstrb   ( m17_axi_wstrb   ),
    .m17_axi_wlast   ( m17_axi_wlast   ),
    .m17_axi_bid     ( m17_axi_bid     ),
    .m17_axi_bvalid  ( m17_axi_bvalid  ),
    .m17_axi_bready  ( m17_axi_bready  ),

    .m17_axi_arid    ( m17_axi_arid    ),
    .m17_axi_arvalid ( m17_axi_arvalid ),
    .m17_axi_arready ( m17_axi_arready ),
    .m17_axi_araddr  ( m17_axi_araddr  ),
    .m17_axi_arlen   ( m17_axi_arlen   ),
    .m17_axi_rid     ( m17_axi_rid     ),
    .m17_axi_rvalid  ( m17_axi_rvalid  ),
    .m17_axi_rready  ( m17_axi_rready  ),
    .m17_axi_rdata   ( m17_axi_rdata   ),
    .m17_axi_rlast   ( m17_axi_rlast   ),

    .m18_axi_awid    ( m18_axi_awid    ),
    .m18_axi_awvalid ( m18_axi_awvalid ),
    .m18_axi_awready ( m18_axi_awready ),
    .m18_axi_awaddr  ( m18_axi_awaddr  ),
    .m18_axi_awlen   ( m18_axi_awlen   ),
    .m18_axi_wvalid  ( m18_axi_wvalid  ),
    .m18_axi_wready  ( m18_axi_wready  ),
    .m18_axi_wdata   ( m18_axi_wdata   ),
    .m18_axi_wstrb   ( m18_axi_wstrb   ),
    .m18_axi_wlast   ( m18_axi_wlast   ),
    .m18_axi_bid     ( m18_axi_bid     ),
    .m18_axi_bvalid  ( m18_axi_bvalid  ),
    .m18_axi_bready  ( m18_axi_bready  ),

    .m18_axi_arid    ( m18_axi_arid    ),
    .m18_axi_arvalid ( m18_axi_arvalid ),
    .m18_axi_arready ( m18_axi_arready ),
    .m18_axi_araddr  ( m18_axi_araddr  ),
    .m18_axi_arlen   ( m18_axi_arlen   ),
    .m18_axi_rid     ( m18_axi_rid     ),
    .m18_axi_rvalid  ( m18_axi_rvalid  ),
    .m18_axi_rready  ( m18_axi_rready  ),
    .m18_axi_rdata   ( m18_axi_rdata   ),
    .m18_axi_rlast   ( m18_axi_rlast   ),

    .m19_axi_awid    ( m19_axi_awid    ),
    .m19_axi_awvalid ( m19_axi_awvalid ),
    .m19_axi_awready ( m19_axi_awready ),
    .m19_axi_awaddr  ( m19_axi_awaddr  ),
    .m19_axi_awlen   ( m19_axi_awlen   ),
    .m19_axi_wvalid  ( m19_axi_wvalid  ),
    .m19_axi_wready  ( m19_axi_wready  ),
    .m19_axi_wdata   ( m19_axi_wdata   ),
    .m19_axi_wstrb   ( m19_axi_wstrb   ),
    .m19_axi_wlast   ( m19_axi_wlast   ),
    .m19_axi_bid     ( m19_axi_bid     ),
    .m19_axi_bvalid  ( m19_axi_bvalid  ),
    .m19_axi_bready  ( m19_axi_bready  ),

    .m19_axi_arid    ( m19_axi_arid    ),
    .m19_axi_arvalid ( m19_axi_arvalid ),
    .m19_axi_arready ( m19_axi_arready ),
    .m19_axi_araddr  ( m19_axi_araddr  ),
    .m19_axi_arlen   ( m19_axi_arlen   ),
    .m19_axi_rid     ( m19_axi_rid     ),
    .m19_axi_rvalid  ( m19_axi_rvalid  ),
    .m19_axi_rready  ( m19_axi_rready  ),
    .m19_axi_rdata   ( m19_axi_rdata   ),
    .m19_axi_rlast   ( m19_axi_rlast   ),

    .m20_axi_awid    ( m20_axi_awid    ),
    .m20_axi_awvalid ( m20_axi_awvalid ),
    .m20_axi_awready ( m20_axi_awready ),
    .m20_axi_awaddr  ( m20_axi_awaddr  ),
    .m20_axi_awlen   ( m20_axi_awlen   ),
    .m20_axi_wvalid  ( m20_axi_wvalid  ),
    .m20_axi_wready  ( m20_axi_wready  ),
    .m20_axi_wdata   ( m20_axi_wdata   ),
    .m20_axi_wstrb   ( m20_axi_wstrb   ),
    .m20_axi_wlast   ( m20_axi_wlast   ),
    .m20_axi_bid     ( m20_axi_bid     ),
    .m20_axi_bvalid  ( m20_axi_bvalid  ),
    .m20_axi_bready  ( m20_axi_bready  ),

    .m20_axi_arid    ( m20_axi_arid    ),
    .m20_axi_arvalid ( m20_axi_arvalid ),
    .m20_axi_arready ( m20_axi_arready ),
    .m20_axi_araddr  ( m20_axi_araddr  ),
    .m20_axi_arlen   ( m20_axi_arlen   ),
    .m20_axi_rid     ( m20_axi_rid     ),
    .m20_axi_rvalid  ( m20_axi_rvalid  ),
    .m20_axi_rready  ( m20_axi_rready  ),
    .m20_axi_rdata   ( m20_axi_rdata   ),
    .m20_axi_rlast   ( m20_axi_rlast   ),

    .m21_axi_awid    ( m21_axi_awid    ),
    .m21_axi_awvalid ( m21_axi_awvalid ),
    .m21_axi_awready ( m21_axi_awready ),
    .m21_axi_awaddr  ( m21_axi_awaddr  ),
    .m21_axi_awlen   ( m21_axi_awlen   ),
    .m21_axi_wvalid  ( m21_axi_wvalid  ),
    .m21_axi_wready  ( m21_axi_wready  ),
    .m21_axi_wdata   ( m21_axi_wdata   ),
    .m21_axi_wstrb   ( m21_axi_wstrb   ),
    .m21_axi_wlast   ( m21_axi_wlast   ),
    .m21_axi_bid     ( m21_axi_bid     ),
    .m21_axi_bvalid  ( m21_axi_bvalid  ),
    .m21_axi_bready  ( m21_axi_bready  ),

    .m21_axi_arid    ( m21_axi_arid    ),
    .m21_axi_arvalid ( m21_axi_arvalid ),
    .m21_axi_arready ( m21_axi_arready ),
    .m21_axi_araddr  ( m21_axi_araddr  ),
    .m21_axi_arlen   ( m21_axi_arlen   ),
    .m21_axi_rid     ( m21_axi_rid     ),
    .m21_axi_rvalid  ( m21_axi_rvalid  ),
    .m21_axi_rready  ( m21_axi_rready  ),
    .m21_axi_rdata   ( m21_axi_rdata   ),
    .m21_axi_rlast   ( m21_axi_rlast   ),

    .m22_axi_awid    ( m22_axi_awid    ),
    .m22_axi_awvalid ( m22_axi_awvalid ),
    .m22_axi_awready ( m22_axi_awready ),
    .m22_axi_awaddr  ( m22_axi_awaddr  ),
    .m22_axi_awlen   ( m22_axi_awlen   ),
    .m22_axi_wvalid  ( m22_axi_wvalid  ),
    .m22_axi_wready  ( m22_axi_wready  ),
    .m22_axi_wdata   ( m22_axi_wdata   ),
    .m22_axi_wstrb   ( m22_axi_wstrb   ),
    .m22_axi_wlast   ( m22_axi_wlast   ),
    .m22_axi_bid     ( m22_axi_bid     ),
    .m22_axi_bvalid  ( m22_axi_bvalid  ),
    .m22_axi_bready  ( m22_axi_bready  ),

    .m22_axi_arid    ( m22_axi_arid    ),
    .m22_axi_arvalid ( m22_axi_arvalid ),
    .m22_axi_arready ( m22_axi_arready ),
    .m22_axi_araddr  ( m22_axi_araddr  ),
    .m22_axi_arlen   ( m22_axi_arlen   ),
    .m22_axi_rid     ( m22_axi_rid     ),
    .m22_axi_rvalid  ( m22_axi_rvalid  ),
    .m22_axi_rready  ( m22_axi_rready  ),
    .m22_axi_rdata   ( m22_axi_rdata   ),
    .m22_axi_rlast   ( m22_axi_rlast   ),

    .m23_axi_awid    ( m23_axi_awid    ),
    .m23_axi_awvalid ( m23_axi_awvalid ),
    .m23_axi_awready ( m23_axi_awready ),
    .m23_axi_awaddr  ( m23_axi_awaddr  ),
    .m23_axi_awlen   ( m23_axi_awlen   ),
    .m23_axi_wvalid  ( m23_axi_wvalid  ),
    .m23_axi_wready  ( m23_axi_wready  ),
    .m23_axi_wdata   ( m23_axi_wdata   ),
    .m23_axi_wstrb   ( m23_axi_wstrb   ),
    .m23_axi_wlast   ( m23_axi_wlast   ),
    .m23_axi_bid     ( m23_axi_bid     ),
    .m23_axi_bvalid  ( m23_axi_bvalid  ),
    .m23_axi_bready  ( m23_axi_bready  ),

    .m23_axi_arid    ( m23_axi_arid    ),
    .m23_axi_arvalid ( m23_axi_arvalid ),
    .m23_axi_arready ( m23_axi_arready ),
    .m23_axi_araddr  ( m23_axi_araddr  ),
    .m23_axi_arlen   ( m23_axi_arlen   ),
    .m23_axi_rid     ( m23_axi_rid     ),
    .m23_axi_rvalid  ( m23_axi_rvalid  ),
    .m23_axi_rready  ( m23_axi_rready  ),
    .m23_axi_rdata   ( m23_axi_rdata   ),
    .m23_axi_rlast   ( m23_axi_rlast   ),

    .m24_axi_awid    ( m24_axi_awid    ),
    .m24_axi_awvalid ( m24_axi_awvalid ),
    .m24_axi_awready ( m24_axi_awready ),
    .m24_axi_awaddr  ( m24_axi_awaddr  ),
    .m24_axi_awlen   ( m24_axi_awlen   ),
    .m24_axi_wvalid  ( m24_axi_wvalid  ),
    .m24_axi_wready  ( m24_axi_wready  ),
    .m24_axi_wdata   ( m24_axi_wdata   ),
    .m24_axi_wstrb   ( m24_axi_wstrb   ),
    .m24_axi_wlast   ( m24_axi_wlast   ),
    .m24_axi_bid     ( m24_axi_bid     ),
    .m24_axi_bvalid  ( m24_axi_bvalid  ),
    .m24_axi_bready  ( m24_axi_bready  ),

    .m24_axi_arid    ( m24_axi_arid    ),
    .m24_axi_arvalid ( m24_axi_arvalid ),
    .m24_axi_arready ( m24_axi_arready ),
    .m24_axi_araddr  ( m24_axi_araddr  ),
    .m24_axi_arlen   ( m24_axi_arlen   ),
    .m24_axi_rid     ( m24_axi_rid     ),
    .m24_axi_rvalid  ( m24_axi_rvalid  ),
    .m24_axi_rready  ( m24_axi_rready  ),
    .m24_axi_rdata   ( m24_axi_rdata   ),
    .m24_axi_rlast   ( m24_axi_rlast   ),

    .m25_axi_awid    ( m25_axi_awid    ),
    .m25_axi_awvalid ( m25_axi_awvalid ),
    .m25_axi_awready ( m25_axi_awready ),
    .m25_axi_awaddr  ( m25_axi_awaddr  ),
    .m25_axi_awlen   ( m25_axi_awlen   ),
    .m25_axi_wvalid  ( m25_axi_wvalid  ),
    .m25_axi_wready  ( m25_axi_wready  ),
    .m25_axi_wdata   ( m25_axi_wdata   ),
    .m25_axi_wstrb   ( m25_axi_wstrb   ),
    .m25_axi_wlast   ( m25_axi_wlast   ),
    .m25_axi_bid     ( m25_axi_bid     ),
    .m25_axi_bvalid  ( m25_axi_bvalid  ),
    .m25_axi_bready  ( m25_axi_bready  ),

    .m25_axi_arid    ( m25_axi_arid    ),
    .m25_axi_arvalid ( m25_axi_arvalid ),
    .m25_axi_arready ( m25_axi_arready ),
    .m25_axi_araddr  ( m25_axi_araddr  ),
    .m25_axi_arlen   ( m25_axi_arlen   ),
    .m25_axi_rid     ( m25_axi_rid     ),
    .m25_axi_rvalid  ( m25_axi_rvalid  ),
    .m25_axi_rready  ( m25_axi_rready  ),
    .m25_axi_rdata   ( m25_axi_rdata   ),
    .m25_axi_rlast   ( m25_axi_rlast   ),

    .m26_axi_awid    ( m26_axi_awid    ),
    .m26_axi_awvalid ( m26_axi_awvalid ),
    .m26_axi_awready ( m26_axi_awready ),
    .m26_axi_awaddr  ( m26_axi_awaddr  ),
    .m26_axi_awlen   ( m26_axi_awlen   ),
    .m26_axi_wvalid  ( m26_axi_wvalid  ),
    .m26_axi_wready  ( m26_axi_wready  ),
    .m26_axi_wdata   ( m26_axi_wdata   ),
    .m26_axi_wstrb   ( m26_axi_wstrb   ),
    .m26_axi_wlast   ( m26_axi_wlast   ),
    .m26_axi_bid     ( m26_axi_bid     ),
    .m26_axi_bvalid  ( m26_axi_bvalid  ),
    .m26_axi_bready  ( m26_axi_bready  ),

    .m26_axi_arid    ( m26_axi_arid    ),
    .m26_axi_arvalid ( m26_axi_arvalid ),
    .m26_axi_arready ( m26_axi_arready ),
    .m26_axi_araddr  ( m26_axi_araddr  ),
    .m26_axi_arlen   ( m26_axi_arlen   ),
    .m26_axi_rid     ( m26_axi_rid     ),
    .m26_axi_rvalid  ( m26_axi_rvalid  ),
    .m26_axi_rready  ( m26_axi_rready  ),
    .m26_axi_rdata   ( m26_axi_rdata   ),
    .m26_axi_rlast   ( m26_axi_rlast   ),

    .m27_axi_awid    ( m27_axi_awid    ),
    .m27_axi_awvalid ( m27_axi_awvalid ),
    .m27_axi_awready ( m27_axi_awready ),
    .m27_axi_awaddr  ( m27_axi_awaddr  ),
    .m27_axi_awlen   ( m27_axi_awlen   ),
    .m27_axi_wvalid  ( m27_axi_wvalid  ),
    .m27_axi_wready  ( m27_axi_wready  ),
    .m27_axi_wdata   ( m27_axi_wdata   ),
    .m27_axi_wstrb   ( m27_axi_wstrb   ),
    .m27_axi_wlast   ( m27_axi_wlast   ),
    .m27_axi_bid     ( m27_axi_bid     ),
    .m27_axi_bvalid  ( m27_axi_bvalid  ),
    .m27_axi_bready  ( m27_axi_bready  ),

    .m27_axi_arid    ( m27_axi_arid    ),
    .m27_axi_arvalid ( m27_axi_arvalid ),
    .m27_axi_arready ( m27_axi_arready ),
    .m27_axi_araddr  ( m27_axi_araddr  ),
    .m27_axi_arlen   ( m27_axi_arlen   ),
    .m27_axi_rid     ( m27_axi_rid     ),
    .m27_axi_rvalid  ( m27_axi_rvalid  ),
    .m27_axi_rready  ( m27_axi_rready  ),
    .m27_axi_rdata   ( m27_axi_rdata   ),
    .m27_axi_rlast   ( m27_axi_rlast   ),

    .m28_axi_awid    ( m28_axi_awid    ),
    .m28_axi_awvalid ( m28_axi_awvalid ),
    .m28_axi_awready ( m28_axi_awready ),
    .m28_axi_awaddr  ( m28_axi_awaddr  ),
    .m28_axi_awlen   ( m28_axi_awlen   ),
    .m28_axi_wvalid  ( m28_axi_wvalid  ),
    .m28_axi_wready  ( m28_axi_wready  ),
    .m28_axi_wdata   ( m28_axi_wdata   ),
    .m28_axi_wstrb   ( m28_axi_wstrb   ),
    .m28_axi_wlast   ( m28_axi_wlast   ),
    .m28_axi_bid     ( m28_axi_bid     ),
    .m28_axi_bvalid  ( m28_axi_bvalid  ),
    .m28_axi_bready  ( m28_axi_bready  ),

    .m28_axi_arid    ( m28_axi_arid    ),
    .m28_axi_arvalid ( m28_axi_arvalid ),
    .m28_axi_arready ( m28_axi_arready ),
    .m28_axi_araddr  ( m28_axi_araddr  ),
    .m28_axi_arlen   ( m28_axi_arlen   ),
    .m28_axi_rid     ( m28_axi_rid     ),
    .m28_axi_rvalid  ( m28_axi_rvalid  ),
    .m28_axi_rready  ( m28_axi_rready  ),
    .m28_axi_rdata   ( m28_axi_rdata   ),
    .m28_axi_rlast   ( m28_axi_rlast   ),

    .m29_axi_awid    ( m29_axi_awid    ),
    .m29_axi_awvalid ( m29_axi_awvalid ),
    .m29_axi_awready ( m29_axi_awready ),
    .m29_axi_awaddr  ( m29_axi_awaddr  ),
    .m29_axi_awlen   ( m29_axi_awlen   ),
    .m29_axi_wvalid  ( m29_axi_wvalid  ),
    .m29_axi_wready  ( m29_axi_wready  ),
    .m29_axi_wdata   ( m29_axi_wdata   ),
    .m29_axi_wstrb   ( m29_axi_wstrb   ),
    .m29_axi_wlast   ( m29_axi_wlast   ),
    .m29_axi_bid     ( m29_axi_bid     ),
    .m29_axi_bvalid  ( m29_axi_bvalid  ),
    .m29_axi_bready  ( m29_axi_bready  ),

    .m29_axi_arid    ( m29_axi_arid    ),
    .m29_axi_arvalid ( m29_axi_arvalid ),
    .m29_axi_arready ( m29_axi_arready ),
    .m29_axi_araddr  ( m29_axi_araddr  ),
    .m29_axi_arlen   ( m29_axi_arlen   ),
    .m29_axi_rid     ( m29_axi_rid     ),
    .m29_axi_rvalid  ( m29_axi_rvalid  ),
    .m29_axi_rready  ( m29_axi_rready  ),
    .m29_axi_rdata   ( m29_axi_rdata   ),
    .m29_axi_rlast   ( m29_axi_rlast   ),

    .m30_axi_awid    ( m30_axi_awid    ),
    .m30_axi_awvalid ( m30_axi_awvalid ),
    .m30_axi_awready ( m30_axi_awready ),
    .m30_axi_awaddr  ( m30_axi_awaddr  ),
    .m30_axi_awlen   ( m30_axi_awlen   ),
    .m30_axi_wvalid  ( m30_axi_wvalid  ),
    .m30_axi_wready  ( m30_axi_wready  ),
    .m30_axi_wdata   ( m30_axi_wdata   ),
    .m30_axi_wstrb   ( m30_axi_wstrb   ),
    .m30_axi_wlast   ( m30_axi_wlast   ),
    .m30_axi_bid     ( m30_axi_bid     ),
    .m30_axi_bvalid  ( m30_axi_bvalid  ),
    .m30_axi_bready  ( m30_axi_bready  ),

    .m30_axi_arid    ( m30_axi_arid    ),
    .m30_axi_arvalid ( m30_axi_arvalid ),
    .m30_axi_arready ( m30_axi_arready ),
    .m30_axi_araddr  ( m30_axi_araddr  ),
    .m30_axi_arlen   ( m30_axi_arlen   ),
    .m30_axi_rid     ( m30_axi_rid     ),
    .m30_axi_rvalid  ( m30_axi_rvalid  ),
    .m30_axi_rready  ( m30_axi_rready  ),
    .m30_axi_rdata   ( m30_axi_rdata   ),
    .m30_axi_rlast   ( m30_axi_rlast   ),

    .m31_axi_awid    ( m31_axi_awid    ),
    .m31_axi_awvalid ( m31_axi_awvalid ),
    .m31_axi_awready ( m31_axi_awready ),
    .m31_axi_awaddr  ( m31_axi_awaddr  ),
    .m31_axi_awlen   ( m31_axi_awlen   ),
    .m31_axi_wvalid  ( m31_axi_wvalid  ),
    .m31_axi_wready  ( m31_axi_wready  ),
    .m31_axi_wdata   ( m31_axi_wdata   ),
    .m31_axi_wstrb   ( m31_axi_wstrb   ),
    .m31_axi_wlast   ( m31_axi_wlast   ),
    .m31_axi_bid     ( m31_axi_bid     ),
    .m31_axi_bvalid  ( m31_axi_bvalid  ),
    .m31_axi_bready  ( m31_axi_bready  ),

    .m31_axi_arid    ( m31_axi_arid    ),
    .m31_axi_arvalid ( m31_axi_arvalid ),
    .m31_axi_arready ( m31_axi_arready ),
    .m31_axi_araddr  ( m31_axi_araddr  ),
    .m31_axi_arlen   ( m31_axi_arlen   ),
    .m31_axi_rid     ( m31_axi_rid     ),
    .m31_axi_rvalid  ( m31_axi_rvalid  ),
    .m31_axi_rready  ( m31_axi_rready  ),
    .m31_axi_rdata   ( m31_axi_rdata   ),
    .m31_axi_rlast   ( m31_axi_rlast   ),

    .m32_axi_awid    ( m32_axi_awid    ),
    .m32_axi_awvalid ( m32_axi_awvalid ),
    .m32_axi_awready ( m32_axi_awready ),
    .m32_axi_awaddr  ( m32_axi_awaddr  ),
    .m32_axi_awlen   ( m32_axi_awlen   ),
    .m32_axi_wvalid  ( m32_axi_wvalid  ),
    .m32_axi_wready  ( m32_axi_wready  ),
    .m32_axi_wdata   ( m32_axi_wdata   ),
    .m32_axi_wstrb   ( m32_axi_wstrb   ),
    .m32_axi_wlast   ( m32_axi_wlast   ),
    .m32_axi_bid     ( m32_axi_bid     ),
    .m32_axi_bvalid  ( m32_axi_bvalid  ),
    .m32_axi_bready  ( m32_axi_bready  ),

    .m32_axi_arid    ( m32_axi_arid    ),
    .m32_axi_arvalid ( m32_axi_arvalid ),
    .m32_axi_arready ( m32_axi_arready ),
    .m32_axi_araddr  ( m32_axi_araddr  ),
    .m32_axi_arlen   ( m32_axi_arlen   ),
    .m32_axi_rid     ( m32_axi_rid     ),
    .m32_axi_rvalid  ( m32_axi_rvalid  ),
    .m32_axi_rready  ( m32_axi_rready  ),
    .m32_axi_rdata   ( m32_axi_rdata   ),
    .m32_axi_rlast   ( m32_axi_rlast   ),

    .ap_start        ( ap_start        ),
    .ap_done         ( ap_done         ),
    .ap_idle         ( ap_idle         ),
    .scalar00        ( scalar00        ),
    .scalar01        ( scalar01        ),
    .scalar02        ( scalar02        ),
    .scalar03        ( scalar03        ),
    .axi00_ptr0      ( axi00_ptr0      ),
    .axi01_ptr0      ( axi01_ptr0      ),
    .axi02_ptr0      ( axi02_ptr0      ),
    .axi03_ptr0      ( axi03_ptr0      ),
    .axi04_ptr0      ( axi04_ptr0      ),
    .axi05_ptr0      ( axi05_ptr0      ),
    .axi06_ptr0      ( axi06_ptr0      ),
    .axi07_ptr0      ( axi07_ptr0      ),
    .axi08_ptr0      ( axi08_ptr0      ),
    .axi09_ptr0      ( axi09_ptr0      ),
    .axi10_ptr0      ( axi10_ptr0      ),
    .axi11_ptr0      ( axi11_ptr0      ),
    .axi12_ptr0      ( axi12_ptr0      ),
    .axi13_ptr0      ( axi13_ptr0      ),
    .axi14_ptr0      ( axi14_ptr0      ),
    .axi15_ptr0      ( axi15_ptr0      ),
    .axi16_ptr0      ( axi16_ptr0      ),
    .axi17_ptr0      ( axi17_ptr0      ),
    .axi18_ptr0      ( axi18_ptr0      ),
    .axi19_ptr0      ( axi19_ptr0      ),
    .axi20_ptr0      ( axi20_ptr0      ),
    .axi21_ptr0      ( axi21_ptr0      ),
    .axi22_ptr0      ( axi22_ptr0      ),
    .axi23_ptr0      ( axi23_ptr0      ),
    .axi24_ptr0      ( axi24_ptr0      ),
    .axi25_ptr0      ( axi25_ptr0      ),
    .axi26_ptr0      ( axi26_ptr0      ),
    .axi27_ptr0      ( axi27_ptr0      ),
    .axi28_ptr0      ( axi28_ptr0      ),
    .axi29_ptr0      ( axi29_ptr0      ),
    .axi30_ptr0      ( axi30_ptr0      ),
    .axi31_ptr0      ( axi31_ptr0      ),
    .axi32_ptr0      ( axi32_ptr0      )
);

endmodule: krnl_xbtest
`default_nettype wire
