HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(88);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/88||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(89);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/89||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(90);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/90||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(91);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/91||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(92);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/92||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(93);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/93||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(94);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/94||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(95);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/95||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(96);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/96||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(97);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/97||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(98);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/98||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(99);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/99||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(100);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/100||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(101);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/101||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(102);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/102||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(103);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/103||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(104);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/104||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(105);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/105||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(106);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/106||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(107);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/107||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(108);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/108||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(109);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/109||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(110);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/110||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(111);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/111||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(112);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/112||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(113);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/113||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(114);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/114||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(115);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/115||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(116);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/116||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(117);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/117||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system.srr(118);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/118||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(131);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/131||cdh_tsat5_system_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(132);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/132||cdh_tsat5_system_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(133);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/133||cdh_tsat5_system_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system.srr(134);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/134||cdh_tsat5_system_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(136);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/136||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(137);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/137||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(138);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/138||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system.srr(139);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/139||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(279);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/279||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(284);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/284||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(285);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/285||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(286);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/286||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(287);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/287||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(288);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/288||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(289);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/289||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(290);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/290||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(291);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/291||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(292);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/292||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(293);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/293||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(294);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/294||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system.srr(295);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/295||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 39 sequential elements including cdh_tsat5_system_sb_0.cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(336);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/336||cdh_tsat5_system_sb_mss.v(236);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb_mss\cdh_tsat5_system_sb_mss.v'/linenumber/236
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system.srr(337);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/337||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(398);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/398||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(399);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/399||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(400);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/400||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(401);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/401||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(402);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/402||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(403);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/403||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(404);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/404||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(405);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/405||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(406);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/406||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance cdh_tsat5_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance cdh_tsat5_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system.srr(407);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/407||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||cdh_tsat5_system.srr(533);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/533||cdh_tsat5_system_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\work\umsats\tsat5\libero\cdh-tsat5-libero\component\work\cdh_tsat5_system_sb\ccc_0\cdh_tsat5_system_sb_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"||cdh_tsat5_system.srr(534);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/534||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:cdh_tsat5_system_sb_0.CCC_0.GL0_net"||cdh_tsat5_system.srr(535);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/535||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cdh_tsat5_system.srr(549);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/549||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cdh_tsat5_system.srr(551);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/551||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||cdh_tsat5_system.srr(567);liberoaction://cross_probe/hdl/file/'C:\Work\UMSATS\TSAT5\Libero\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srr'/linenumber/567||null;null
Implementation;Place and Route;RootName:cdh_tsat5_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||cdh_tsat5_system_layout_log.log;liberoaction://open_report/file/cdh_tsat5_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||cdh_tsat5_system_generateBitstream.log;liberoaction://open_report/file/cdh_tsat5_system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:cdh_tsat5_system
