
module n_bit_register(width : integer)
    in: Clk, In[width];
    out: Out[width];
start
    for local i : integer = 0; i < width; i = i+1 start1
        local ff = flipflop():

        set_ff_data(ff, in.In[i]);
        set_ff_clk(ff, in.Clk);
        out.Out[i] = get_ff_output(ff);
    end
end
