<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: arm-linux-ohos/asm/kvm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API Reference
   &#160;<span id="projectnumber">2.1.1.21</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('arm-linux-ohos_2asm_2kvm_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">kvm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> ***   This header was automatically generated from a Linux kernel header</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> ***   of the same name, to make information necessary for userspace to</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ***   call into the kernel available to libc.  It contains only constants,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> ***   structures, and macros generated from the original header, and thus,</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> ***   contains no copyrightable information.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> ***   To edit the content of this header, modify the corresponding</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> ***   source file (e.g. under external/kernel-headers/original/) then</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> ***   run bionic/libc/kernel/tools/update_all.py</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> ***   Any manual change here will be lost the next time this script will</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> ***   be run. You&#39;ve been warned!</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __ARM_KVM_H__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __ARM_KVM_H__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;linux/types.h&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;linux/psci.h&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;asm/ptrace.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define __KVM_HAVE_GUEST_DEBUG</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define __KVM_HAVE_IRQ_LINE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define __KVM_HAVE_READONLY_MEM</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define __KVM_HAVE_VCPU_EVENTS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define KVM_COALESCED_MMIO_PAGE_OFFSET 1</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define KVM_REG_SIZE(id) (1U &lt;&lt; (((id) &amp; KVM_REG_SIZE_MASK) &gt;&gt; KVM_REG_SIZE_SHIFT))</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define KVM_ARM_SVC_sp svc_regs[0]</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define KVM_ARM_SVC_lr svc_regs[1]</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define KVM_ARM_SVC_spsr svc_regs[2]</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define KVM_ARM_ABT_sp abt_regs[0]</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define KVM_ARM_ABT_lr abt_regs[1]</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define KVM_ARM_ABT_spsr abt_regs[2]</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define KVM_ARM_UND_sp und_regs[0]</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define KVM_ARM_UND_lr und_regs[1]</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define KVM_ARM_UND_spsr und_regs[2]</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_sp irq_regs[0]</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_lr irq_regs[1]</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_spsr irq_regs[2]</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_r8 fiq_regs[0]</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_r9 fiq_regs[1]</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_r10 fiq_regs[2]</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_fp fiq_regs[3]</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_ip fiq_regs[4]</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_sp fiq_regs[5]</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_lr fiq_regs[6]</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define KVM_ARM_FIQ_spsr fiq_regs[7]</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__regs.html">kvm_regs</a> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">struct </span><a class="code" href="structpt__regs.html">pt_regs</a> usr_regs;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> svc_regs[3];</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> abt_regs[3];</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> und_regs[3];</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> irq_regs[3];</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fiq_regs[8];</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define KVM_ARM_TARGET_CORTEX_A15 0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define KVM_ARM_TARGET_CORTEX_A7 1</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define KVM_ARM_NUM_TARGETS 2</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define KVM_ARM_DEVICE_TYPE_SHIFT 0</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define KVM_ARM_DEVICE_TYPE_MASK (0xffff &lt;&lt; KVM_ARM_DEVICE_TYPE_SHIFT)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define KVM_ARM_DEVICE_ID_SHIFT 16</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define KVM_ARM_DEVICE_ID_MASK (0xffff &lt;&lt; KVM_ARM_DEVICE_ID_SHIFT)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define KVM_ARM_DEVICE_VGIC_V2 0</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define KVM_VGIC_V2_ADDR_TYPE_DIST 0</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define KVM_VGIC_V2_ADDR_TYPE_CPU 1</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define KVM_VGIC_V2_DIST_SIZE 0x1000</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define KVM_VGIC_V2_CPU_SIZE 0x2000</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_ADDR_TYPE_DIST 2</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_ADDR_TYPE_REDIST 3</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define KVM_VGIC_ITS_ADDR_TYPE 4</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_ADDR_TYPE_REDIST_REGION 5</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_DIST_SIZE SZ_64K</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_REDIST_SIZE (2 * SZ_64K)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define KVM_VGIC_V3_ITS_SIZE (2 * SZ_64K)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_POWER_OFF 0</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_PSCI_0_2 1</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__vcpu__init.html">kvm_vcpu_init</a> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  __u32 target;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  __u32 features[7];</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__sregs.html">kvm_sregs</a> {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__fpu.html">kvm_fpu</a> {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__guest__debug__arch.html">kvm_guest_debug_arch</a> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;};</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__debug__exit__arch.html">kvm_debug_exit_arch</a> {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__sync__regs.html">kvm_sync_regs</a> {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  __u64 device_irq_level;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;};</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__arch__memory__slot.html">kvm_arch_memory_slot</a> {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;};</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">struct </span><a class="code" href="structkvm__vcpu__events.html">kvm_vcpu_events</a> {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    __u8 serror_pending;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __u8 serror_has_esr;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    __u8 pad[6];</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __u64 serror_esr;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  } exception;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  __u32 reserved[12];</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_COPROC_MASK 0x000000000FFF0000</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_COPROC_SHIFT 16</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_32_OPC2_MASK 0x0000000000000007</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_32_OPC2_SHIFT 0</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_OPC1_MASK 0x0000000000000078</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_OPC1_SHIFT 3</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_CRM_MASK 0x0000000000000780</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_CRM_SHIFT 7</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_32_CRN_MASK 0x0000000000007800</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_32_CRN_SHIFT 11</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_SECURE_MASK 0x0000000010000000</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_SECURE_SHIFT 28</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ARM_CP15_REG_SHIFT_MASK(x,n) (((x) &lt;&lt; KVM_REG_ARM_ ##n ##_SHIFT) &amp; KVM_REG_ARM_ ##n ##_MASK)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define __ARM_CP15_REG(op1,crn,crm,op2) (KVM_REG_ARM | (15 &lt;&lt; KVM_REG_ARM_COPROC_SHIFT) | ARM_CP15_REG_SHIFT_MASK(op1, OPC1) | ARM_CP15_REG_SHIFT_MASK(crn, 32_CRN) | ARM_CP15_REG_SHIFT_MASK(crm, CRM) | ARM_CP15_REG_SHIFT_MASK(op2, 32_OPC2))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ARM_CP15_REG32(...) (__ARM_CP15_REG(__VA_ARGS__) | KVM_REG_SIZE_U32)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define __ARM_CP15_REG64(op1,crm) (__ARM_CP15_REG(op1, 0, crm, 0) | KVM_REG_SIZE_U64)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ARM_CP15_REG64(...) __ARM_CP15_REG64(__VA_ARGS__)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_PTIMER_CTL ARM_CP15_REG32(0, 14, 2, 1)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_PTIMER_CNT ARM_CP15_REG64(0, 14)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_PTIMER_CVAL ARM_CP15_REG64(2, 14)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_TIMER_CTL ARM_CP15_REG32(0, 14, 3, 1)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_TIMER_CNT ARM_CP15_REG64(1, 14)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_TIMER_CVAL ARM_CP15_REG64(3, 14)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_CORE (0x0010 &lt;&lt; KVM_REG_ARM_COPROC_SHIFT)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_CORE_REG(name) (offsetof(struct kvm_regs, name) / 4)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX (0x0011 &lt;&lt; KVM_REG_ARM_COPROC_SHIFT)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX_ID_MASK 0x000000000000FF00</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX_ID_SHIFT 8</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX_ID_CCSIDR (0x00 &lt;&lt; KVM_REG_ARM_DEMUX_ID_SHIFT)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX_VAL_MASK 0x00000000000000FF</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_DEMUX_VAL_SHIFT 0</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP (0x0012 &lt;&lt; KVM_REG_ARM_COPROC_SHIFT)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_MASK 0x000000000000FFFF</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_BASE_REG 0x0</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_FPSID 0x1000</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_FPSCR 0x1001</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_MVFR1 0x1006</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_MVFR0 0x1007</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_FPEXC 0x1008</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_FPINST 0x1009</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_VFP_FPINST2 0x100A</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_FW (0x0014 &lt;&lt; KVM_REG_ARM_COPROC_SHIFT)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_FW_REG(r) (KVM_REG_ARM | KVM_REG_SIZE_U64 | KVM_REG_ARM_FW | ((r) &amp; 0xffff))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define KVM_REG_ARM_PSCI_VERSION KVM_REG_ARM_FW_REG(0)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_ADDR 0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_DIST_REGS 1</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_CPU_REGS 2</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_CPUID_SHIFT 32</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_CPUID_MASK (0xffULL &lt;&lt; KVM_DEV_ARM_VGIC_CPUID_SHIFT)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT 32</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_V3_MPIDR_MASK (0xffffffffULL &lt;&lt; KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_OFFSET_SHIFT 0</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_OFFSET_MASK (0xffffffffULL &lt;&lt; KVM_DEV_ARM_VGIC_OFFSET_SHIFT)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_SYSREG_INSTR_MASK (0xffff)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_NR_IRQS 3</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_CTRL 4</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_REDIST_REGS 5</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_CPU_SYSREGS 6</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_LEVEL_INFO 7</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_GRP_ITS_REGS 8</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT 10</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_MASK (0x3fffffULL &lt;&lt; KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_LINE_LEVEL_INTID_MASK 0x3ff</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define VGIC_LEVEL_INFO_LINE_LEVEL 0</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_PMU_V3_CTRL 0</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_PMU_V3_IRQ 0</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_PMU_V3_INIT 1</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_TIMER_CTRL 1</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_TIMER_IRQ_VTIMER 0</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define KVM_ARM_VCPU_TIMER_IRQ_PTIMER 1</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_CTRL_INIT 0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_ITS_SAVE_TABLES 1</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_ITS_RESTORE_TABLES 2</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_VGIC_SAVE_PENDING_TABLES 3</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define KVM_DEV_ARM_ITS_CTRL_RESET 4</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_TYPE_SHIFT 24</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_TYPE_MASK 0xff</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_VCPU_SHIFT 16</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_VCPU_MASK 0xff</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_NUM_SHIFT 0</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_NUM_MASK 0xffff</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_TYPE_CPU 0</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_TYPE_SPI 1</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_TYPE_PPI 2</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_CPU_IRQ 0</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_CPU_FIQ 1</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define KVM_ARM_IRQ_GIC_MAX 127</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define KVM_NR_IRQCHIPS 1</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN_BASE 0x95c1ba5e</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN(n) (KVM_PSCI_FN_BASE + (n))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN_CPU_SUSPEND KVM_PSCI_FN(0)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN_CPU_OFF KVM_PSCI_FN(1)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN_CPU_ON KVM_PSCI_FN(2)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define KVM_PSCI_FN_MIGRATE KVM_PSCI_FN(3)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define KVM_PSCI_RET_SUCCESS PSCI_RET_SUCCESS</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define KVM_PSCI_RET_NI PSCI_RET_NOT_SUPPORTED</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define KVM_PSCI_RET_INVAL PSCI_RET_INVALID_PARAMS</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define KVM_PSCI_RET_DENIED PSCI_RET_DENIED</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structkvm__guest__debug__arch_html"><div class="ttname"><a href="structkvm__guest__debug__arch.html">kvm_guest_debug_arch</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00081">kvm.h:81</a></div></div>
<div class="ttc" id="structkvm__sync__regs_html"><div class="ttname"><a href="structkvm__sync__regs.html">kvm_sync_regs</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00093">kvm.h:93</a></div></div>
<div class="ttc" id="structkvm__vcpu__events_html"><div class="ttname"><a href="structkvm__vcpu__events.html">kvm_vcpu_events</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00098">kvm.h:98</a></div></div>
<div class="ttc" id="structpt__regs_html"><div class="ttname"><a href="structpt__regs.html">pt_regs</a></div><div class="ttdef"><b>Definition:</b> <a href="arm-linux-ohos_2asm_2ptrace_8h_source.html#l00081">ptrace.h:81</a></div></div>
<div class="ttc" id="structkvm__debug__exit__arch_html"><div class="ttname"><a href="structkvm__debug__exit__arch.html">kvm_debug_exit_arch</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00087">kvm.h:87</a></div></div>
<div class="ttc" id="structkvm__fpu_html"><div class="ttname"><a href="structkvm__fpu.html">kvm_fpu</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00078">kvm.h:78</a></div></div>
<div class="ttc" id="structkvm__regs_html"><div class="ttname"><a href="structkvm__regs.html">kvm_regs</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00038">kvm.h:38</a></div></div>
<div class="ttc" id="structkvm__vcpu__init_html"><div class="ttname"><a href="structkvm__vcpu__init.html">kvm_vcpu_init</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00072">kvm.h:72</a></div></div>
<div class="ttc" id="structkvm__sregs_html"><div class="ttname"><a href="structkvm__sregs.html">kvm_sregs</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00076">kvm.h:76</a></div></div>
<div class="ttc" id="structkvm__arch__memory__slot_html"><div class="ttname"><a href="structkvm__arch__memory__slot.html">kvm_arch_memory_slot</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64-linux-ohos_2asm_2kvm_8h_source.html#l00096">kvm.h:96</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_eeda7c8c95ba5edb1c1214ea5f6014eb.html">arm-linux-ohos</a></li><li class="navelem"><a class="el" href="dir_37b89838a717675bfb59060f2280a484.html">asm</a></li><li class="navelem"><b>kvm.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
