// Seed: 4005023401
module module_0 (
    output uwire id_0,
    input  wand  id_1
);
  wire id_3;
  tri  id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  wand id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input logic [7:0] id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply0 void id_7,
    input uwire id_8,
    input supply1 id_9,
    output logic id_10,
    output tri id_11,
    output supply0 id_12,
    input uwire id_13
    , id_31,
    input uwire id_14
);
  wire id_32;
  assign id_10 = 1;
  wire id_33;
  module_0(
      id_7, id_9
  );
endmodule
