
Inzinerinis_L4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bafc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  0800bca0  0800bca0  0000cca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c234  0800c234  0000e218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c234  0800c234  0000d234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c23c  0800c23c  0000e218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c23c  0800c23c  0000d23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c240  0800c240  0000d240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800c244  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  20000218  0800c45c  0000e218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000834  0800c45c  0000e834  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017709  00000000  00000000  0000e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033e5  00000000  00000000  00025951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00028d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff5  00000000  00000000  0002a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026456  00000000  00000000  0002b1dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018e60  00000000  00000000  00051633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb2c6  00000000  00000000  0006a493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155759  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bbc  00000000  00000000  0015579c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  0015c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000218 	.word	0x20000218
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bc84 	.word	0x0800bc84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000021c 	.word	0x2000021c
 80001dc:	0800bc84 	.word	0x0800bc84

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <SEND_4_BIT>:
#include "main.h"
#include "stm32l4xx_hal.h"
#include "LCD_16x2_PARALLEL.h"

void SEND_4_BIT(char data, int rsPin)//rs=0 yra instruction register o HIGH(1) data register
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
	  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rsPin);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	2110      	movs	r1, #16
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f003 fb7a 	bl	8004740 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data>>0)&0x1);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800105a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105e:	f003 fb6f 	bl	8004740 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data>>1)&0x1);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	085b      	lsrs	r3, r3, #1
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	b2db      	uxtb	r3, r3
 800106e:	461a      	mov	r2, r3
 8001070:	2108      	movs	r1, #8
 8001072:	4817      	ldr	r0, [pc, #92]	@ (80010d0 <SEND_4_BIT+0xa0>)
 8001074:	f003 fb64 	bl	8004740 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data>>2)&0x1);
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	b2db      	uxtb	r3, r3
 8001084:	461a      	mov	r2, r3
 8001086:	2120      	movs	r1, #32
 8001088:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <SEND_4_BIT+0xa0>)
 800108a:	f003 fb59 	bl	8004740 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data>>3)&0x1);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	08db      	lsrs	r3, r3, #3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2db      	uxtb	r3, r3
 800109a:	461a      	mov	r2, r3
 800109c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a4:	f003 fb4c 	bl	8004740 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2140      	movs	r1, #64	@ 0x40
 80010ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b0:	f003 fb46 	bl	8004740 <HAL_GPIO_WritePin>
	  DELAY_US(500);
 80010b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010b8:	f000 fdae 	bl	8001c18 <DELAY_US>
	  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2140      	movs	r1, #64	@ 0x40
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c4:	f003 fb3c 	bl	8004740 <HAL_GPIO_WritePin>
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	48000400 	.word	0x48000400

080010d4 <LCD_SEND_COMMAND>:

void LCD_SEND_COMMAND(char komanda)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
	  //upper
	  static char siuntimas;
	  siuntimas=(komanda>>4)&0x0f;
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010e6:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 80010e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ff9e 	bl	8001030 <SEND_4_BIT>

	  //lower
	  siuntimas=(komanda)&0x0f;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010fe:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 8001100:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff92 	bl	8001030 <SEND_4_BIT>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000234 	.word	0x20000234

08001118 <LCD_SEND_DATA>:
void LCD_SEND_DATA(char komanda)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	  //upper
	  static char siuntimas;
	  siuntimas=(komanda>>4)&0x0f;
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <LCD_SEND_DATA+0x40>)
 800112a:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_DATA);
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <LCD_SEND_DATA+0x40>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2101      	movs	r1, #1
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff7c 	bl	8001030 <SEND_4_BIT>

	  //lower
	  siuntimas=(komanda)&0x0f;
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	b2da      	uxtb	r2, r3
 8001140:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <LCD_SEND_DATA+0x40>)
 8001142:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_DATA);
 8001144:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <LCD_SEND_DATA+0x40>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2101      	movs	r1, #1
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff70 	bl	8001030 <SEND_4_BIT>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000235 	.word	0x20000235

0800115c <LCD_CLEAR>:

void LCD_CLEAR()
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_DISPLAY_CLEAR);
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff ffb7 	bl	80010d4 <LCD_SEND_COMMAND>
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}

0800116a <LCD_CLEAR_DRAM>:

void LCD_CLEAR_DRAM()
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
 8001170:	2002      	movs	r0, #2
 8001172:	f7ff ffaf 	bl	80010d4 <LCD_SEND_COMMAND>
	for(uint8_t x = 0;x<0x28;x++)
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	e005      	b.n	8001188 <LCD_CLEAR_DRAM+0x1e>
	{
		LCD_SEND_DATA(' ');
 800117c:	2020      	movs	r0, #32
 800117e:	f7ff ffcb 	bl	8001118 <LCD_SEND_DATA>
	for(uint8_t x = 0;x<0x28;x++)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3301      	adds	r3, #1
 8001186:	71fb      	strb	r3, [r7, #7]
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	2b27      	cmp	r3, #39	@ 0x27
 800118c:	d9f6      	bls.n	800117c <LCD_CLEAR_DRAM+0x12>
	}
	for(uint8_t x = 0x40;x<0x68;x++)
 800118e:	2340      	movs	r3, #64	@ 0x40
 8001190:	71bb      	strb	r3, [r7, #6]
 8001192:	e005      	b.n	80011a0 <LCD_CLEAR_DRAM+0x36>
	{
		LCD_SEND_DATA(' ');
 8001194:	2020      	movs	r0, #32
 8001196:	f7ff ffbf 	bl	8001118 <LCD_SEND_DATA>
	for(uint8_t x = 0x40;x<0x68;x++)
 800119a:	79bb      	ldrb	r3, [r7, #6]
 800119c:	3301      	adds	r3, #1
 800119e:	71bb      	strb	r3, [r7, #6]
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	2b67      	cmp	r3, #103	@ 0x67
 80011a4:	d9f6      	bls.n	8001194 <LCD_CLEAR_DRAM+0x2a>
	}
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
 80011a6:	2002      	movs	r0, #2
 80011a8:	f7ff ff94 	bl	80010d4 <LCD_SEND_COMMAND>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <LCD_Init>:

void LCD_Init()
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	  HAL_Delay(70);
 80011b8:	2046      	movs	r0, #70	@ 0x46
 80011ba:	f001 fa2b 	bl	8002614 <HAL_Delay>
	  LCD_SEND_COMMAND(LCD_FUNCTION_SET);//x28 kad 2 line
 80011be:	2020      	movs	r0, #32
 80011c0:	f7ff ff88 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011c4:	2002      	movs	r0, #2
 80011c6:	f001 fa25 	bl	8002614 <HAL_Delay>
	  LCD_SEND_COMMAND(0x28);
 80011ca:	2028      	movs	r0, #40	@ 0x28
 80011cc:	f7ff ff82 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011d0:	2002      	movs	r0, #2
 80011d2:	f001 fa1f 	bl	8002614 <HAL_Delay>
////////////////////////
	  LCD_SEND_COMMAND(LCD_SET_DISPLAY_DEFAULT);//display
 80011d6:	200c      	movs	r0, #12
 80011d8:	f7ff ff7c 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011dc:	2002      	movs	r0, #2
 80011de:	f001 fa19 	bl	8002614 <HAL_Delay>
	  LCD_CLEAR();
 80011e2:	f7ff ffbb 	bl	800115c <LCD_CLEAR>

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <LCD_SEND_STR>:

void LCD_SEND_STR(const char data[], unsigned int place, unsigned int level)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	if(level==1)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d107      	bne.n	800120e <LCD_SEND_STR+0x22>
		{
		LCD_SEND_COMMAND(0xC0+place);
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	3b40      	subs	r3, #64	@ 0x40
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff64 	bl	80010d4 <LCD_SEND_COMMAND>
 800120c:	e006      	b.n	800121c <LCD_SEND_STR+0x30>
		}
	else LCD_SEND_COMMAND(0x80+place);
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	3b80      	subs	r3, #128	@ 0x80
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ff5c 	bl	80010d4 <LCD_SEND_COMMAND>
//kai N=high 2 line tai 1 line 0-4F o 2 0-27h   40-67h
// KAI level 0 tai pirmas kai 1 tai antras levelis
	static uint8_t x;
	x = 0;
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <LCD_SEND_STR+0x70>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8001222:	e00e      	b.n	8001242 <LCD_SEND_STR+0x56>
	{
		LCD_SEND_DATA(data[x]);
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <LCD_SEND_STR+0x70>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff71 	bl	8001118 <LCD_SEND_DATA>
		x++;
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <LCD_SEND_STR+0x70>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <LCD_SEND_STR+0x70>)
 8001240:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <LCD_SEND_STR+0x70>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1e8      	bne.n	8001224 <LCD_SEND_STR+0x38>
	}
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000236 	.word	0x20000236

08001260 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
 8001274:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001276:	4b38      	ldr	r3, [pc, #224]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001278:	4a38      	ldr	r2, [pc, #224]	@ (800135c <MX_ADC1_Init+0xfc>)
 800127a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800127c:	4b36      	ldr	r3, [pc, #216]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800127e:	2200      	movs	r2, #0
 8001280:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001282:	4b35      	ldr	r3, [pc, #212]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001288:	4b33      	ldr	r3, [pc, #204]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800128e:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001290:	2201      	movs	r2, #1
 8001292:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001296:	2208      	movs	r2, #8
 8001298:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800129c:	2200      	movs	r2, #0
 800129e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80012a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012a8:	2203      	movs	r2, #3
 80012aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80012b4:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012b6:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 80012ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012bc:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80012cc:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012d4:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012dc:	481e      	ldr	r0, [pc, #120]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012de:	f001 fbd1 	bl	8002a84 <HAL_ADC_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80012e8:	f000 fdb6 	bl	8001e58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <MX_ADC1_Init+0x100>)
 80012ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012f0:	2306      	movs	r3, #6
 80012f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012f8:	237f      	movs	r3, #127	@ 0x7f
 80012fa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012fc:	2304      	movs	r3, #4
 80012fe:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	4619      	mov	r1, r3
 8001308:	4813      	ldr	r0, [pc, #76]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800130a:	f001 ff61 	bl	80031d0 <HAL_ADC_ConfigChannel>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001314:	f000 fda0 	bl	8001e58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <MX_ADC1_Init+0x104>)
 800131a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800131c:	230c      	movs	r3, #12
 800131e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	480c      	ldr	r0, [pc, #48]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001326:	f001 ff53 	bl	80031d0 <HAL_ADC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8001330:	f000 fd92 	bl	8001e58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <MX_ADC1_Init+0x108>)
 8001336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001338:	2312      	movs	r3, #18
 800133a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001342:	f001 ff45 	bl	80031d0 <HAL_ADC_ConfigChannel>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 800134c:	f000 fd84 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000238 	.word	0x20000238
 800135c:	50040000 	.word	0x50040000
 8001360:	04300002 	.word	0x04300002
 8001364:	08600004 	.word	0x08600004
 8001368:	0c900008 	.word	0x0c900008

0800136c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b0a4      	sub	sp, #144	@ 0x90
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2268      	movs	r2, #104	@ 0x68
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f007 f89c 	bl	80084ca <memset>
  if(adcHandle->Instance==ADC1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a3f      	ldr	r2, [pc, #252]	@ (8001494 <HAL_ADC_MspInit+0x128>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d177      	bne.n	800148c <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800139c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013a0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013a6:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80013a8:	2302      	movs	r3, #2
 80013aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80013b0:	2308      	movs	r3, #8
 80013b2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013b4:	2307      	movs	r3, #7
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013b8:	2302      	movs	r3, #2
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013c4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 f89e 	bl	800550c <HAL_RCCEx_PeriphCLKConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80013d6:	f000 fd3f 	bl	8001e58 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013da:	4b2f      	ldr	r3, [pc, #188]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a2e      	ldr	r2, [pc, #184]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	4b29      	ldr	r3, [pc, #164]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a28      	ldr	r2, [pc, #160]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800140a:	2307      	movs	r3, #7
 800140c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800140e:	230b      	movs	r3, #11
 8001410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800141e:	4619      	mov	r1, r3
 8001420:	481e      	ldr	r0, [pc, #120]	@ (800149c <HAL_ADC_MspInit+0x130>)
 8001422:	f003 f813 	bl	800444c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001426:	4b1e      	ldr	r3, [pc, #120]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001428:	4a1e      	ldr	r2, [pc, #120]	@ (80014a4 <HAL_ADC_MspInit+0x138>)
 800142a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800142c:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800142e:	2200      	movs	r2, #0
 8001430:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001432:	4b1b      	ldr	r3, [pc, #108]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001438:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800143e:	4b18      	ldr	r3, [pc, #96]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001440:	2280      	movs	r2, #128	@ 0x80
 8001442:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001444:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800144a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800144c:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800144e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001452:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001454:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001456:	2220      	movs	r2, #32
 8001458:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800145a:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001460:	480f      	ldr	r0, [pc, #60]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001462:	f002 fdfb 	bl	800405c <HAL_DMA_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <HAL_ADC_MspInit+0x104>
    {
      Error_Handler();
 800146c:	f000 fcf4 	bl	8001e58 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a0b      	ldr	r2, [pc, #44]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001474:	651a      	str	r2, [r3, #80]	@ 0x50
 8001476:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 2, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	2102      	movs	r1, #2
 8001480:	2012      	movs	r0, #18
 8001482:	f002 fdb4 	bl	8003fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001486:	2012      	movs	r0, #18
 8001488:	f002 fdcd 	bl	8004026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800148c:	bf00      	nop
 800148e:	3790      	adds	r7, #144	@ 0x90
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	50040000 	.word	0x50040000
 8001498:	40021000 	.word	0x40021000
 800149c:	48000800 	.word	0x48000800
 80014a0:	200002a0 	.word	0x200002a0
 80014a4:	40020008 	.word	0x40020008

080014a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014b2:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	200b      	movs	r0, #11
 80014cc:	f002 fd8f 	bl	8003fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014d0:	200b      	movs	r0, #11
 80014d2:	f002 fda8 	bl	8004026 <HAL_NVIC_EnableIRQ>

}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000

080014e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	@ 0x28
 80014e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fa:	4b53      	ldr	r3, [pc, #332]	@ (8001648 <MX_GPIO_Init+0x164>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	4a52      	ldr	r2, [pc, #328]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001506:	4b50      	ldr	r3, [pc, #320]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	4b4d      	ldr	r3, [pc, #308]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	4a4c      	ldr	r2, [pc, #304]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800151c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151e:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <MX_GPIO_Init+0x164>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a46      	ldr	r2, [pc, #280]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b44      	ldr	r3, [pc, #272]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	4b41      	ldr	r3, [pc, #260]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a40      	ldr	r2, [pc, #256]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b3e      	ldr	r3, [pc, #248]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LUX_VCC_GPIO_Port, LUX_VCC_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	2108      	movs	r1, #8
 800155e:	483b      	ldr	r0, [pc, #236]	@ (800164c <MX_GPIO_Init+0x168>)
 8001560:	f003 f8ee 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RW_Pin|EN_Pin|D4_Pin
 8001564:	2200      	movs	r2, #0
 8001566:	f249 0170 	movw	r1, #36976	@ 0x9070
 800156a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800156e:	f003 f8e7 	bl	8004740 <HAL_GPIO_WritePin>
                          |D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|D5_Pin|D6_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f242 0128 	movw	r1, #8232	@ 0x2028
 8001578:	4835      	ldr	r0, [pc, #212]	@ (8001650 <MX_GPIO_Init+0x16c>)
 800157a:	f003 f8e1 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800157e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001584:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800158e:	f107 0314 	add.w	r3, r7, #20
 8001592:	4619      	mov	r1, r3
 8001594:	482d      	ldr	r0, [pc, #180]	@ (800164c <MX_GPIO_Init+0x168>)
 8001596:	f002 ff59 	bl	800444c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LUX_VCC_Pin;
 800159a:	2308      	movs	r3, #8
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LUX_VCC_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	4826      	ldr	r0, [pc, #152]	@ (800164c <MX_GPIO_Init+0x168>)
 80015b2:	f002 ff4b 	bl	800444c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin;
 80015b6:	2370      	movs	r3, #112	@ 0x70
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	2303      	movs	r3, #3
 80015c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d0:	f002 ff3c 	bl	800444c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80015d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	4818      	ldr	r0, [pc, #96]	@ (8001650 <MX_GPIO_Init+0x16c>)
 80015ee:	f002 ff2d 	bl	800444c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = D4_Pin|D7_Pin;
 80015f2:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001600:	2302      	movs	r3, #2
 8001602:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160e:	f002 ff1d 	bl	800444c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = D5_Pin|D6_Pin;
 8001612:	2328      	movs	r3, #40	@ 0x28
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161e:	2302      	movs	r3, #2
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	4809      	ldr	r0, [pc, #36]	@ (8001650 <MX_GPIO_Init+0x16c>)
 800162a:	f002 ff0f 	bl	800444c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2101      	movs	r1, #1
 8001632:	2028      	movs	r0, #40	@ 0x28
 8001634:	f002 fcdb 	bl	8003fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001638:	2028      	movs	r0, #40	@ 0x28
 800163a:	f002 fcf4 	bl	8004026 <HAL_NVIC_EnableIRQ>

}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000
 800164c:	48000800 	.word	0x48000800
 8001650:	48000400 	.word	0x48000400

08001654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001654:	b5b0      	push	{r4, r5, r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165a:	f000 ff5f 	bl	800251c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165e:	f000 fa4d 	bl	8001afc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(300);
 8001662:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001666:	f000 ffd5 	bl	8002614 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800166a:	f7ff ff3b 	bl	80014e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800166e:	f7ff ff1b 	bl	80014a8 <MX_DMA_Init>
  MX_TIM6_Init();
 8001672:	f000 fd65 	bl	8002140 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8001676:	f000 fe55 	bl	8002324 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800167a:	f7ff fdf1 	bl	8001260 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800167e:	f000 fe21 	bl	80022c4 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8001682:	f000 fd93 	bl	80021ac <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED) != HAL_OK)
 8001686:	217f      	movs	r1, #127	@ 0x7f
 8001688:	48a7      	ldr	r0, [pc, #668]	@ (8001928 <main+0x2d4>)
 800168a:	f002 fb43 	bl	8003d14 <HAL_ADCEx_Calibration_Start>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d00a      	beq.n	80016aa <main+0x56>
  {
  	sprintf(LCD_top_text,"ERR CALIBRATION");
 8001694:	49a5      	ldr	r1, [pc, #660]	@ (800192c <main+0x2d8>)
 8001696:	48a6      	ldr	r0, [pc, #664]	@ (8001930 <main+0x2dc>)
 8001698:	f006 feb2 	bl	8008400 <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 800169c:	49a5      	ldr	r1, [pc, #660]	@ (8001934 <main+0x2e0>)
 800169e:	48a6      	ldr	r0, [pc, #664]	@ (8001938 <main+0x2e4>)
 80016a0:	f006 feae 	bl	8008400 <siprintf>
  	ERROR_FLAG = 1;
 80016a4:	4ba5      	ldr	r3, [pc, #660]	@ (800193c <main+0x2e8>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Samples,ADC_BUFFER_SIZE) != HAL_OK)
 80016aa:	22f0      	movs	r2, #240	@ 0xf0
 80016ac:	49a4      	ldr	r1, [pc, #656]	@ (8001940 <main+0x2ec>)
 80016ae:	489e      	ldr	r0, [pc, #632]	@ (8001928 <main+0x2d4>)
 80016b0:	f001 fb2e 	bl	8002d10 <HAL_ADC_Start_DMA>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00a      	beq.n	80016d0 <main+0x7c>
  {
  	sprintf(LCD_top_text,"ERROR ADC");
 80016ba:	49a2      	ldr	r1, [pc, #648]	@ (8001944 <main+0x2f0>)
 80016bc:	489c      	ldr	r0, [pc, #624]	@ (8001930 <main+0x2dc>)
 80016be:	f006 fe9f 	bl	8008400 <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 80016c2:	499c      	ldr	r1, [pc, #624]	@ (8001934 <main+0x2e0>)
 80016c4:	489c      	ldr	r0, [pc, #624]	@ (8001938 <main+0x2e4>)
 80016c6:	f006 fe9b 	bl	8008400 <siprintf>
  	ERROR_FLAG = 1;
 80016ca:	4b9c      	ldr	r3, [pc, #624]	@ (800193c <main+0x2e8>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_TIM_Base_Start_IT(&htim15) != HAL_OK)
 80016d0:	489d      	ldr	r0, [pc, #628]	@ (8001948 <main+0x2f4>)
 80016d2:	f004 fb25 	bl	8005d20 <HAL_TIM_Base_Start_IT>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00a      	beq.n	80016f2 <main+0x9e>
  {
  	sprintf(LCD_top_text,"DISPLAY TIM ERR");
 80016dc:	499b      	ldr	r1, [pc, #620]	@ (800194c <main+0x2f8>)
 80016de:	4894      	ldr	r0, [pc, #592]	@ (8001930 <main+0x2dc>)
 80016e0:	f006 fe8e 	bl	8008400 <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 80016e4:	4993      	ldr	r1, [pc, #588]	@ (8001934 <main+0x2e0>)
 80016e6:	4894      	ldr	r0, [pc, #592]	@ (8001938 <main+0x2e4>)
 80016e8:	f006 fe8a 	bl	8008400 <siprintf>
  	ERROR_FLAG = 1;
 80016ec:	4b93      	ldr	r3, [pc, #588]	@ (800193c <main+0x2e8>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_TIM_Base_Start(&htim6) != HAL_OK)
 80016f2:	4897      	ldr	r0, [pc, #604]	@ (8001950 <main+0x2fc>)
 80016f4:	f004 fac0 	bl	8005c78 <HAL_TIM_Base_Start>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00a      	beq.n	8001714 <main+0xc0>
  {
  	sprintf(LCD_top_text,"ERROR MAIN TIM");
 80016fe:	4995      	ldr	r1, [pc, #596]	@ (8001954 <main+0x300>)
 8001700:	488b      	ldr	r0, [pc, #556]	@ (8001930 <main+0x2dc>)
 8001702:	f006 fe7d 	bl	8008400 <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 8001706:	498b      	ldr	r1, [pc, #556]	@ (8001934 <main+0x2e0>)
 8001708:	488b      	ldr	r0, [pc, #556]	@ (8001938 <main+0x2e4>)
 800170a:	f006 fe79 	bl	8008400 <siprintf>
  	ERROR_FLAG = 1;
 800170e:	4b8b      	ldr	r3, [pc, #556]	@ (800193c <main+0x2e8>)
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
  }
  //NEVEIKIA VCC is PIN, kodel??
  //HAL_GPIO_WritePin(LUX_VCC_GPIO_Port, LUX_VCC_Pin, GPIO_PIN_SET);// turn on LCD DATA transmission power
  LCD_Init();
 8001714:	f7ff fd4e 	bl	80011b4 <LCD_Init>
  HAL_Delay(10);
 8001718:	200a      	movs	r0, #10
 800171a:	f000 ff7b 	bl	8002614 <HAL_Delay>
  LCD_SEND_COMMAND(LCD_DISPLAY_OFF);
 800171e:	2008      	movs	r0, #8
 8001720:	f7ff fcd8 	bl	80010d4 <LCD_SEND_COMMAND>
  HAL_Delay(10);
 8001724:	200a      	movs	r0, #10
 8001726:	f000 ff75 	bl	8002614 <HAL_Delay>
  LCD_CLEAR();
 800172a:	f7ff fd17 	bl	800115c <LCD_CLEAR>
  HAL_Delay(10);
 800172e:	200a      	movs	r0, #10
 8001730:	f000 ff70 	bl	8002614 <HAL_Delay>
  LCD_CLEAR_DRAM();
 8001734:	f7ff fd19 	bl	800116a <LCD_CLEAR_DRAM>
  HAL_Delay(10);
 8001738:	200a      	movs	r0, #10
 800173a:	f000 ff6b 	bl	8002614 <HAL_Delay>
  LCD_SEND_STR(LCD_top_text,0x3,0);
 800173e:	2200      	movs	r2, #0
 8001740:	2103      	movs	r1, #3
 8001742:	487b      	ldr	r0, [pc, #492]	@ (8001930 <main+0x2dc>)
 8001744:	f7ff fd52 	bl	80011ec <LCD_SEND_STR>
  LCD_SEND_STR(LCD_bottom_text,0,1);
 8001748:	2201      	movs	r2, #1
 800174a:	2100      	movs	r1, #0
 800174c:	487a      	ldr	r0, [pc, #488]	@ (8001938 <main+0x2e4>)
 800174e:	f7ff fd4d 	bl	80011ec <LCD_SEND_STR>
  LCD_SEND_COMMAND(LCD_SET_DISPLAY_DEFAULT);
 8001752:	200c      	movs	r0, #12
 8001754:	f7ff fcbe 	bl	80010d4 <LCD_SEND_COMMAND>
  HAL_Delay(2000);
 8001758:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800175c:	f000 ff5a 	bl	8002614 <HAL_Delay>
  LCD_CLEAR();
 8001760:	f7ff fcfc 	bl	800115c <LCD_CLEAR>

  if(HAL_UARTEx_ReceiveToIdle_IT(&huart2, pData_RX, UART_RX_SIZE) != HAL_OK)
 8001764:	2210      	movs	r2, #16
 8001766:	497c      	ldr	r1, [pc, #496]	@ (8001958 <main+0x304>)
 8001768:	487c      	ldr	r0, [pc, #496]	@ (800195c <main+0x308>)
 800176a:	f005 fed3 	bl	8007514 <HAL_UARTEx_ReceiveToIdle_IT>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d00a      	beq.n	800178a <main+0x136>
  {
  	sprintf(LCD_top_text,"ERROR UART");
 8001774:	497a      	ldr	r1, [pc, #488]	@ (8001960 <main+0x30c>)
 8001776:	486e      	ldr	r0, [pc, #440]	@ (8001930 <main+0x2dc>)
 8001778:	f006 fe42 	bl	8008400 <siprintf>
  	sprintf(LCD_bottom_text,"CHECK CABLE");
 800177c:	4979      	ldr	r1, [pc, #484]	@ (8001964 <main+0x310>)
 800177e:	486e      	ldr	r0, [pc, #440]	@ (8001938 <main+0x2e4>)
 8001780:	f006 fe3e 	bl	8008400 <siprintf>
  	ERROR_FLAG = 1;
 8001784:	4b6d      	ldr	r3, [pc, #436]	@ (800193c <main+0x2e8>)
 8001786:	2201      	movs	r2, #1
 8001788:	701a      	strb	r2, [r3, #0]
  }

	if(ERROR_FLAG) Error_Handler();//REIKIA PALEISTI TAIMERI TIM6 PRIES ATVAIZDAVIMA, us delay
 800178a:	4b6c      	ldr	r3, [pc, #432]	@ (800193c <main+0x2e8>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <main+0x142>
 8001792:	f000 fb61 	bl	8001e58 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t SUM[NUM_OF_CHANNELS] = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
  while (1)
  {
	  if(ADC_CALC_AVG_FLAG)
 80017a0:	4b71      	ldr	r3, [pc, #452]	@ (8001968 <main+0x314>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d07a      	beq.n	80018a0 <main+0x24c>
	  {
		  for(uint8_t x = 0;x<ADC_BUFFER_SIZE;x++)
 80017aa:	2300      	movs	r3, #0
 80017ac:	73fb      	strb	r3, [r7, #15]
 80017ae:	e01e      	b.n	80017ee <main+0x19a>
		  {
			  SUM[x%3] += ADC_Samples[x];
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	4a63      	ldr	r2, [pc, #396]	@ (8001940 <main+0x2ec>)
 80017b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017b8:	b298      	uxth	r0, r3
 80017ba:	7bfa      	ldrb	r2, [r7, #15]
 80017bc:	4b6b      	ldr	r3, [pc, #428]	@ (800196c <main+0x318>)
 80017be:	fba3 1302 	umull	r1, r3, r3, r2
 80017c2:	0859      	lsrs	r1, r3, #1
 80017c4:	460b      	mov	r3, r1
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	440b      	add	r3, r1
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	3310      	adds	r3, #16
 80017d4:	443b      	add	r3, r7
 80017d6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80017da:	4611      	mov	r1, r2
 80017dc:	181a      	adds	r2, r3, r0
 80017de:	008b      	lsls	r3, r1, #2
 80017e0:	3310      	adds	r3, #16
 80017e2:	443b      	add	r3, r7
 80017e4:	f843 2c10 	str.w	r2, [r3, #-16]
		  for(uint8_t x = 0;x<ADC_BUFFER_SIZE;x++)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	3301      	adds	r3, #1
 80017ec:	73fb      	strb	r3, [r7, #15]
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2bef      	cmp	r3, #239	@ 0xef
 80017f2:	d9dd      	bls.n	80017b0 <main+0x15c>
		  }

		  for(uint8_t x = 0;x<NUM_OF_CHANNELS;x++)
 80017f4:	2300      	movs	r3, #0
 80017f6:	73bb      	strb	r3, [r7, #14]
 80017f8:	e03a      	b.n	8001870 <main+0x21c>
		  {
			  SUM[x] /= (ADC_BUFFER_SIZE/NUM_OF_CHANNELS);
 80017fa:	7bbb      	ldrb	r3, [r7, #14]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	3310      	adds	r3, #16
 8001800:	443b      	add	r3, r7
 8001802:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8001806:	7bbb      	ldrb	r3, [r7, #14]
 8001808:	4959      	ldr	r1, [pc, #356]	@ (8001970 <main+0x31c>)
 800180a:	fba1 1202 	umull	r1, r2, r1, r2
 800180e:	0992      	lsrs	r2, r2, #6
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	3310      	adds	r3, #16
 8001814:	443b      	add	r3, r7
 8001816:	f843 2c10 	str.w	r2, [r3, #-16]
			  ADC_Voltages[x] = SUM[x]*ADC_V_Step;
 800181a:	7bbb      	ldrb	r3, [r7, #14]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	3310      	adds	r3, #16
 8001820:	443b      	add	r3, r7
 8001822:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001826:	ee07 3a90 	vmov	s15, r3
 800182a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800182e:	7bbb      	ldrb	r3, [r7, #14]
 8001830:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001974 <main+0x320>
 8001834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001838:	4a4f      	ldr	r2, [pc, #316]	@ (8001978 <main+0x324>)
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	edc3 7a00 	vstr	s15, [r3]
			  LUX_Values[x] = Voltage_to_lux(ADC_Voltages[x]);
 8001842:	7bbb      	ldrb	r3, [r7, #14]
 8001844:	4a4c      	ldr	r2, [pc, #304]	@ (8001978 <main+0x324>)
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	7bbc      	ldrb	r4, [r7, #14]
 8001850:	eeb0 0a67 	vmov.f32	s0, s15
 8001854:	f000 f9a4 	bl	8001ba0 <Voltage_to_lux>
 8001858:	eeb0 7a40 	vmov.f32	s14, s0
 800185c:	eef0 7a60 	vmov.f32	s15, s1
 8001860:	4a46      	ldr	r2, [pc, #280]	@ (800197c <main+0x328>)
 8001862:	00e3      	lsls	r3, r4, #3
 8001864:	4413      	add	r3, r2
 8001866:	ed83 7b00 	vstr	d7, [r3]
		  for(uint8_t x = 0;x<NUM_OF_CHANNELS;x++)
 800186a:	7bbb      	ldrb	r3, [r7, #14]
 800186c:	3301      	adds	r3, #1
 800186e:	73bb      	strb	r3, [r7, #14]
 8001870:	7bbb      	ldrb	r3, [r7, #14]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d9c1      	bls.n	80017fa <main+0x1a6>
		  }
		  ADC_CALC_AVG_FLAG=0;
 8001876:	4b3c      	ldr	r3, [pc, #240]	@ (8001968 <main+0x314>)
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]
		  if(!LCD_SHOW_TYPE)
 800187c:	4b40      	ldr	r3, [pc, #256]	@ (8001980 <main+0x32c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d10c      	bne.n	80018a0 <main+0x24c>
		  {
			  LUX_Difference = LUX_Values[0]-LUX_Values[1];
 8001886:	4b3d      	ldr	r3, [pc, #244]	@ (800197c <main+0x328>)
 8001888:	e9d3 0100 	ldrd	r0, r1, [r3]
 800188c:	4b3b      	ldr	r3, [pc, #236]	@ (800197c <main+0x328>)
 800188e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001892:	f7fe fd01 	bl	8000298 <__aeabi_dsub>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	493a      	ldr	r1, [pc, #232]	@ (8001984 <main+0x330>)
 800189c:	e9c1 2300 	strd	r2, r3, [r1]
		  }
	  }
	  if(UART_UPDATE_FLAG && !ADC_CALC_AVG_FLAG)
 80018a0:	4b39      	ldr	r3, [pc, #228]	@ (8001988 <main+0x334>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f000 8090 	beq.w	80019cc <main+0x378>
 80018ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <main+0x314>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f040 808a 	bne.w	80019cc <main+0x378>
	  {
		  if(LCD_SHOW_TYPE)
 80018b8:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <main+0x32c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d06a      	beq.n	8001998 <main+0x344>
		  {
			  sprintf(UART_data, "CH1 value = %1.2f at %d ms\r\n",LUX_Values[0],(int)HAL_GetTick());
 80018c2:	4b2e      	ldr	r3, [pc, #184]	@ (800197c <main+0x328>)
 80018c4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80018c8:	f000 fe98 	bl	80025fc <HAL_GetTick>
 80018cc:	4603      	mov	r3, r0
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	4622      	mov	r2, r4
 80018d2:	462b      	mov	r3, r5
 80018d4:	492d      	ldr	r1, [pc, #180]	@ (800198c <main+0x338>)
 80018d6:	482e      	ldr	r0, [pc, #184]	@ (8001990 <main+0x33c>)
 80018d8:	f006 fd92 	bl	8008400 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 80018dc:	482c      	ldr	r0, [pc, #176]	@ (8001990 <main+0x33c>)
 80018de:	f7fe fccf 	bl	8000280 <strlen>
 80018e2:	4603      	mov	r3, r0
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	2364      	movs	r3, #100	@ 0x64
 80018e8:	4929      	ldr	r1, [pc, #164]	@ (8001990 <main+0x33c>)
 80018ea:	481c      	ldr	r0, [pc, #112]	@ (800195c <main+0x308>)
 80018ec:	f004 fe5a 	bl	80065a4 <HAL_UART_Transmit>
			  sprintf(UART_data, "CH2 value = %1.2f at %d ms\r\n",LUX_Values[1],(int)HAL_GetTick());
 80018f0:	4b22      	ldr	r3, [pc, #136]	@ (800197c <main+0x328>)
 80018f2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80018f6:	f000 fe81 	bl	80025fc <HAL_GetTick>
 80018fa:	4603      	mov	r3, r0
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	4622      	mov	r2, r4
 8001900:	462b      	mov	r3, r5
 8001902:	4924      	ldr	r1, [pc, #144]	@ (8001994 <main+0x340>)
 8001904:	4822      	ldr	r0, [pc, #136]	@ (8001990 <main+0x33c>)
 8001906:	f006 fd7b 	bl	8008400 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 800190a:	4821      	ldr	r0, [pc, #132]	@ (8001990 <main+0x33c>)
 800190c:	f7fe fcb8 	bl	8000280 <strlen>
 8001910:	4603      	mov	r3, r0
 8001912:	b29a      	uxth	r2, r3
 8001914:	2364      	movs	r3, #100	@ 0x64
 8001916:	491e      	ldr	r1, [pc, #120]	@ (8001990 <main+0x33c>)
 8001918:	4810      	ldr	r0, [pc, #64]	@ (800195c <main+0x308>)
 800191a:	f004 fe43 	bl	80065a4 <HAL_UART_Transmit>
			  UART_UPDATE_FLAG = 0;
 800191e:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <main+0x334>)
 8001920:	2200      	movs	r2, #0
 8001922:	701a      	strb	r2, [r3, #0]
 8001924:	e052      	b.n	80019cc <main+0x378>
 8001926:	bf00      	nop
 8001928:	20000238 	.word	0x20000238
 800192c:	0800bca0 	.word	0x0800bca0
 8001930:	20000004 	.word	0x20000004
 8001934:	0800bcb0 	.word	0x0800bcb0
 8001938:	20000024 	.word	0x20000024
 800193c:	20000528 	.word	0x20000528
 8001940:	200002e8 	.word	0x200002e8
 8001944:	0800bcbc 	.word	0x0800bcbc
 8001948:	20000588 	.word	0x20000588
 800194c:	0800bcc8 	.word	0x0800bcc8
 8001950:	2000053c 	.word	0x2000053c
 8001954:	0800bcd8 	.word	0x0800bcd8
 8001958:	200004f0 	.word	0x200004f0
 800195c:	2000065c 	.word	0x2000065c
 8001960:	0800bce8 	.word	0x0800bce8
 8001964:	0800bcf4 	.word	0x0800bcf4
 8001968:	2000052b 	.word	0x2000052b
 800196c:	aaaaaaab 	.word	0xaaaaaaab
 8001970:	cccccccd 	.word	0xcccccccd
 8001974:	3a53406b 	.word	0x3a53406b
 8001978:	200004c8 	.word	0x200004c8
 800197c:	200004d8 	.word	0x200004d8
 8001980:	20000000 	.word	0x20000000
 8001984:	200004e8 	.word	0x200004e8
 8001988:	2000052a 	.word	0x2000052a
 800198c:	0800bd00 	.word	0x0800bd00
 8001990:	20000500 	.word	0x20000500
 8001994:	0800bd20 	.word	0x0800bd20
		  }
		  else
		  {
			  sprintf(UART_data, "CH1-CH2 value = %1.2f at %d ms\r\n",LUX_Difference,(int)HAL_GetTick());
 8001998:	4b47      	ldr	r3, [pc, #284]	@ (8001ab8 <main+0x464>)
 800199a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800199e:	f000 fe2d 	bl	80025fc <HAL_GetTick>
 80019a2:	4603      	mov	r3, r0
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	4622      	mov	r2, r4
 80019a8:	462b      	mov	r3, r5
 80019aa:	4944      	ldr	r1, [pc, #272]	@ (8001abc <main+0x468>)
 80019ac:	4844      	ldr	r0, [pc, #272]	@ (8001ac0 <main+0x46c>)
 80019ae:	f006 fd27 	bl	8008400 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 80019b2:	4843      	ldr	r0, [pc, #268]	@ (8001ac0 <main+0x46c>)
 80019b4:	f7fe fc64 	bl	8000280 <strlen>
 80019b8:	4603      	mov	r3, r0
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	2364      	movs	r3, #100	@ 0x64
 80019be:	4940      	ldr	r1, [pc, #256]	@ (8001ac0 <main+0x46c>)
 80019c0:	4840      	ldr	r0, [pc, #256]	@ (8001ac4 <main+0x470>)
 80019c2:	f004 fdef 	bl	80065a4 <HAL_UART_Transmit>
			  UART_UPDATE_FLAG = 0;
 80019c6:	4b40      	ldr	r3, [pc, #256]	@ (8001ac8 <main+0x474>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if(LCD_SHOW_FLAG && !ADC_CALC_AVG_FLAG)
 80019cc:	4b3f      	ldr	r3, [pc, #252]	@ (8001acc <main+0x478>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f43f aee4 	beq.w	80017a0 <main+0x14c>
 80019d8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad0 <main+0x47c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f47f aede 	bne.w	80017a0 <main+0x14c>
	  {
		  if(LCD_SHOW_TYPE)
 80019e4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad4 <main+0x480>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d01e      	beq.n	8001a2c <main+0x3d8>
		  {
			  sprintf((char*)LCD_top_text,"CH1=%1.1f lx    ",LUX_Values[0]);
 80019ee:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad8 <main+0x484>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	4939      	ldr	r1, [pc, #228]	@ (8001adc <main+0x488>)
 80019f6:	483a      	ldr	r0, [pc, #232]	@ (8001ae0 <main+0x48c>)
 80019f8:	f006 fd02 	bl	8008400 <siprintf>
			  LCD_SEND_COMMAND(LCD_RETURN_HOME);
 80019fc:	2002      	movs	r0, #2
 80019fe:	f7ff fb69 	bl	80010d4 <LCD_SEND_COMMAND>
			  LCD_SEND_STR((char*)LCD_top_text, 0, 0);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2100      	movs	r1, #0
 8001a06:	4836      	ldr	r0, [pc, #216]	@ (8001ae0 <main+0x48c>)
 8001a08:	f7ff fbf0 	bl	80011ec <LCD_SEND_STR>
			  sprintf((char*)LCD_bottom_text,"CH2=%1.1f lx    ",LUX_Values[1]);
 8001a0c:	4b32      	ldr	r3, [pc, #200]	@ (8001ad8 <main+0x484>)
 8001a0e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a12:	4934      	ldr	r1, [pc, #208]	@ (8001ae4 <main+0x490>)
 8001a14:	4834      	ldr	r0, [pc, #208]	@ (8001ae8 <main+0x494>)
 8001a16:	f006 fcf3 	bl	8008400 <siprintf>
			  LCD_SEND_STR((char*)LCD_bottom_text, 0, 1);
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4832      	ldr	r0, [pc, #200]	@ (8001ae8 <main+0x494>)
 8001a20:	f7ff fbe4 	bl	80011ec <LCD_SEND_STR>
			  LCD_SHOW_FLAG = 0;
 8001a24:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <main+0x478>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	e6b9      	b.n	80017a0 <main+0x14c>
		  }
		  else
		  {
			  if(LCD_CLEAR_ONCE)
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <main+0x498>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d026      	beq.n	8001a84 <main+0x430>
			  {
				  LCD_CLEAR_DRAM();
 8001a36:	f7ff fb98 	bl	800116a <LCD_CLEAR_DRAM>
				  LCD_CLEAR_ONCE = 0;
 8001a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <main+0x498>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
				  sprintf((char*)LCD_top_text,"DIFFERENCE");
 8001a40:	492b      	ldr	r1, [pc, #172]	@ (8001af0 <main+0x49c>)
 8001a42:	4827      	ldr	r0, [pc, #156]	@ (8001ae0 <main+0x48c>)
 8001a44:	f006 fcdc 	bl	8008400 <siprintf>
				  LCD_SEND_STR((char*)LCD_top_text, 3, 0);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2103      	movs	r1, #3
 8001a4c:	4824      	ldr	r0, [pc, #144]	@ (8001ae0 <main+0x48c>)
 8001a4e:	f7ff fbcd 	bl	80011ec <LCD_SEND_STR>
				  sprintf((char*)LCD_bottom_text,"%1.1f lx",LUX_Difference);
 8001a52:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <main+0x464>)
 8001a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a58:	4926      	ldr	r1, [pc, #152]	@ (8001af4 <main+0x4a0>)
 8001a5a:	4823      	ldr	r0, [pc, #140]	@ (8001ae8 <main+0x494>)
 8001a5c:	f006 fcd0 	bl	8008400 <siprintf>
				  LCD_SEND_STR((char*)LCD_bottom_text, ((16-(int)strlen(LCD_bottom_text))/2), 1);
 8001a60:	4821      	ldr	r0, [pc, #132]	@ (8001ae8 <main+0x494>)
 8001a62:	f7fe fc0d 	bl	8000280 <strlen>
 8001a66:	4603      	mov	r3, r0
 8001a68:	f1c3 0310 	rsb	r3, r3, #16
 8001a6c:	0fda      	lsrs	r2, r3, #31
 8001a6e:	4413      	add	r3, r2
 8001a70:	105b      	asrs	r3, r3, #1
 8001a72:	2201      	movs	r2, #1
 8001a74:	4619      	mov	r1, r3
 8001a76:	481c      	ldr	r0, [pc, #112]	@ (8001ae8 <main+0x494>)
 8001a78:	f7ff fbb8 	bl	80011ec <LCD_SEND_STR>
				  LCD_SHOW_FLAG = 0;
 8001a7c:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <main+0x478>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
 8001a82:	e68d      	b.n	80017a0 <main+0x14c>
			  }
			  else
			  {
				  sprintf((char*)LCD_bottom_text,"   %1.1f lx   ",LUX_Difference);
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <main+0x464>)
 8001a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8a:	491b      	ldr	r1, [pc, #108]	@ (8001af8 <main+0x4a4>)
 8001a8c:	4816      	ldr	r0, [pc, #88]	@ (8001ae8 <main+0x494>)
 8001a8e:	f006 fcb7 	bl	8008400 <siprintf>
				  LCD_SEND_STR((char*)LCD_bottom_text, ((16-(int)strlen(LCD_bottom_text))/2), 1);
 8001a92:	4815      	ldr	r0, [pc, #84]	@ (8001ae8 <main+0x494>)
 8001a94:	f7fe fbf4 	bl	8000280 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f1c3 0310 	rsb	r3, r3, #16
 8001a9e:	0fda      	lsrs	r2, r3, #31
 8001aa0:	4413      	add	r3, r2
 8001aa2:	105b      	asrs	r3, r3, #1
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	480f      	ldr	r0, [pc, #60]	@ (8001ae8 <main+0x494>)
 8001aaa:	f7ff fb9f 	bl	80011ec <LCD_SEND_STR>
				  LCD_SHOW_FLAG = 0;
 8001aae:	4b07      	ldr	r3, [pc, #28]	@ (8001acc <main+0x478>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
	  if(ADC_CALC_AVG_FLAG)
 8001ab4:	e674      	b.n	80017a0 <main+0x14c>
 8001ab6:	bf00      	nop
 8001ab8:	200004e8 	.word	0x200004e8
 8001abc:	0800bd40 	.word	0x0800bd40
 8001ac0:	20000500 	.word	0x20000500
 8001ac4:	2000065c 	.word	0x2000065c
 8001ac8:	2000052a 	.word	0x2000052a
 8001acc:	20000529 	.word	0x20000529
 8001ad0:	2000052b 	.word	0x2000052b
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	200004d8 	.word	0x200004d8
 8001adc:	0800bd64 	.word	0x0800bd64
 8001ae0:	20000004 	.word	0x20000004
 8001ae4:	0800bd78 	.word	0x0800bd78
 8001ae8:	20000024 	.word	0x20000024
 8001aec:	2000052c 	.word	0x2000052c
 8001af0:	0800bd8c 	.word	0x0800bd8c
 8001af4:	0800bd98 	.word	0x0800bd98
 8001af8:	0800bda4 	.word	0x0800bda4

08001afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b096      	sub	sp, #88	@ 0x58
 8001b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	2244      	movs	r2, #68	@ 0x44
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f006 fcdd 	bl	80084ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b10:	463b      	mov	r3, r7
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b22:	f002 fe65 	bl	80047f0 <HAL_PWREx_ControlVoltageScaling>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b2c:	f000 f994 	bl	8001e58 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b30:	2302      	movs	r3, #2
 8001b32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b38:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001b3a:	2340      	movs	r3, #64	@ 0x40
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b42:	2302      	movs	r3, #2
 8001b44:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b46:	2301      	movs	r3, #1
 8001b48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b4a:	230a      	movs	r3, #10
 8001b4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b4e:	2307      	movs	r3, #7
 8001b50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b52:	2302      	movs	r3, #2
 8001b54:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8001b56:	2308      	movs	r3, #8
 8001b58:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f002 fe9c 	bl	800489c <HAL_RCC_OscConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001b6a:	f000 f975 	bl	8001e58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6e:	230f      	movs	r3, #15
 8001b70:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b72:	2303      	movs	r3, #3
 8001b74:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b82:	463b      	mov	r3, r7
 8001b84:	2101      	movs	r1, #1
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fa9c 	bl	80050c4 <HAL_RCC_ClockConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b92:	f000 f961 	bl	8001e58 <Error_Handler>
  }
}
 8001b96:	bf00      	nop
 8001b98:	3758      	adds	r7, #88	@ 0x58
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <Voltage_to_lux>:
//	{
//
//	}

	double Voltage_to_lux(float Vadc)
	{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	ed87 0a01 	vstr	s0, [r7, #4]
		// Vdda maitinimas operacinio Vadc nuskaityta isejimo reiksme
		volatile  double Current=0;
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	f04f 0300 	mov.w	r3, #0
 8001bb2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		static double LUX=0;

		//GAIN RES 820 k DIODE_COEF 2.5 e9, galima rodiklius suprastinti per 3
		Current = Vadc/GAIN_RESISTANCE;
 8001bb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bba:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001c10 <Voltage_to_lux+0x70>
 8001bbe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bc2:	ee16 0a90 	vmov	r0, s13
 8001bc6:	f7fe fcc7 	bl	8000558 <__aeabi_f2d>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	e9c7 2302 	strd	r2, r3, [r7, #8]
		LUX = (double)(DIODE_coefficient*Current);
 8001bd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bd6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001c08 <Voltage_to_lux+0x68>)
 8001bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bdc:	f7fe fd14 	bl	8000608 <__aeabi_dmul>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	490b      	ldr	r1, [pc, #44]	@ (8001c14 <Voltage_to_lux+0x74>)
 8001be6:	e9c1 2300 	strd	r2, r3, [r1]
		return LUX;
 8001bea:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <Voltage_to_lux+0x74>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	ec43 2b17 	vmov	d7, r2, r3
	}
 8001bf4:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf8:	eef0 0a67 	vmov.f32	s1, s15
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	f3af 8000 	nop.w
 8001c08:	00000000 	.word	0x00000000
 8001c0c:	414312d0 	.word	0x414312d0
 8001c10:	444d0000 	.word	0x444d0000
 8001c14:	20000530 	.word	0x20000530

08001c18 <DELAY_US>:

	void DELAY_US(uint16_t TIME_US)
	{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
	    uint32_t old_timer_value = TIM6->CNT;
 8001c22:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <DELAY_US+0x58>)
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	60fb      	str	r3, [r7, #12]
	    uint32_t target_time = (old_timer_value + TIME_US) % (TIM6->ARR + 1);
 8001c28:	88fa      	ldrh	r2, [r7, #6]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a10      	ldr	r2, [pc, #64]	@ (8001c70 <DELAY_US+0x58>)
 8001c30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c32:	3201      	adds	r2, #1
 8001c34:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c38:	fb01 f202 	mul.w	r2, r1, r2
 8001c3c:	1a9b      	subs	r3, r3, r2
 8001c3e:	60bb      	str	r3, [r7, #8]

	    if (target_time < old_timer_value)  // Handle timer overflow
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d205      	bcs.n	8001c54 <DELAY_US+0x3c>
	    {
	        while (TIM6->CNT >= old_timer_value);  // Wait for overflow
 8001c48:	bf00      	nop
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <DELAY_US+0x58>)
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d9fa      	bls.n	8001c4a <DELAY_US+0x32>
	    }

	    while (TIM6->CNT < target_time);  // Wait until target time is reached
 8001c54:	bf00      	nop
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <DELAY_US+0x58>)
 8001c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d8fa      	bhi.n	8001c56 <DELAY_US+0x3e>
	}
 8001c60:	bf00      	nop
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40001000 	.word	0x40001000

08001c74 <HAL_TIM_PeriodElapsedCallback>:
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	if(htim == &htim15)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a17      	ldr	r2, [pc, #92]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d124      	bne.n	8001cce <HAL_TIM_PeriodElapsedCallback+0x5a>
	{
		UART_UPDATE_FLAG = 1;
 8001c84:	4b16      	ldr	r3, [pc, #88]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]
		ADC_CALC_AVG_FLAG = 1;
 8001c8a:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
		if(LCD_Delay_cnt<LCD_UPDATE_CNT) LCD_Delay_cnt++;
 8001c90:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b09      	cmp	r3, #9
 8001c98:	d807      	bhi.n	8001caa <HAL_TIM_PeriodElapsedCallback+0x36>
 8001c9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001ca6:	701a      	strb	r2, [r3, #0]
		{
			LCD_Delay_cnt %=LCD_UPDATE_CNT;
			LCD_SHOW_FLAG = 1;
		}
	}
	}
 8001ca8:	e011      	b.n	8001cce <HAL_TIM_PeriodElapsedCallback+0x5a>
			LCD_Delay_cnt %=LCD_UPDATE_CNT;
 8001caa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001cb2:	fba3 1302 	umull	r1, r3, r3, r2
 8001cb6:	08d9      	lsrs	r1, r3, #3
 8001cb8:	460b      	mov	r3, r1
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001cc6:	701a      	strb	r2, [r3, #0]
			LCD_SHOW_FLAG = 1;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001cca:	2201      	movs	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]
	}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000588 	.word	0x20000588
 8001ce0:	2000052a 	.word	0x2000052a
 8001ce4:	2000052b 	.word	0x2000052b
 8001ce8:	2000052e 	.word	0x2000052e
 8001cec:	cccccccd 	.word	0xcccccccd
 8001cf0:	20000529 	.word	0x20000529

08001cf4 <HAL_GPIO_EXTI_Callback>:
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == B1_Pin)
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d04:	d117      	bne.n	8001d36 <HAL_GPIO_EXTI_Callback+0x42>
		{
			LCD_SHOW_FLAG = 1;
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]
			ADC_CALC_AVG_FLAG = 1;
 8001d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <HAL_GPIO_EXTI_Callback+0x90>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
			UART_UPDATE_FLAG = 1;
 8001d12:	4b1d      	ldr	r3, [pc, #116]	@ (8001d88 <HAL_GPIO_EXTI_Callback+0x94>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
			LCD_CLEAR_ONCE = 1;
 8001d18:	4b1c      	ldr	r3, [pc, #112]	@ (8001d8c <HAL_GPIO_EXTI_Callback+0x98>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
			if(LCD_SHOW_TYPE) LCD_SHOW_TYPE = SHOW_DIFFERENCE;
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_EXTI_Callback+0x3c>
 8001d28:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	e002      	b.n	8001d36 <HAL_GPIO_EXTI_Callback+0x42>
			else LCD_SHOW_TYPE = SHOW_ABSOLUTE;
 8001d30:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
		}
		for(uint8_t x = 0;x<UART_BUFFER_SIZE;x++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]
 8001d3a:	e006      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0x56>
		{
			UART_data[x] = '\0';
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	4a15      	ldr	r2, [pc, #84]	@ (8001d94 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001d40:	2100      	movs	r1, #0
 8001d42:	54d1      	strb	r1, [r2, r3]
		for(uint8_t x = 0;x<UART_BUFFER_SIZE;x++)
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	3301      	adds	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b27      	cmp	r3, #39	@ 0x27
 8001d4e:	d9f5      	bls.n	8001d3c <HAL_GPIO_EXTI_Callback+0x48>
		}
		for(uint8_t x = 0;x<LCD_BUFFER_SIZE;x++)
 8001d50:	2300      	movs	r3, #0
 8001d52:	73bb      	strb	r3, [r7, #14]
 8001d54:	e00a      	b.n	8001d6c <HAL_GPIO_EXTI_Callback+0x78>
		{
			LCD_top_text[x] = ' ';
 8001d56:	7bbb      	ldrb	r3, [r7, #14]
 8001d58:	4a0f      	ldr	r2, [pc, #60]	@ (8001d98 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001d5a:	2120      	movs	r1, #32
 8001d5c:	54d1      	strb	r1, [r2, r3]
			LCD_bottom_text[x] = ' ';
 8001d5e:	7bbb      	ldrb	r3, [r7, #14]
 8001d60:	4a0e      	ldr	r2, [pc, #56]	@ (8001d9c <HAL_GPIO_EXTI_Callback+0xa8>)
 8001d62:	2120      	movs	r1, #32
 8001d64:	54d1      	strb	r1, [r2, r3]
		for(uint8_t x = 0;x<LCD_BUFFER_SIZE;x++)
 8001d66:	7bbb      	ldrb	r3, [r7, #14]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	73bb      	strb	r3, [r7, #14]
 8001d6c:	7bbb      	ldrb	r3, [r7, #14]
 8001d6e:	2b1f      	cmp	r3, #31
 8001d70:	d9f1      	bls.n	8001d56 <HAL_GPIO_EXTI_Callback+0x62>
		}
	}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	20000529 	.word	0x20000529
 8001d84:	2000052b 	.word	0x2000052b
 8001d88:	2000052a 	.word	0x2000052a
 8001d8c:	2000052c 	.word	0x2000052c
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000500 	.word	0x20000500
 8001d98:	20000004 	.word	0x20000004
 8001d9c:	20000024 	.word	0x20000024

08001da0 <HAL_UARTEx_RxEventCallback>:

	void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
	{
 8001da0:	b590      	push	{r4, r7, lr}
 8001da2:	b087      	sub	sp, #28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	807b      	strh	r3, [r7, #2]
		char Start_string[] = "Start\r\n";
 8001dac:	4a25      	ldr	r2, [pc, #148]	@ (8001e44 <HAL_UARTEx_RxEventCallback+0xa4>)
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001db6:	e883 0003 	stmia.w	r3, {r0, r1}
		char Stop_string[] = "Stop\r\n";
 8001dba:	4a23      	ldr	r2, [pc, #140]	@ (8001e48 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001dbc:	f107 0308 	add.w	r3, r7, #8
 8001dc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dc4:	6018      	str	r0, [r3, #0]
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	8019      	strh	r1, [r3, #0]
 8001dca:	3302      	adds	r3, #2
 8001dcc:	0c0a      	lsrs	r2, r1, #16
 8001dce:	701a      	strb	r2, [r3, #0]
		if(huart == &huart2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e4c <HAL_UARTEx_RxEventCallback+0xac>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d12c      	bne.n	8001e32 <HAL_UARTEx_RxEventCallback+0x92>
		{
			if(Size == strlen(Start_string) && strncmp(Start_string,(char*)pData_RX,Size)==0)
 8001dd8:	887c      	ldrh	r4, [r7, #2]
 8001dda:	f107 0310 	add.w	r3, r7, #16
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7fe fa4e 	bl	8000280 <strlen>
 8001de4:	4603      	mov	r3, r0
 8001de6:	429c      	cmp	r4, r3
 8001de8:	d10d      	bne.n	8001e06 <HAL_UARTEx_RxEventCallback+0x66>
 8001dea:	887a      	ldrh	r2, [r7, #2]
 8001dec:	f107 0310 	add.w	r3, r7, #16
 8001df0:	4917      	ldr	r1, [pc, #92]	@ (8001e50 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001df2:	4618      	mov	r0, r3
 8001df4:	f006 fb71 	bl	80084da <strncmp>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d103      	bne.n	8001e06 <HAL_UARTEx_RxEventCallback+0x66>
			{
				UART_SEND_FLAG = 1;
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
 8001e04:	e015      	b.n	8001e32 <HAL_UARTEx_RxEventCallback+0x92>
			}
			else if(Size == strlen(Stop_string) && strncmp(Stop_string,(char*)pData_RX,Size)==0)
 8001e06:	887c      	ldrh	r4, [r7, #2]
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fa37 	bl	8000280 <strlen>
 8001e12:	4603      	mov	r3, r0
 8001e14:	429c      	cmp	r4, r3
 8001e16:	d10c      	bne.n	8001e32 <HAL_UARTEx_RxEventCallback+0x92>
 8001e18:	887a      	ldrh	r2, [r7, #2]
 8001e1a:	f107 0308 	add.w	r3, r7, #8
 8001e1e:	490c      	ldr	r1, [pc, #48]	@ (8001e50 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001e20:	4618      	mov	r0, r3
 8001e22:	f006 fb5a 	bl	80084da <strncmp>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d102      	bne.n	8001e32 <HAL_UARTEx_RxEventCallback+0x92>
			{
				UART_SEND_FLAG = 0;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, pData_RX, UART_RX_SIZE);// See more Start and stop flags
 8001e32:	2210      	movs	r2, #16
 8001e34:	4906      	ldr	r1, [pc, #24]	@ (8001e50 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <HAL_UARTEx_RxEventCallback+0xac>)
 8001e38:	f005 fb6c 	bl	8007514 <HAL_UARTEx_ReceiveToIdle_IT>
	}
 8001e3c:	bf00      	nop
 8001e3e:	371c      	adds	r7, #28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd90      	pop	{r4, r7, pc}
 8001e44:	0800bdb4 	.word	0x0800bdb4
 8001e48:	0800bdbc 	.word	0x0800bdbc
 8001e4c:	2000065c 	.word	0x2000065c
 8001e50:	200004f0 	.word	0x200004f0
 8001e54:	2000052d 	.word	0x2000052d

08001e58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	LCD_Init();
 8001e5c:	f7ff f9aa 	bl	80011b4 <LCD_Init>
	HAL_Delay(2);
 8001e60:	2002      	movs	r0, #2
 8001e62:	f000 fbd7 	bl	8002614 <HAL_Delay>
	LCD_SEND_STR(LCD_top_text,0,0);
 8001e66:	2200      	movs	r2, #0
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4809      	ldr	r0, [pc, #36]	@ (8001e90 <Error_Handler+0x38>)
 8001e6c:	f7ff f9be 	bl	80011ec <LCD_SEND_STR>
	LCD_SEND_STR(LCD_bottom_text,0,1);
 8001e70:	2201      	movs	r2, #1
 8001e72:	2100      	movs	r1, #0
 8001e74:	4807      	ldr	r0, [pc, #28]	@ (8001e94 <Error_Handler+0x3c>)
 8001e76:	f7ff f9b9 	bl	80011ec <LCD_SEND_STR>
	while (1)
	{
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001e7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e7e:	4806      	ldr	r0, [pc, #24]	@ (8001e98 <Error_Handler+0x40>)
 8001e80:	f002 fc76 	bl	8004770 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8001e84:	20c8      	movs	r0, #200	@ 0xc8
 8001e86:	f000 fbc5 	bl	8002614 <HAL_Delay>
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001e8a:	bf00      	nop
 8001e8c:	e7f5      	b.n	8001e7a <Error_Handler+0x22>
 8001e8e:	bf00      	nop
 8001e90:	20000004 	.word	0x20000004
 8001e94:	20000024 	.word	0x20000024
 8001e98:	48000400 	.word	0x48000400

08001e9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	4a08      	ldr	r2, [pc, #32]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ec6:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_MspInit+0x44>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ece:	603b      	str	r3, [r7, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <NMI_Handler+0x4>

08001eec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <HardFault_Handler+0x4>

08001ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <MemManage_Handler+0x4>

08001efc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <BusFault_Handler+0x4>

08001f04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <UsageFault_Handler+0x4>

08001f0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f3a:	f000 fb4b 	bl	80025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <DMA1_Channel1_IRQHandler+0x10>)
 8001f4a:	f002 f99f 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200002a0 	.word	0x200002a0

08001f58 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <ADC1_IRQHandler+0x10>)
 8001f5e:	f000 ff5b 	bl	8002e18 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000238 	.word	0x20000238

08001f6c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001f72:	f003 ff31 	bl	8005dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000588 	.word	0x20000588

08001f80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001f84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f88:	f002 fc0c 	bl	80047a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return 1;
 8001f94:	2301      	movs	r3, #1
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <_kill>:

int _kill(int pid, int sig)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001faa:	f006 faf3 	bl	8008594 <__errno>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2216      	movs	r2, #22
 8001fb2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <_exit>:

void _exit (int status)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff ffe7 	bl	8001fa0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fd2:	bf00      	nop
 8001fd4:	e7fd      	b.n	8001fd2 <_exit+0x12>

08001fd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e00a      	b.n	8001ffe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fe8:	f3af 8000 	nop.w
 8001fec:	4601      	mov	r1, r0
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	1c5a      	adds	r2, r3, #1
 8001ff2:	60ba      	str	r2, [r7, #8]
 8001ff4:	b2ca      	uxtb	r2, r1
 8001ff6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	697a      	ldr	r2, [r7, #20]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	429a      	cmp	r2, r3
 8002004:	dbf0      	blt.n	8001fe8 <_read+0x12>
  }

  return len;
 8002006:	687b      	ldr	r3, [r7, #4]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	e009      	b.n	8002036 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	60ba      	str	r2, [r7, #8]
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	3301      	adds	r3, #1
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	429a      	cmp	r2, r3
 800203c:	dbf1      	blt.n	8002022 <_write+0x12>
  }
  return len;
 800203e:	687b      	ldr	r3, [r7, #4]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <_close>:

int _close(int file)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002070:	605a      	str	r2, [r3, #4]
  return 0;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <_isatty>:

int _isatty(int file)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002088:	2301      	movs	r3, #1
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002096:	b480      	push	{r7}
 8002098:	b085      	sub	sp, #20
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b8:	4a14      	ldr	r2, [pc, #80]	@ (800210c <_sbrk+0x5c>)
 80020ba:	4b15      	ldr	r3, [pc, #84]	@ (8002110 <_sbrk+0x60>)
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <_sbrk+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d102      	bne.n	80020d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <_sbrk+0x64>)
 80020ce:	4a12      	ldr	r2, [pc, #72]	@ (8002118 <_sbrk+0x68>)
 80020d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d207      	bcs.n	80020f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e0:	f006 fa58 	bl	8008594 <__errno>
 80020e4:	4603      	mov	r3, r0
 80020e6:	220c      	movs	r2, #12
 80020e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ea:	f04f 33ff 	mov.w	r3, #4294967295
 80020ee:	e009      	b.n	8002104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020f6:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <_sbrk+0x64>)
 8002100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002102:	68fb      	ldr	r3, [r7, #12]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20028000 	.word	0x20028000
 8002110:	00000400 	.word	0x00000400
 8002114:	20000538 	.word	0x20000538
 8002118:	20000838 	.word	0x20000838

0800211c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <SystemInit+0x20>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <SystemInit+0x20>)
 8002128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800212c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim15;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002150:	4b14      	ldr	r3, [pc, #80]	@ (80021a4 <MX_TIM6_Init+0x64>)
 8002152:	4a15      	ldr	r2, [pc, #84]	@ (80021a8 <MX_TIM6_Init+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 20-1;
 8002156:	4b13      	ldr	r3, [pc, #76]	@ (80021a4 <MX_TIM6_Init+0x64>)
 8002158:	2213      	movs	r2, #19
 800215a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <MX_TIM6_Init+0x64>)
 800215e:	2200      	movs	r2, #0
 8002160:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2500-1;
 8002162:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <MX_TIM6_Init+0x64>)
 8002164:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8002168:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216a:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MX_TIM6_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002170:	480c      	ldr	r0, [pc, #48]	@ (80021a4 <MX_TIM6_Init+0x64>)
 8002172:	f003 fd29 	bl	8005bc8 <HAL_TIM_Base_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800217c:	f7ff fe6c 	bl	8001e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002180:	2320      	movs	r3, #32
 8002182:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	4619      	mov	r1, r3
 800218c:	4805      	ldr	r0, [pc, #20]	@ (80021a4 <MX_TIM6_Init+0x64>)
 800218e:	f004 f92f 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002198:	f7ff fe5e 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	2000053c 	.word	0x2000053c
 80021a8:	40001000 	.word	0x40001000

080021ac <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021b2:	f107 0310 	add.w	r3, r7, #16
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021cc:	4a1f      	ldr	r2, [pc, #124]	@ (800224c <MX_TIM15_Init+0xa0>)
 80021ce:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2000-1;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021d2:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80021d6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2000-1;
 80021de:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021e0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80021e4:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80021f8:	4813      	ldr	r0, [pc, #76]	@ (8002248 <MX_TIM15_Init+0x9c>)
 80021fa:	f003 fce5 	bl	8005bc8 <HAL_TIM_Base_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8002204:	f7ff fe28 	bl	8001e58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800220c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800220e:	f107 0310 	add.w	r3, r7, #16
 8002212:	4619      	mov	r1, r3
 8002214:	480c      	ldr	r0, [pc, #48]	@ (8002248 <MX_TIM15_Init+0x9c>)
 8002216:	f003 fee6 	bl	8005fe6 <HAL_TIM_ConfigClockSource>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002220:	f7ff fe1a 	bl	8001e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002224:	2300      	movs	r3, #0
 8002226:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	4619      	mov	r1, r3
 8002230:	4805      	ldr	r0, [pc, #20]	@ (8002248 <MX_TIM15_Init+0x9c>)
 8002232:	f004 f8dd 	bl	80063f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 800223c:	f7ff fe0c 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002240:	bf00      	nop
 8002242:	3720      	adds	r7, #32
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000588 	.word	0x20000588
 800224c:	40014000 	.word	0x40014000

08002250 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a16      	ldr	r2, [pc, #88]	@ (80022b8 <HAL_TIM_Base_MspInit+0x68>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d10c      	bne.n	800227c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002262:	4b16      	ldr	r3, [pc, #88]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 8002264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002266:	4a15      	ldr	r2, [pc, #84]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 8002268:	f043 0310 	orr.w	r3, r3, #16
 800226c:	6593      	str	r3, [r2, #88]	@ 0x58
 800226e:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800227a:	e018      	b.n	80022ae <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a0f      	ldr	r2, [pc, #60]	@ (80022c0 <HAL_TIM_Base_MspInit+0x70>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d113      	bne.n	80022ae <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	4a0c      	ldr	r2, [pc, #48]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 800228c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002290:	6613      	str	r3, [r2, #96]	@ 0x60
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <HAL_TIM_Base_MspInit+0x6c>)
 8002294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 2, 0);
 800229e:	2200      	movs	r2, #0
 80022a0:	2102      	movs	r1, #2
 80022a2:	2018      	movs	r0, #24
 80022a4:	f001 fea3 	bl	8003fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80022a8:	2018      	movs	r0, #24
 80022aa:	f001 febc 	bl	8004026 <HAL_NVIC_EnableIRQ>
}
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40001000 	.word	0x40001000
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40014000 	.word	0x40014000

080022c4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022c8:	4b14      	ldr	r3, [pc, #80]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022ca:	4a15      	ldr	r2, [pc, #84]	@ (8002320 <MX_USART1_UART_Init+0x5c>)
 80022cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022ce:	4b13      	ldr	r3, [pc, #76]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ee:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022fa:	4b08      	ldr	r3, [pc, #32]	@ (800231c <MX_USART1_UART_Init+0x58>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <MX_USART1_UART_Init+0x58>)
 8002302:	2200      	movs	r2, #0
 8002304:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	@ (800231c <MX_USART1_UART_Init+0x58>)
 8002308:	f004 f8fe 	bl	8006508 <HAL_UART_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002312:	f7ff fda1 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200005d4 	.word	0x200005d4
 8002320:	40013800 	.word	0x40013800

08002324 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002328:	4b14      	ldr	r3, [pc, #80]	@ (800237c <MX_USART2_UART_Init+0x58>)
 800232a:	4a15      	ldr	r2, [pc, #84]	@ (8002380 <MX_USART2_UART_Init+0x5c>)
 800232c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800232e:	4b13      	ldr	r3, [pc, #76]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002330:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002334:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800233c:	4b0f      	ldr	r3, [pc, #60]	@ (800237c <MX_USART2_UART_Init+0x58>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002348:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <MX_USART2_UART_Init+0x58>)
 800234a:	220c      	movs	r2, #12
 800234c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234e:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002350:	2200      	movs	r2, #0
 8002352:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002356:	2200      	movs	r2, #0
 8002358:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800235a:	4b08      	ldr	r3, [pc, #32]	@ (800237c <MX_USART2_UART_Init+0x58>)
 800235c:	2200      	movs	r2, #0
 800235e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002362:	2200      	movs	r2, #0
 8002364:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002366:	4805      	ldr	r0, [pc, #20]	@ (800237c <MX_USART2_UART_Init+0x58>)
 8002368:	f004 f8ce 	bl	8006508 <HAL_UART_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002372:	f7ff fd71 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000065c 	.word	0x2000065c
 8002380:	40004400 	.word	0x40004400

08002384 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b0a6      	sub	sp, #152	@ 0x98
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800239c:	f107 031c 	add.w	r3, r7, #28
 80023a0:	2268      	movs	r2, #104	@ 0x68
 80023a2:	2100      	movs	r1, #0
 80023a4:	4618      	mov	r0, r3
 80023a6:	f006 f890 	bl	80084ca <memset>
  if(uartHandle->Instance==USART1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a43      	ldr	r2, [pc, #268]	@ (80024bc <HAL_UART_MspInit+0x138>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d13d      	bne.n	8002430 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023b4:	2301      	movs	r3, #1
 80023b6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023b8:	2300      	movs	r3, #0
 80023ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023bc:	f107 031c 	add.w	r3, r7, #28
 80023c0:	4618      	mov	r0, r3
 80023c2:	f003 f8a3 	bl	800550c <HAL_RCCEx_PeriphCLKConfig>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023cc:	f7ff fd44 	bl	8001e58 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023d0:	4b3b      	ldr	r3, [pc, #236]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d4:	4a3a      	ldr	r2, [pc, #232]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023da:	6613      	str	r3, [r2, #96]	@ 0x60
 80023dc:	4b38      	ldr	r3, [pc, #224]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023e4:	61bb      	str	r3, [r7, #24]
 80023e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e8:	4b35      	ldr	r3, [pc, #212]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ec:	4a34      	ldr	r2, [pc, #208]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023f4:	4b32      	ldr	r3, [pc, #200]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 80023f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002400:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002404:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002408:	2302      	movs	r3, #2
 800240a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800241a:	2307      	movs	r3, #7
 800241c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002420:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002424:	4619      	mov	r1, r3
 8002426:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800242a:	f002 f80f 	bl	800444c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800242e:	e040      	b.n	80024b2 <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_UART_MspInit+0x140>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d13b      	bne.n	80024b2 <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800243a:	2302      	movs	r3, #2
 800243c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800243e:	2300      	movs	r3, #0
 8002440:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002442:	f107 031c 	add.w	r3, r7, #28
 8002446:	4618      	mov	r0, r3
 8002448:	f003 f860 	bl	800550c <HAL_RCCEx_PeriphCLKConfig>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8002452:	f7ff fd01 	bl	8001e58 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002456:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 8002458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245a:	4a19      	ldr	r2, [pc, #100]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 800245c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002460:	6593      	str	r3, [r2, #88]	@ 0x58
 8002462:	4b17      	ldr	r3, [pc, #92]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246e:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 8002470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002472:	4a13      	ldr	r2, [pc, #76]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800247a:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_UART_MspInit+0x13c>)
 800247c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002486:	230c      	movs	r3, #12
 8002488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002498:	2303      	movs	r3, #3
 800249a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249e:	2307      	movs	r3, #7
 80024a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80024a8:	4619      	mov	r1, r3
 80024aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024ae:	f001 ffcd 	bl	800444c <HAL_GPIO_Init>
}
 80024b2:	bf00      	nop
 80024b4:	3798      	adds	r7, #152	@ 0x98
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40013800 	.word	0x40013800
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40004400 	.word	0x40004400

080024c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002500 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024cc:	f7ff fe26 	bl	800211c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024d0:	480c      	ldr	r0, [pc, #48]	@ (8002504 <LoopForever+0x6>)
  ldr r1, =_edata
 80024d2:	490d      	ldr	r1, [pc, #52]	@ (8002508 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024d4:	4a0d      	ldr	r2, [pc, #52]	@ (800250c <LoopForever+0xe>)
  movs r3, #0
 80024d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d8:	e002      	b.n	80024e0 <LoopCopyDataInit>

080024da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024de:	3304      	adds	r3, #4

080024e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024e4:	d3f9      	bcc.n	80024da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002510 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002514 <LoopForever+0x16>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024ec:	e001      	b.n	80024f2 <LoopFillZerobss>

080024ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f0:	3204      	adds	r2, #4

080024f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024f4:	d3fb      	bcc.n	80024ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024f6:	f006 f853 	bl	80085a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024fa:	f7ff f8ab 	bl	8001654 <main>

080024fe <LoopForever>:

LoopForever:
    b LoopForever
 80024fe:	e7fe      	b.n	80024fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002500:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8002504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002508:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 800250c:	0800c244 	.word	0x0800c244
  ldr r2, =_sbss
 8002510:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8002514:	20000834 	.word	0x20000834

08002518 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002518:	e7fe      	b.n	8002518 <CAN1_RX0_IRQHandler>
	...

0800251c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002526:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <HAL_Init+0x3c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a0b      	ldr	r2, [pc, #44]	@ (8002558 <HAL_Init+0x3c>)
 800252c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002530:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002532:	2003      	movs	r0, #3
 8002534:	f001 fd50 	bl	8003fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002538:	2000      	movs	r0, #0
 800253a:	f000 f80f 	bl	800255c <HAL_InitTick>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d002      	beq.n	800254a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	71fb      	strb	r3, [r7, #7]
 8002548:	e001      	b.n	800254e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800254a:	f7ff fca7 	bl	8001e9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800254e:	79fb      	ldrb	r3, [r7, #7]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40022000 	.word	0x40022000

0800255c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002564:	2300      	movs	r3, #0
 8002566:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002568:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <HAL_InitTick+0x6c>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d023      	beq.n	80025b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002570:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <HAL_InitTick+0x70>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b14      	ldr	r3, [pc, #80]	@ (80025c8 <HAL_InitTick+0x6c>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4619      	mov	r1, r3
 800257a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800257e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002582:	fbb2 f3f3 	udiv	r3, r2, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f001 fd5b 	bl	8004042 <HAL_SYSTICK_Config>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10f      	bne.n	80025b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b0f      	cmp	r3, #15
 8002596:	d809      	bhi.n	80025ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002598:	2200      	movs	r2, #0
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f001 fd25 	bl	8003fee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a4:	4a0a      	ldr	r2, [pc, #40]	@ (80025d0 <HAL_InitTick+0x74>)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e007      	b.n	80025bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	e004      	b.n	80025bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
 80025b6:	e001      	b.n	80025bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	2000004c 	.word	0x2000004c
 80025cc:	20000044 	.word	0x20000044
 80025d0:	20000048 	.word	0x20000048

080025d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x20>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <HAL_IncTick+0x24>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4413      	add	r3, r2
 80025e4:	4a04      	ldr	r2, [pc, #16]	@ (80025f8 <HAL_IncTick+0x24>)
 80025e6:	6013      	str	r3, [r2, #0]
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	2000004c 	.word	0x2000004c
 80025f8:	200006e4 	.word	0x200006e4

080025fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002600:	4b03      	ldr	r3, [pc, #12]	@ (8002610 <HAL_GetTick+0x14>)
 8002602:	681b      	ldr	r3, [r3, #0]
}
 8002604:	4618      	mov	r0, r3
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	200006e4 	.word	0x200006e4

08002614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff ffee 	bl	80025fc <HAL_GetTick>
 8002620:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262c:	d005      	beq.n	800263a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800262e:	4b0a      	ldr	r3, [pc, #40]	@ (8002658 <HAL_Delay+0x44>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	4413      	add	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800263a:	bf00      	nop
 800263c:	f7ff ffde 	bl	80025fc <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	429a      	cmp	r2, r3
 800264a:	d8f7      	bhi.n	800263c <HAL_Delay+0x28>
  {
  }
}
 800264c:	bf00      	nop
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000004c 	.word	0x2000004c

0800265c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	609a      	str	r2, [r3, #8]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	609a      	str	r2, [r3, #8]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	3360      	adds	r3, #96	@ 0x60
 80026d6:	461a      	mov	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <LL_ADC_SetOffset+0x44>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	4313      	orrs	r3, r2
 80026f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026fc:	bf00      	nop
 80026fe:	371c      	adds	r7, #28
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	03fff000 	.word	0x03fff000

0800270c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3360      	adds	r3, #96	@ 0x60
 800271a:	461a      	mov	r2, r3
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4413      	add	r3, r2
 8002722:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800272c:	4618      	mov	r0, r3
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	3360      	adds	r3, #96	@ 0x60
 8002748:	461a      	mov	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	431a      	orrs	r2, r3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002762:	bf00      	nop
 8002764:	371c      	adds	r7, #28
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	615a      	str	r2, [r3, #20]
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b087      	sub	sp, #28
 80027be:	af00      	add	r7, sp, #0
 80027c0:	60f8      	str	r0, [r7, #12]
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	3330      	adds	r3, #48	@ 0x30
 80027ca:	461a      	mov	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	0a1b      	lsrs	r3, r3, #8
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	4413      	add	r3, r2
 80027d8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f003 031f 	and.w	r3, r3, #31
 80027e4:	211f      	movs	r1, #31
 80027e6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	401a      	ands	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	0e9b      	lsrs	r3, r3, #26
 80027f2:	f003 011f 	and.w	r1, r3, #31
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	431a      	orrs	r2, r3
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800281e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002826:	2301      	movs	r3, #1
 8002828:	e000      	b.n	800282c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002838:	b480      	push	{r7}
 800283a:	b087      	sub	sp, #28
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	3314      	adds	r3, #20
 8002848:	461a      	mov	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	0e5b      	lsrs	r3, r3, #25
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	0d1b      	lsrs	r3, r3, #20
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	2107      	movs	r1, #7
 8002866:	fa01 f303 	lsl.w	r3, r1, r3
 800286a:	43db      	mvns	r3, r3
 800286c:	401a      	ands	r2, r3
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	0d1b      	lsrs	r3, r3, #20
 8002872:	f003 031f 	and.w	r3, r3, #31
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	fa01 f303 	lsl.w	r3, r1, r3
 800287c:	431a      	orrs	r2, r3
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002882:	bf00      	nop
 8002884:	371c      	adds	r7, #28
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
	...

08002890 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a8:	43db      	mvns	r3, r3
 80028aa:	401a      	ands	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f003 0318 	and.w	r3, r3, #24
 80028b2:	4908      	ldr	r1, [pc, #32]	@ (80028d4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028b4:	40d9      	lsrs	r1, r3
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	400b      	ands	r3, r1
 80028ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028be:	431a      	orrs	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028c6:	bf00      	nop
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	0007ffff 	.word	0x0007ffff

080028d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6093      	str	r3, [r2, #8]
}
 80028f0:	bf00      	nop
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800290c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002910:	d101      	bne.n	8002916 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002934:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002938:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002960:	d101      	bne.n	8002966 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002962:	2301      	movs	r3, #1
 8002964:	e000      	b.n	8002968 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002984:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002988:	f043 0201 	orr.w	r2, r3, #1
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029b0:	f043 0202 	orr.w	r2, r3, #2
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <LL_ADC_IsEnabled+0x18>
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <LL_ADC_IsEnabled+0x1a>
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b083      	sub	sp, #12
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d101      	bne.n	8002a02 <LL_ADC_IsDisableOngoing+0x18>
 80029fe:	2301      	movs	r3, #1
 8002a00:	e000      	b.n	8002a04 <LL_ADC_IsDisableOngoing+0x1a>
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a24:	f043 0204 	orr.w	r2, r3, #4
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b04      	cmp	r3, #4
 8002a4a:	d101      	bne.n	8002a50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e000      	b.n	8002a52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d101      	bne.n	8002a76 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e129      	b.n	8002cf2 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d109      	bne.n	8002ac0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7fe fc5d 	bl	800136c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff ff19 	bl	80028fc <LL_ADC_IsDeepPowerDownEnabled>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d004      	beq.n	8002ada <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff feff 	bl	80028d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff ff34 	bl	800294c <LL_ADC_IsInternalRegulatorEnabled>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d115      	bne.n	8002b16 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff18 	bl	8002924 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002af4:	4b81      	ldr	r3, [pc, #516]	@ (8002cfc <HAL_ADC_Init+0x278>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	099b      	lsrs	r3, r3, #6
 8002afa:	4a81      	ldr	r2, [pc, #516]	@ (8002d00 <HAL_ADC_Init+0x27c>)
 8002afc:	fba2 2303 	umull	r2, r3, r2, r3
 8002b00:	099b      	lsrs	r3, r3, #6
 8002b02:	3301      	adds	r3, #1
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b08:	e002      	b.n	8002b10 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f9      	bne.n	8002b0a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff ff16 	bl	800294c <LL_ADC_IsInternalRegulatorEnabled>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10d      	bne.n	8002b42 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	f043 0210 	orr.w	r2, r3, #16
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff76 	bl	8002a38 <LL_ADC_REG_IsConversionOngoing>
 8002b4c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f040 80c2 	bne.w	8002ce0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f040 80be 	bne.w	8002ce0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b6c:	f043 0202 	orr.w	r2, r3, #2
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff23 	bl	80029c4 <LL_ADC_IsEnabled>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10b      	bne.n	8002b9c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b84:	485f      	ldr	r0, [pc, #380]	@ (8002d04 <HAL_ADC_Init+0x280>)
 8002b86:	f7ff ff1d 	bl	80029c4 <LL_ADC_IsEnabled>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d105      	bne.n	8002b9c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4619      	mov	r1, r3
 8002b96:	485c      	ldr	r0, [pc, #368]	@ (8002d08 <HAL_ADC_Init+0x284>)
 8002b98:	f7ff fd60 	bl	800265c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	7e5b      	ldrb	r3, [r3, #25]
 8002ba0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ba6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002bac:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002bb2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bba:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d106      	bne.n	8002bd8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	045b      	lsls	r3, r3, #17
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d009      	beq.n	8002bf4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	4b44      	ldr	r3, [pc, #272]	@ (8002d0c <HAL_ADC_Init+0x288>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	69b9      	ldr	r1, [r7, #24]
 8002c04:	430b      	orrs	r3, r1
 8002c06:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff26 	bl	8002a5e <LL_ADC_INJ_IsConversionOngoing>
 8002c12:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d140      	bne.n	8002c9c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d13d      	bne.n	8002c9c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	7e1b      	ldrb	r3, [r3, #24]
 8002c28:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c2a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c32:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c42:	f023 0306 	bic.w	r3, r3, #6
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6812      	ldr	r2, [r2, #0]
 8002c4a:	69b9      	ldr	r1, [r7, #24]
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d118      	bne.n	8002c8c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c64:	f023 0304 	bic.w	r3, r3, #4
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c70:	4311      	orrs	r1, r2
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c76:	4311      	orrs	r1, r2
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f042 0201 	orr.w	r2, r2, #1
 8002c88:	611a      	str	r2, [r3, #16]
 8002c8a:	e007      	b.n	8002c9c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	691a      	ldr	r2, [r3, #16]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d10c      	bne.n	8002cbe <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	f023 010f 	bic.w	r1, r3, #15
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	1e5a      	subs	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cbc:	e007      	b.n	8002cce <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 020f 	bic.w	r2, r2, #15
 8002ccc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd2:	f023 0303 	bic.w	r3, r3, #3
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	659a      	str	r2, [r3, #88]	@ 0x58
 8002cde:	e007      	b.n	8002cf0 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce4:	f043 0210 	orr.w	r2, r3, #16
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cf0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3720      	adds	r7, #32
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000044 	.word	0x20000044
 8002d00:	053e2d63 	.word	0x053e2d63
 8002d04:	50040000 	.word	0x50040000
 8002d08:	50040300 	.word	0x50040300
 8002d0c:	fff0c007 	.word	0xfff0c007

08002d10 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fe89 	bl	8002a38 <LL_ADC_REG_IsConversionOngoing>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d167      	bne.n	8002dfc <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <HAL_ADC_Start_DMA+0x2a>
 8002d36:	2302      	movs	r3, #2
 8002d38:	e063      	b.n	8002e02 <HAL_ADC_Start_DMA+0xf2>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 fe40 	bl	80039c8 <ADC_Enable>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d4c:	7dfb      	ldrb	r3, [r7, #23]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d14f      	bne.n	8002df2 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d56:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d5a:	f023 0301 	bic.w	r3, r3, #1
 8002d5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d006      	beq.n	8002d80 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d76:	f023 0206 	bic.w	r2, r3, #6
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d7e:	e002      	b.n	8002d86 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d8a:	4a20      	ldr	r2, [pc, #128]	@ (8002e0c <HAL_ADC_Start_DMA+0xfc>)
 8002d8c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d92:	4a1f      	ldr	r2, [pc, #124]	@ (8002e10 <HAL_ADC_Start_DMA+0x100>)
 8002d94:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e14 <HAL_ADC_Start_DMA+0x104>)
 8002d9c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	221c      	movs	r2, #28
 8002da4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0210 	orr.w	r2, r2, #16
 8002dbc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3340      	adds	r3, #64	@ 0x40
 8002dd8:	4619      	mov	r1, r3
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f001 f9f5 	bl	80041cc <HAL_DMA_Start_IT>
 8002de2:	4603      	mov	r3, r0
 8002de4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fe10 	bl	8002a10 <LL_ADC_REG_StartConversion>
 8002df0:	e006      	b.n	8002e00 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002dfa:	e001      	b.n	8002e00 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	08003b93 	.word	0x08003b93
 8002e10:	08003c6b 	.word	0x08003c6b
 8002e14:	08003c87 	.word	0x08003c87

08002e18 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002e20:	2300      	movs	r3, #0
 8002e22:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d017      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x56>
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d012      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d105      	bne.n	8002e60 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 ffdf 	bl	8003e24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d004      	beq.n	8002e82 <HAL_ADC_IRQHandler+0x6a>
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d109      	bne.n	8002e96 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d05e      	beq.n	8002f4a <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d059      	beq.n	8002f4a <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	f003 0310 	and.w	r3, r3, #16
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d105      	bne.n	8002eae <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fc6e 	bl	8002794 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d03e      	beq.n	8002f3c <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d135      	bne.n	8002f3c <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d12e      	bne.n	8002f3c <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fda8 	bl	8002a38 <LL_ADC_REG_IsConversionOngoing>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d11a      	bne.n	8002f24 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 020c 	bic.w	r2, r2, #12
 8002efc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f02:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d112      	bne.n	8002f3c <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f22:	e00b      	b.n	8002f3c <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f28:	f043 0210 	orr.w	r2, r3, #16
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f34:	f043 0201 	orr.w	r2, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 f91f 	bl	8003180 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	220c      	movs	r2, #12
 8002f48:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d004      	beq.n	8002f5e <HAL_ADC_IRQHandler+0x146>
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d072      	beq.n	800304e <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d06d      	beq.n	800304e <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f76:	f003 0310 	and.w	r3, r3, #16
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d105      	bne.n	8002f8a <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f82:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fc3f 	bl	8002812 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002f94:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff fbfa 	bl	8002794 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002fa0:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d047      	beq.n	8003040 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d007      	beq.n	8002fca <HAL_ADC_IRQHandler+0x1b2>
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d03f      	beq.n	8003040 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d13a      	bne.n	8003040 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd4:	2b40      	cmp	r3, #64	@ 0x40
 8002fd6:	d133      	bne.n	8003040 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d12e      	bne.n	8003040 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff fd39 	bl	8002a5e <LL_ADC_INJ_IsConversionOngoing>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d11a      	bne.n	8003028 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003000:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003006:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003016:	2b00      	cmp	r3, #0
 8003018:	d112      	bne.n	8003040 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	@ 0x58
 8003026:	e00b      	b.n	8003040 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800302c:	f043 0210 	orr.w	r2, r3, #16
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003038:	f043 0201 	orr.w	r2, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 fec7 	bl	8003dd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2260      	movs	r2, #96	@ 0x60
 800304c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003054:	2b00      	cmp	r3, #0
 8003056:	d011      	beq.n	800307c <HAL_ADC_IRQHandler+0x264>
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00c      	beq.n	800307c <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003066:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f89a 	bl	80031a8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2280      	movs	r2, #128	@ 0x80
 800307a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <HAL_ADC_IRQHandler+0x294>
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00d      	beq.n	80030ac <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003094:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 fead 	bl	8003dfc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d012      	beq.n	80030dc <HAL_ADC_IRQHandler+0x2c4>
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00d      	beq.n	80030dc <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 fe9f 	bl	8003e10 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d02a      	beq.n	800313c <HAL_ADC_IRQHandler+0x324>
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d025      	beq.n	800313c <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d102      	bne.n	80030fe <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80030f8:	2301      	movs	r3, #1
 80030fa:	61fb      	str	r3, [r7, #28]
 80030fc:	e008      	b.n	8003110 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800310c:	2301      	movs	r3, #1
 800310e:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d10e      	bne.n	8003134 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003126:	f043 0202 	orr.w	r2, r3, #2
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f844 	bl	80031bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2210      	movs	r2, #16
 800313a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003142:	2b00      	cmp	r3, #0
 8003144:	d018      	beq.n	8003178 <HAL_ADC_IRQHandler+0x360>
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800314c:	2b00      	cmp	r3, #0
 800314e:	d013      	beq.n	8003178 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003154:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003160:	f043 0208 	orr.w	r2, r3, #8
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003170:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fe38 	bl	8003de8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003178:	bf00      	nop
 800317a:	3720      	adds	r7, #32
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b0b6      	sub	sp, #216	@ 0xd8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031da:	2300      	movs	r3, #0
 80031dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d101      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x22>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e3d5      	b.n	800399e <HAL_ADC_ConfigChannel+0x7ce>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff fc1a 	bl	8002a38 <LL_ADC_REG_IsConversionOngoing>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	f040 83ba 	bne.w	8003980 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b05      	cmp	r3, #5
 800321a:	d824      	bhi.n	8003266 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	3b02      	subs	r3, #2
 8003222:	2b03      	cmp	r3, #3
 8003224:	d81b      	bhi.n	800325e <HAL_ADC_ConfigChannel+0x8e>
 8003226:	a201      	add	r2, pc, #4	@ (adr r2, 800322c <HAL_ADC_ConfigChannel+0x5c>)
 8003228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800322c:	0800323d 	.word	0x0800323d
 8003230:	08003245 	.word	0x08003245
 8003234:	0800324d 	.word	0x0800324d
 8003238:	08003255 	.word	0x08003255
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800323c:	230c      	movs	r3, #12
 800323e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003242:	e010      	b.n	8003266 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003244:	2312      	movs	r3, #18
 8003246:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800324a:	e00c      	b.n	8003266 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800324c:	2318      	movs	r3, #24
 800324e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003252:	e008      	b.n	8003266 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003254:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003258:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800325c:	e003      	b.n	8003266 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800325e:	2306      	movs	r3, #6
 8003260:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003264:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6818      	ldr	r0, [r3, #0]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003274:	f7ff faa1 	bl	80027ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff fbdb 	bl	8002a38 <LL_ADC_REG_IsConversionOngoing>
 8003282:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fbe7 	bl	8002a5e <LL_ADC_INJ_IsConversionOngoing>
 8003290:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003294:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003298:	2b00      	cmp	r3, #0
 800329a:	f040 81bf 	bne.w	800361c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800329e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f040 81ba 	bne.w	800361c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032b0:	d10f      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6818      	ldr	r0, [r3, #0]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2200      	movs	r2, #0
 80032bc:	4619      	mov	r1, r3
 80032be:	f7ff fabb 	bl	8002838 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff fa4f 	bl	800276e <LL_ADC_SetSamplingTimeCommonConfig>
 80032d0:	e00e      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	6819      	ldr	r1, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	461a      	mov	r2, r3
 80032e0:	f7ff faaa 	bl	8002838 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fa3f 	bl	800276e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	08db      	lsrs	r3, r3, #3
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	2b04      	cmp	r3, #4
 8003310:	d00a      	beq.n	8003328 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6919      	ldr	r1, [r3, #16]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003322:	f7ff f9cf 	bl	80026c4 <LL_ADC_SetOffset>
 8003326:	e179      	b.n	800361c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2100      	movs	r1, #0
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff f9ec 	bl	800270c <LL_ADC_GetOffsetChannel>
 8003334:	4603      	mov	r3, r0
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10a      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x184>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2100      	movs	r1, #0
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff f9e1 	bl	800270c <LL_ADC_GetOffsetChannel>
 800334a:	4603      	mov	r3, r0
 800334c:	0e9b      	lsrs	r3, r3, #26
 800334e:	f003 021f 	and.w	r2, r3, #31
 8003352:	e01e      	b.n	8003392 <HAL_ADC_ConfigChannel+0x1c2>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2100      	movs	r1, #0
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff f9d6 	bl	800270c <LL_ADC_GetOffsetChannel>
 8003360:	4603      	mov	r3, r0
 8003362:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003366:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003372:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003376:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800337a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003382:	2320      	movs	r3, #32
 8003384:	e004      	b.n	8003390 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003386:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800338a:	fab3 f383 	clz	r3, r3
 800338e:	b2db      	uxtb	r3, r3
 8003390:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339a:	2b00      	cmp	r3, #0
 800339c:	d105      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x1da>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	0e9b      	lsrs	r3, r3, #26
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	e018      	b.n	80033dc <HAL_ADC_ConfigChannel+0x20c>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80033be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80033c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80033ce:	2320      	movs	r3, #32
 80033d0:	e004      	b.n	80033dc <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80033d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033d6:	fab3 f383 	clz	r3, r3
 80033da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033dc:	429a      	cmp	r2, r3
 80033de:	d106      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2200      	movs	r2, #0
 80033e6:	2100      	movs	r1, #0
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff f9a5 	bl	8002738 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2101      	movs	r1, #1
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff f989 	bl	800270c <LL_ADC_GetOffsetChannel>
 80033fa:	4603      	mov	r3, r0
 80033fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10a      	bne.n	800341a <HAL_ADC_ConfigChannel+0x24a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2101      	movs	r1, #1
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff f97e 	bl	800270c <LL_ADC_GetOffsetChannel>
 8003410:	4603      	mov	r3, r0
 8003412:	0e9b      	lsrs	r3, r3, #26
 8003414:	f003 021f 	and.w	r2, r3, #31
 8003418:	e01e      	b.n	8003458 <HAL_ADC_ConfigChannel+0x288>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2101      	movs	r1, #1
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff f973 	bl	800270c <LL_ADC_GetOffsetChannel>
 8003426:	4603      	mov	r3, r0
 8003428:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003430:	fa93 f3a3 	rbit	r3, r3
 8003434:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003438:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800343c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003440:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003448:	2320      	movs	r3, #32
 800344a:	e004      	b.n	8003456 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800344c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x2a0>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	0e9b      	lsrs	r3, r3, #26
 800346a:	f003 031f 	and.w	r3, r3, #31
 800346e:	e018      	b.n	80034a2 <HAL_ADC_ConfigChannel+0x2d2>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003478:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800347c:	fa93 f3a3 	rbit	r3, r3
 8003480:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003484:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800348c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003494:	2320      	movs	r3, #32
 8003496:	e004      	b.n	80034a2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003498:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800349c:	fab3 f383 	clz	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d106      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2200      	movs	r2, #0
 80034ac:	2101      	movs	r1, #1
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff f942 	bl	8002738 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2102      	movs	r1, #2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff f926 	bl	800270c <LL_ADC_GetOffsetChannel>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10a      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x310>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2102      	movs	r1, #2
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff f91b 	bl	800270c <LL_ADC_GetOffsetChannel>
 80034d6:	4603      	mov	r3, r0
 80034d8:	0e9b      	lsrs	r3, r3, #26
 80034da:	f003 021f 	and.w	r2, r3, #31
 80034de:	e01e      	b.n	800351e <HAL_ADC_ConfigChannel+0x34e>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2102      	movs	r1, #2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff f910 	bl	800270c <LL_ADC_GetOffsetChannel>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80034fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800350e:	2320      	movs	r3, #32
 8003510:	e004      	b.n	800351c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003516:	fab3 f383 	clz	r3, r3
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003526:	2b00      	cmp	r3, #0
 8003528:	d105      	bne.n	8003536 <HAL_ADC_ConfigChannel+0x366>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	0e9b      	lsrs	r3, r3, #26
 8003530:	f003 031f 	and.w	r3, r3, #31
 8003534:	e014      	b.n	8003560 <HAL_ADC_ConfigChannel+0x390>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800353e:	fa93 f3a3 	rbit	r3, r3
 8003542:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003544:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003546:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800354a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003552:	2320      	movs	r3, #32
 8003554:	e004      	b.n	8003560 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003556:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800355a:	fab3 f383 	clz	r3, r3
 800355e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003560:	429a      	cmp	r2, r3
 8003562:	d106      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2200      	movs	r2, #0
 800356a:	2102      	movs	r1, #2
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff f8e3 	bl	8002738 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2103      	movs	r1, #3
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff f8c7 	bl	800270c <LL_ADC_GetOffsetChannel>
 800357e:	4603      	mov	r3, r0
 8003580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10a      	bne.n	800359e <HAL_ADC_ConfigChannel+0x3ce>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2103      	movs	r1, #3
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff f8bc 	bl	800270c <LL_ADC_GetOffsetChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	0e9b      	lsrs	r3, r3, #26
 8003598:	f003 021f 	and.w	r2, r3, #31
 800359c:	e017      	b.n	80035ce <HAL_ADC_ConfigChannel+0x3fe>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2103      	movs	r1, #3
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff f8b1 	bl	800270c <LL_ADC_GetOffsetChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035b0:	fa93 f3a3 	rbit	r3, r3
 80035b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80035b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035b8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80035ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80035c0:	2320      	movs	r3, #32
 80035c2:	e003      	b.n	80035cc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80035c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035c6:	fab3 f383 	clz	r3, r3
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d105      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x416>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	0e9b      	lsrs	r3, r3, #26
 80035e0:	f003 031f 	and.w	r3, r3, #31
 80035e4:	e011      	b.n	800360a <HAL_ADC_ConfigChannel+0x43a>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035ee:	fa93 f3a3 	rbit	r3, r3
 80035f2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80035f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80035f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80035fe:	2320      	movs	r3, #32
 8003600:	e003      	b.n	800360a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003602:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003604:	fab3 f383 	clz	r3, r3
 8003608:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800360a:	429a      	cmp	r2, r3
 800360c:	d106      	bne.n	800361c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2200      	movs	r2, #0
 8003614:	2103      	movs	r1, #3
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff f88e 	bl	8002738 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff f9cf 	bl	80029c4 <LL_ADC_IsEnabled>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	f040 813f 	bne.w	80038ac <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6818      	ldr	r0, [r3, #0]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	6819      	ldr	r1, [r3, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	461a      	mov	r2, r3
 800363c:	f7ff f928 	bl	8002890 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	4a8e      	ldr	r2, [pc, #568]	@ (8003880 <HAL_ADC_ConfigChannel+0x6b0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	f040 8130 	bne.w	80038ac <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x4a4>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	0e9b      	lsrs	r3, r3, #26
 8003662:	3301      	adds	r3, #1
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	2b09      	cmp	r3, #9
 800366a:	bf94      	ite	ls
 800366c:	2301      	movls	r3, #1
 800366e:	2300      	movhi	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	e019      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x4d8>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800367c:	fa93 f3a3 	rbit	r3, r3
 8003680:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003684:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800368c:	2320      	movs	r3, #32
 800368e:	e003      	b.n	8003698 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003690:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003692:	fab3 f383 	clz	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	3301      	adds	r3, #1
 800369a:	f003 031f 	and.w	r3, r3, #31
 800369e:	2b09      	cmp	r3, #9
 80036a0:	bf94      	ite	ls
 80036a2:	2301      	movls	r3, #1
 80036a4:	2300      	movhi	r3, #0
 80036a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d079      	beq.n	80037a0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d107      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x4f8>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	0e9b      	lsrs	r3, r3, #26
 80036be:	3301      	adds	r3, #1
 80036c0:	069b      	lsls	r3, r3, #26
 80036c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036c6:	e015      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x524>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80036d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036d8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80036da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80036e0:	2320      	movs	r3, #32
 80036e2:	e003      	b.n	80036ec <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80036e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	069b      	lsls	r3, r3, #26
 80036f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x544>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	0e9b      	lsrs	r3, r3, #26
 8003706:	3301      	adds	r3, #1
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	2101      	movs	r1, #1
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	e017      	b.n	8003744 <HAL_ADC_ConfigChannel+0x574>
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800371c:	fa93 f3a3 	rbit	r3, r3
 8003720:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003724:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003726:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800372c:	2320      	movs	r3, #32
 800372e:	e003      	b.n	8003738 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003732:	fab3 f383 	clz	r3, r3
 8003736:	b2db      	uxtb	r3, r3
 8003738:	3301      	adds	r3, #1
 800373a:	f003 031f 	and.w	r3, r3, #31
 800373e:	2101      	movs	r1, #1
 8003740:	fa01 f303 	lsl.w	r3, r1, r3
 8003744:	ea42 0103 	orr.w	r1, r2, r3
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003750:	2b00      	cmp	r3, #0
 8003752:	d10a      	bne.n	800376a <HAL_ADC_ConfigChannel+0x59a>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	0e9b      	lsrs	r3, r3, #26
 800375a:	3301      	adds	r3, #1
 800375c:	f003 021f 	and.w	r2, r3, #31
 8003760:	4613      	mov	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4413      	add	r3, r2
 8003766:	051b      	lsls	r3, r3, #20
 8003768:	e018      	b.n	800379c <HAL_ADC_ConfigChannel+0x5cc>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003772:	fa93 f3a3 	rbit	r3, r3
 8003776:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800377c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003782:	2320      	movs	r3, #32
 8003784:	e003      	b.n	800378e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003788:	fab3 f383 	clz	r3, r3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	3301      	adds	r3, #1
 8003790:	f003 021f 	and.w	r2, r3, #31
 8003794:	4613      	mov	r3, r2
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	4413      	add	r3, r2
 800379a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800379c:	430b      	orrs	r3, r1
 800379e:	e080      	b.n	80038a2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d107      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x5ec>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	0e9b      	lsrs	r3, r3, #26
 80037b2:	3301      	adds	r3, #1
 80037b4:	069b      	lsls	r3, r3, #26
 80037b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037ba:	e015      	b.n	80037e8 <HAL_ADC_ConfigChannel+0x618>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c4:	fa93 f3a3 	rbit	r3, r3
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80037ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80037d4:	2320      	movs	r3, #32
 80037d6:	e003      	b.n	80037e0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80037d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037da:	fab3 f383 	clz	r3, r3
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	3301      	adds	r3, #1
 80037e2:	069b      	lsls	r3, r3, #26
 80037e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d109      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x638>
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	0e9b      	lsrs	r3, r3, #26
 80037fa:	3301      	adds	r3, #1
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	2101      	movs	r1, #1
 8003802:	fa01 f303 	lsl.w	r3, r1, r3
 8003806:	e017      	b.n	8003838 <HAL_ADC_ConfigChannel+0x668>
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	61bb      	str	r3, [r7, #24]
  return result;
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003820:	2320      	movs	r3, #32
 8003822:	e003      	b.n	800382c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	3301      	adds	r3, #1
 800382e:	f003 031f 	and.w	r3, r3, #31
 8003832:	2101      	movs	r1, #1
 8003834:	fa01 f303 	lsl.w	r3, r1, r3
 8003838:	ea42 0103 	orr.w	r1, r2, r3
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10d      	bne.n	8003864 <HAL_ADC_ConfigChannel+0x694>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	0e9b      	lsrs	r3, r3, #26
 800384e:	3301      	adds	r3, #1
 8003850:	f003 021f 	and.w	r2, r3, #31
 8003854:	4613      	mov	r3, r2
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	4413      	add	r3, r2
 800385a:	3b1e      	subs	r3, #30
 800385c:	051b      	lsls	r3, r3, #20
 800385e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003862:	e01d      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x6d0>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	fa93 f3a3 	rbit	r3, r3
 8003870:	60fb      	str	r3, [r7, #12]
  return result;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d103      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800387c:	2320      	movs	r3, #32
 800387e:	e005      	b.n	800388c <HAL_ADC_ConfigChannel+0x6bc>
 8003880:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	fab3 f383 	clz	r3, r3
 800388a:	b2db      	uxtb	r3, r3
 800388c:	3301      	adds	r3, #1
 800388e:	f003 021f 	and.w	r2, r3, #31
 8003892:	4613      	mov	r3, r2
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	4413      	add	r3, r2
 8003898:	3b1e      	subs	r3, #30
 800389a:	051b      	lsls	r3, r3, #20
 800389c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038a6:	4619      	mov	r1, r3
 80038a8:	f7fe ffc6 	bl	8002838 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	4b3d      	ldr	r3, [pc, #244]	@ (80039a8 <HAL_ADC_ConfigChannel+0x7d8>)
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d06c      	beq.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038b8:	483c      	ldr	r0, [pc, #240]	@ (80039ac <HAL_ADC_ConfigChannel+0x7dc>)
 80038ba:	f7fe fef5 	bl	80026a8 <LL_ADC_GetCommonPathInternalCh>
 80038be:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a3a      	ldr	r2, [pc, #232]	@ (80039b0 <HAL_ADC_ConfigChannel+0x7e0>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d127      	bne.n	800391c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d121      	bne.n	800391c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a35      	ldr	r2, [pc, #212]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7e4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d157      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038ea:	4619      	mov	r1, r3
 80038ec:	482f      	ldr	r0, [pc, #188]	@ (80039ac <HAL_ADC_ConfigChannel+0x7dc>)
 80038ee:	f7fe fec8 	bl	8002682 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038f2:	4b31      	ldr	r3, [pc, #196]	@ (80039b8 <HAL_ADC_ConfigChannel+0x7e8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	099b      	lsrs	r3, r3, #6
 80038f8:	4a30      	ldr	r2, [pc, #192]	@ (80039bc <HAL_ADC_ConfigChannel+0x7ec>)
 80038fa:	fba2 2303 	umull	r2, r3, r2, r3
 80038fe:	099b      	lsrs	r3, r3, #6
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	4613      	mov	r3, r2
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800390c:	e002      	b.n	8003914 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	3b01      	subs	r3, #1
 8003912:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f9      	bne.n	800390e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800391a:	e03a      	b.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a27      	ldr	r2, [pc, #156]	@ (80039c0 <HAL_ADC_ConfigChannel+0x7f0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d113      	bne.n	800394e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003926:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800392a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10d      	bne.n	800394e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a1f      	ldr	r2, [pc, #124]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7e4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d12a      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800393c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003940:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003944:	4619      	mov	r1, r3
 8003946:	4819      	ldr	r0, [pc, #100]	@ (80039ac <HAL_ADC_ConfigChannel+0x7dc>)
 8003948:	f7fe fe9b 	bl	8002682 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800394c:	e021      	b.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a1c      	ldr	r2, [pc, #112]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7f4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d11c      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800395c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d116      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a12      	ldr	r2, [pc, #72]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7e4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d111      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800396e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003972:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003976:	4619      	mov	r1, r3
 8003978:	480c      	ldr	r0, [pc, #48]	@ (80039ac <HAL_ADC_ConfigChannel+0x7dc>)
 800397a:	f7fe fe82 	bl	8002682 <LL_ADC_SetCommonPathInternalCh>
 800397e:	e008      	b.n	8003992 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003984:	f043 0220 	orr.w	r2, r3, #32
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800399a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800399e:	4618      	mov	r0, r3
 80039a0:	37d8      	adds	r7, #216	@ 0xd8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	80080000 	.word	0x80080000
 80039ac:	50040300 	.word	0x50040300
 80039b0:	c7520000 	.word	0xc7520000
 80039b4:	50040000 	.word	0x50040000
 80039b8:	20000044 	.word	0x20000044
 80039bc:	053e2d63 	.word	0x053e2d63
 80039c0:	cb840000 	.word	0xcb840000
 80039c4:	80000001 	.word	0x80000001

080039c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fff3 	bl	80029c4 <LL_ADC_IsEnabled>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d169      	bne.n	8003ab8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	4b36      	ldr	r3, [pc, #216]	@ (8003ac4 <ADC_Enable+0xfc>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f6:	f043 0210 	orr.w	r2, r3, #16
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a02:	f043 0201 	orr.w	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e055      	b.n	8003aba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe ffae 	bl	8002974 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a18:	482b      	ldr	r0, [pc, #172]	@ (8003ac8 <ADC_Enable+0x100>)
 8003a1a:	f7fe fe45 	bl	80026a8 <LL_ADC_GetCommonPathInternalCh>
 8003a1e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d013      	beq.n	8003a50 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a28:	4b28      	ldr	r3, [pc, #160]	@ (8003acc <ADC_Enable+0x104>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	099b      	lsrs	r3, r3, #6
 8003a2e:	4a28      	ldr	r2, [pc, #160]	@ (8003ad0 <ADC_Enable+0x108>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	099b      	lsrs	r3, r3, #6
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	4613      	mov	r3, r2
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a42:	e002      	b.n	8003a4a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f9      	bne.n	8003a44 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a50:	f7fe fdd4 	bl	80025fc <HAL_GetTick>
 8003a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a56:	e028      	b.n	8003aaa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fe ffb1 	bl	80029c4 <LL_ADC_IsEnabled>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d104      	bne.n	8003a72 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fe ff81 	bl	8002974 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a72:	f7fe fdc3 	bl	80025fc <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d914      	bls.n	8003aaa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d00d      	beq.n	8003aaa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a92:	f043 0210 	orr.w	r2, r3, #16
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9e:	f043 0201 	orr.w	r2, r3, #1
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e007      	b.n	8003aba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d1cf      	bne.n	8003a58 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	8000003f 	.word	0x8000003f
 8003ac8:	50040300 	.word	0x50040300
 8003acc:	20000044 	.word	0x20000044
 8003ad0:	053e2d63 	.word	0x053e2d63

08003ad4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fe ff82 	bl	80029ea <LL_ADC_IsDisableOngoing>
 8003ae6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fe ff69 	bl	80029c4 <LL_ADC_IsEnabled>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d047      	beq.n	8003b88 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d144      	bne.n	8003b88 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 030d 	and.w	r3, r3, #13
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d10c      	bne.n	8003b26 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe ff43 	bl	800299c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b1e:	f7fe fd6d 	bl	80025fc <HAL_GetTick>
 8003b22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b24:	e029      	b.n	8003b7a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f043 0210 	orr.w	r2, r3, #16
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e023      	b.n	8003b8a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b42:	f7fe fd5b 	bl	80025fc <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d914      	bls.n	8003b7a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00d      	beq.n	8003b7a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	f043 0210 	orr.w	r2, r3, #16
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b6e:	f043 0201 	orr.w	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e007      	b.n	8003b8a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1dc      	bne.n	8003b42 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d14b      	bne.n	8003c44 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d021      	beq.n	8003c0a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe fde2 	bl	8002794 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d032      	beq.n	8003c3c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d12b      	bne.n	8003c3c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d11f      	bne.n	8003c3c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	f043 0201 	orr.w	r2, r3, #1
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c08:	e018      	b.n	8003c3c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d111      	bne.n	8003c3c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d105      	bne.n	8003c3c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c34:	f043 0201 	orr.w	r2, r3, #1
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff fa9f 	bl	8003180 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c42:	e00e      	b.n	8003c62 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f7ff fab3 	bl	80031bc <HAL_ADC_ErrorCallback>
}
 8003c56:	e004      	b.n	8003c62 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4798      	blx	r3
}
 8003c62:	bf00      	nop
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f7ff fa8b 	bl	8003194 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c7e:	bf00      	nop
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b084      	sub	sp, #16
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca4:	f043 0204 	orr.w	r2, r3, #4
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f7ff fa85 	bl	80031bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <LL_ADC_StartCalibration>:
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ccc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	609a      	str	r2, [r3, #8]
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <LL_ADC_IsCalibrationOnGoing>:
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d00:	d101      	bne.n	8003d06 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_ADCEx_Calibration_Start+0x1c>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e04d      	b.n	8003dcc <HAL_ADCEx_Calibration_Start+0xb8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff fecb 	bl	8003ad4 <ADC_Disable>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d42:	7bfb      	ldrb	r3, [r7, #15]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d136      	bne.n	8003db6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d50:	f023 0302 	bic.w	r3, r3, #2
 8003d54:	f043 0202 	orr.w	r2, r3, #2
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6839      	ldr	r1, [r7, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff ffa9 	bl	8003cba <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d68:	e014      	b.n	8003d94 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003d76:	d30d      	bcc.n	8003d94 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	f023 0312 	bic.w	r3, r3, #18
 8003d80:	f043 0210 	orr.w	r2, r3, #16
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e01b      	b.n	8003dcc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff ffa7 	bl	8003cec <LL_ADC_IsCalibrationOnGoing>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e2      	bne.n	8003d6a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	f023 0303 	bic.w	r3, r3, #3
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003db4:	e005      	b.n	8003dc2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e48:	4b0c      	ldr	r3, [pc, #48]	@ (8003e7c <__NVIC_SetPriorityGrouping+0x44>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e54:	4013      	ands	r3, r2
 8003e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e6a:	4a04      	ldr	r2, [pc, #16]	@ (8003e7c <__NVIC_SetPriorityGrouping+0x44>)
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	60d3      	str	r3, [r2, #12]
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	e000ed00 	.word	0xe000ed00

08003e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e84:	4b04      	ldr	r3, [pc, #16]	@ (8003e98 <__NVIC_GetPriorityGrouping+0x18>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	f003 0307 	and.w	r3, r3, #7
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	e000ed00 	.word	0xe000ed00

08003e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	db0b      	blt.n	8003ec6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eae:	79fb      	ldrb	r3, [r7, #7]
 8003eb0:	f003 021f 	and.w	r2, r3, #31
 8003eb4:	4907      	ldr	r1, [pc, #28]	@ (8003ed4 <__NVIC_EnableIRQ+0x38>)
 8003eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eba:	095b      	lsrs	r3, r3, #5
 8003ebc:	2001      	movs	r0, #1
 8003ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8003ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	e000e100 	.word	0xe000e100

08003ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	6039      	str	r1, [r7, #0]
 8003ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	db0a      	blt.n	8003f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	b2da      	uxtb	r2, r3
 8003ef0:	490c      	ldr	r1, [pc, #48]	@ (8003f24 <__NVIC_SetPriority+0x4c>)
 8003ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef6:	0112      	lsls	r2, r2, #4
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	440b      	add	r3, r1
 8003efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f00:	e00a      	b.n	8003f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	4908      	ldr	r1, [pc, #32]	@ (8003f28 <__NVIC_SetPriority+0x50>)
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	f003 030f 	and.w	r3, r3, #15
 8003f0e:	3b04      	subs	r3, #4
 8003f10:	0112      	lsls	r2, r2, #4
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	440b      	add	r3, r1
 8003f16:	761a      	strb	r2, [r3, #24]
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	e000e100 	.word	0xe000e100
 8003f28:	e000ed00 	.word	0xe000ed00

08003f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b089      	sub	sp, #36	@ 0x24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f1c3 0307 	rsb	r3, r3, #7
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	bf28      	it	cs
 8003f4a:	2304      	movcs	r3, #4
 8003f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	3304      	adds	r3, #4
 8003f52:	2b06      	cmp	r3, #6
 8003f54:	d902      	bls.n	8003f5c <NVIC_EncodePriority+0x30>
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	3b03      	subs	r3, #3
 8003f5a:	e000      	b.n	8003f5e <NVIC_EncodePriority+0x32>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f60:	f04f 32ff 	mov.w	r2, #4294967295
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	401a      	ands	r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f74:	f04f 31ff 	mov.w	r1, #4294967295
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7e:	43d9      	mvns	r1, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f84:	4313      	orrs	r3, r2
         );
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3724      	adds	r7, #36	@ 0x24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
	...

08003f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fa4:	d301      	bcc.n	8003faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e00f      	b.n	8003fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003faa:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd4 <SysTick_Config+0x40>)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fb2:	210f      	movs	r1, #15
 8003fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb8:	f7ff ff8e 	bl	8003ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fbc:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <SysTick_Config+0x40>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fc2:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <SysTick_Config+0x40>)
 8003fc4:	2207      	movs	r2, #7
 8003fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	e000e010 	.word	0xe000e010

08003fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7ff ff29 	bl	8003e38 <__NVIC_SetPriorityGrouping>
}
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b086      	sub	sp, #24
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	607a      	str	r2, [r7, #4]
 8003ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004000:	f7ff ff3e 	bl	8003e80 <__NVIC_GetPriorityGrouping>
 8004004:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68b9      	ldr	r1, [r7, #8]
 800400a:	6978      	ldr	r0, [r7, #20]
 800400c:	f7ff ff8e 	bl	8003f2c <NVIC_EncodePriority>
 8004010:	4602      	mov	r2, r0
 8004012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004016:	4611      	mov	r1, r2
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff ff5d 	bl	8003ed8 <__NVIC_SetPriority>
}
 800401e:	bf00      	nop
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b082      	sub	sp, #8
 800402a:	af00      	add	r7, sp, #0
 800402c:	4603      	mov	r3, r0
 800402e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff ff31 	bl	8003e9c <__NVIC_EnableIRQ>
}
 800403a:	bf00      	nop
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b082      	sub	sp, #8
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff ffa2 	bl	8003f94 <SysTick_Config>
 8004050:	4603      	mov	r3, r0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
	...

0800405c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e098      	b.n	80041a0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	4b4d      	ldr	r3, [pc, #308]	@ (80041ac <HAL_DMA_Init+0x150>)
 8004076:	429a      	cmp	r2, r3
 8004078:	d80f      	bhi.n	800409a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	461a      	mov	r2, r3
 8004080:	4b4b      	ldr	r3, [pc, #300]	@ (80041b0 <HAL_DMA_Init+0x154>)
 8004082:	4413      	add	r3, r2
 8004084:	4a4b      	ldr	r2, [pc, #300]	@ (80041b4 <HAL_DMA_Init+0x158>)
 8004086:	fba2 2303 	umull	r2, r3, r2, r3
 800408a:	091b      	lsrs	r3, r3, #4
 800408c:	009a      	lsls	r2, r3, #2
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a48      	ldr	r2, [pc, #288]	@ (80041b8 <HAL_DMA_Init+0x15c>)
 8004096:	641a      	str	r2, [r3, #64]	@ 0x40
 8004098:	e00e      	b.n	80040b8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	4b46      	ldr	r3, [pc, #280]	@ (80041bc <HAL_DMA_Init+0x160>)
 80040a2:	4413      	add	r3, r2
 80040a4:	4a43      	ldr	r2, [pc, #268]	@ (80041b4 <HAL_DMA_Init+0x158>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	091b      	lsrs	r3, r3, #4
 80040ac:	009a      	lsls	r2, r3, #2
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a42      	ldr	r2, [pc, #264]	@ (80041c0 <HAL_DMA_Init+0x164>)
 80040b6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80040ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80040dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004112:	d039      	beq.n	8004188 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	4a27      	ldr	r2, [pc, #156]	@ (80041b8 <HAL_DMA_Init+0x15c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d11a      	bne.n	8004154 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800411e:	4b29      	ldr	r3, [pc, #164]	@ (80041c4 <HAL_DMA_Init+0x168>)
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	f003 031c 	and.w	r3, r3, #28
 800412a:	210f      	movs	r1, #15
 800412c:	fa01 f303 	lsl.w	r3, r1, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	4924      	ldr	r1, [pc, #144]	@ (80041c4 <HAL_DMA_Init+0x168>)
 8004134:	4013      	ands	r3, r2
 8004136:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004138:	4b22      	ldr	r3, [pc, #136]	@ (80041c4 <HAL_DMA_Init+0x168>)
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6859      	ldr	r1, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004144:	f003 031c 	and.w	r3, r3, #28
 8004148:	fa01 f303 	lsl.w	r3, r1, r3
 800414c:	491d      	ldr	r1, [pc, #116]	@ (80041c4 <HAL_DMA_Init+0x168>)
 800414e:	4313      	orrs	r3, r2
 8004150:	600b      	str	r3, [r1, #0]
 8004152:	e019      	b.n	8004188 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004154:	4b1c      	ldr	r3, [pc, #112]	@ (80041c8 <HAL_DMA_Init+0x16c>)
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415c:	f003 031c 	and.w	r3, r3, #28
 8004160:	210f      	movs	r1, #15
 8004162:	fa01 f303 	lsl.w	r3, r1, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	4917      	ldr	r1, [pc, #92]	@ (80041c8 <HAL_DMA_Init+0x16c>)
 800416a:	4013      	ands	r3, r2
 800416c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800416e:	4b16      	ldr	r3, [pc, #88]	@ (80041c8 <HAL_DMA_Init+0x16c>)
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6859      	ldr	r1, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	f003 031c 	and.w	r3, r3, #28
 800417e:	fa01 f303 	lsl.w	r3, r1, r3
 8004182:	4911      	ldr	r1, [pc, #68]	@ (80041c8 <HAL_DMA_Init+0x16c>)
 8004184:	4313      	orrs	r3, r2
 8004186:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	40020407 	.word	0x40020407
 80041b0:	bffdfff8 	.word	0xbffdfff8
 80041b4:	cccccccd 	.word	0xcccccccd
 80041b8:	40020000 	.word	0x40020000
 80041bc:	bffdfbf8 	.word	0xbffdfbf8
 80041c0:	40020400 	.word	0x40020400
 80041c4:	400200a8 	.word	0x400200a8
 80041c8:	400204a8 	.word	0x400204a8

080041cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
 80041d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_DMA_Start_IT+0x20>
 80041e8:	2302      	movs	r3, #2
 80041ea:	e04b      	b.n	8004284 <HAL_DMA_Start_IT+0xb8>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d13a      	bne.n	8004276 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0201 	bic.w	r2, r2, #1
 800421c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f8e0 	bl	80043ea <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	2b00      	cmp	r3, #0
 8004230:	d008      	beq.n	8004244 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f042 020e 	orr.w	r2, r2, #14
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	e00f      	b.n	8004264 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0204 	bic.w	r2, r2, #4
 8004252:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 020a 	orr.w	r2, r2, #10
 8004262:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	e005      	b.n	8004282 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800427e:	2302      	movs	r3, #2
 8004280:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004282:	7dfb      	ldrb	r3, [r7, #23]
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a8:	f003 031c 	and.w	r3, r3, #28
 80042ac:	2204      	movs	r2, #4
 80042ae:	409a      	lsls	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d026      	beq.n	8004306 <HAL_DMA_IRQHandler+0x7a>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0304 	and.w	r3, r3, #4
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d021      	beq.n	8004306 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d107      	bne.n	80042e0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0204 	bic.w	r2, r2, #4
 80042de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e4:	f003 021c 	and.w	r2, r3, #28
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ec:	2104      	movs	r1, #4
 80042ee:	fa01 f202 	lsl.w	r2, r1, r2
 80042f2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d071      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004304:	e06c      	b.n	80043e0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	f003 031c 	and.w	r3, r3, #28
 800430e:	2202      	movs	r2, #2
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d02e      	beq.n	8004378 <HAL_DMA_IRQHandler+0xec>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d029      	beq.n	8004378 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0320 	and.w	r3, r3, #32
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10b      	bne.n	800434a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 020a 	bic.w	r2, r2, #10
 8004340:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434e:	f003 021c 	and.w	r2, r3, #28
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	2102      	movs	r1, #2
 8004358:	fa01 f202 	lsl.w	r2, r1, r2
 800435c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d038      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004376:	e033      	b.n	80043e0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437c:	f003 031c 	and.w	r3, r3, #28
 8004380:	2208      	movs	r2, #8
 8004382:	409a      	lsls	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4013      	ands	r3, r2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d02a      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x156>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f003 0308 	and.w	r3, r3, #8
 8004392:	2b00      	cmp	r3, #0
 8004394:	d025      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 020e 	bic.w	r2, r2, #14
 80043a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	f003 021c 	and.w	r2, r3, #28
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	2101      	movs	r1, #1
 80043b4:	fa01 f202 	lsl.w	r2, r1, r2
 80043b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2201      	movs	r2, #1
 80043be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d004      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80043e0:	bf00      	nop
 80043e2:	bf00      	nop
}
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	60f8      	str	r0, [r7, #12]
 80043f2:	60b9      	str	r1, [r7, #8]
 80043f4:	607a      	str	r2, [r7, #4]
 80043f6:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fc:	f003 021c 	and.w	r2, r3, #28
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	2101      	movs	r1, #1
 8004406:	fa01 f202 	lsl.w	r2, r1, r2
 800440a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b10      	cmp	r3, #16
 800441a:	d108      	bne.n	800442e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800442c:	e007      	b.n	800443e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	60da      	str	r2, [r3, #12]
}
 800443e:	bf00      	nop
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
	...

0800444c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004456:	2300      	movs	r3, #0
 8004458:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800445a:	e154      	b.n	8004706 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	2101      	movs	r1, #1
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	fa01 f303 	lsl.w	r3, r1, r3
 8004468:	4013      	ands	r3, r2
 800446a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 8146 	beq.w	8004700 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f003 0303 	and.w	r3, r3, #3
 800447c:	2b01      	cmp	r3, #1
 800447e:	d005      	beq.n	800448c <HAL_GPIO_Init+0x40>
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f003 0303 	and.w	r3, r3, #3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d130      	bne.n	80044ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	2203      	movs	r2, #3
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4013      	ands	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044c2:	2201      	movs	r2, #1
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ca:	43db      	mvns	r3, r3
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	f003 0201 	and.w	r2, r3, #1
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d017      	beq.n	800452a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	2203      	movs	r2, #3
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43db      	mvns	r3, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4013      	ands	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	689a      	ldr	r2, [r3, #8]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d123      	bne.n	800457e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	08da      	lsrs	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3208      	adds	r2, #8
 800453e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004542:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f003 0307 	and.w	r3, r3, #7
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	220f      	movs	r2, #15
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4013      	ands	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	691a      	ldr	r2, [r3, #16]
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	08da      	lsrs	r2, r3, #3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3208      	adds	r2, #8
 8004578:	6939      	ldr	r1, [r7, #16]
 800457a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	2203      	movs	r2, #3
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43db      	mvns	r3, r3
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4013      	ands	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 0203 	and.w	r2, r3, #3
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 80a0 	beq.w	8004700 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045c0:	4b58      	ldr	r3, [pc, #352]	@ (8004724 <HAL_GPIO_Init+0x2d8>)
 80045c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c4:	4a57      	ldr	r2, [pc, #348]	@ (8004724 <HAL_GPIO_Init+0x2d8>)
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80045cc:	4b55      	ldr	r3, [pc, #340]	@ (8004724 <HAL_GPIO_Init+0x2d8>)
 80045ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045d8:	4a53      	ldr	r2, [pc, #332]	@ (8004728 <HAL_GPIO_Init+0x2dc>)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	089b      	lsrs	r3, r3, #2
 80045de:	3302      	adds	r3, #2
 80045e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	220f      	movs	r2, #15
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	4013      	ands	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004602:	d019      	beq.n	8004638 <HAL_GPIO_Init+0x1ec>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a49      	ldr	r2, [pc, #292]	@ (800472c <HAL_GPIO_Init+0x2e0>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d013      	beq.n	8004634 <HAL_GPIO_Init+0x1e8>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a48      	ldr	r2, [pc, #288]	@ (8004730 <HAL_GPIO_Init+0x2e4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00d      	beq.n	8004630 <HAL_GPIO_Init+0x1e4>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a47      	ldr	r2, [pc, #284]	@ (8004734 <HAL_GPIO_Init+0x2e8>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d007      	beq.n	800462c <HAL_GPIO_Init+0x1e0>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a46      	ldr	r2, [pc, #280]	@ (8004738 <HAL_GPIO_Init+0x2ec>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d101      	bne.n	8004628 <HAL_GPIO_Init+0x1dc>
 8004624:	2304      	movs	r3, #4
 8004626:	e008      	b.n	800463a <HAL_GPIO_Init+0x1ee>
 8004628:	2307      	movs	r3, #7
 800462a:	e006      	b.n	800463a <HAL_GPIO_Init+0x1ee>
 800462c:	2303      	movs	r3, #3
 800462e:	e004      	b.n	800463a <HAL_GPIO_Init+0x1ee>
 8004630:	2302      	movs	r3, #2
 8004632:	e002      	b.n	800463a <HAL_GPIO_Init+0x1ee>
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <HAL_GPIO_Init+0x1ee>
 8004638:	2300      	movs	r3, #0
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	f002 0203 	and.w	r2, r2, #3
 8004640:	0092      	lsls	r2, r2, #2
 8004642:	4093      	lsls	r3, r2
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800464a:	4937      	ldr	r1, [pc, #220]	@ (8004728 <HAL_GPIO_Init+0x2dc>)
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	089b      	lsrs	r3, r3, #2
 8004650:	3302      	adds	r3, #2
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004658:	4b38      	ldr	r3, [pc, #224]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	43db      	mvns	r3, r3
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4013      	ands	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800467c:	4a2f      	ldr	r2, [pc, #188]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004682:	4b2e      	ldr	r3, [pc, #184]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	43db      	mvns	r3, r3
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4013      	ands	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046a6:	4a25      	ldr	r2, [pc, #148]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046ac:	4b23      	ldr	r3, [pc, #140]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	43db      	mvns	r3, r3
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4013      	ands	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046d0:	4a1a      	ldr	r2, [pc, #104]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046d6:	4b19      	ldr	r3, [pc, #100]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	43db      	mvns	r3, r3
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4013      	ands	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046fa:	4a10      	ldr	r2, [pc, #64]	@ (800473c <HAL_GPIO_Init+0x2f0>)
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	3301      	adds	r3, #1
 8004704:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	f47f aea3 	bne.w	800445c <HAL_GPIO_Init+0x10>
  }
}
 8004716:	bf00      	nop
 8004718:	bf00      	nop
 800471a:	371c      	adds	r7, #28
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	40021000 	.word	0x40021000
 8004728:	40010000 	.word	0x40010000
 800472c:	48000400 	.word	0x48000400
 8004730:	48000800 	.word	0x48000800
 8004734:	48000c00 	.word	0x48000c00
 8004738:	48001000 	.word	0x48001000
 800473c:	40010400 	.word	0x40010400

08004740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
 800474c:	4613      	mov	r3, r2
 800474e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004750:	787b      	ldrb	r3, [r7, #1]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004756:	887a      	ldrh	r2, [r7, #2]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800475c:	e002      	b.n	8004764 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800475e:	887a      	ldrh	r2, [r7, #2]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004782:	887a      	ldrh	r2, [r7, #2]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4013      	ands	r3, r2
 8004788:	041a      	lsls	r2, r3, #16
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	43d9      	mvns	r1, r3
 800478e:	887b      	ldrh	r3, [r7, #2]
 8004790:	400b      	ands	r3, r1
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	619a      	str	r2, [r3, #24]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	4603      	mov	r3, r0
 80047ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047ae:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047b0:	695a      	ldr	r2, [r3, #20]
 80047b2:	88fb      	ldrh	r3, [r7, #6]
 80047b4:	4013      	ands	r3, r2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d006      	beq.n	80047c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047ba:	4a05      	ldr	r2, [pc, #20]	@ (80047d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fd fa96 	bl	8001cf4 <HAL_GPIO_EXTI_Callback>
  }
}
 80047c8:	bf00      	nop
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40010400 	.word	0x40010400

080047d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80047d8:	4b04      	ldr	r3, [pc, #16]	@ (80047ec <HAL_PWREx_GetVoltageRange+0x18>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40007000 	.word	0x40007000

080047f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047fe:	d130      	bne.n	8004862 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004800:	4b23      	ldr	r3, [pc, #140]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480c:	d038      	beq.n	8004880 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800480e:	4b20      	ldr	r3, [pc, #128]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004816:	4a1e      	ldr	r2, [pc, #120]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004818:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800481c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800481e:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2232      	movs	r2, #50	@ 0x32
 8004824:	fb02 f303 	mul.w	r3, r2, r3
 8004828:	4a1b      	ldr	r2, [pc, #108]	@ (8004898 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	0c9b      	lsrs	r3, r3, #18
 8004830:	3301      	adds	r3, #1
 8004832:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004834:	e002      	b.n	800483c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3b01      	subs	r3, #1
 800483a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800483c:	4b14      	ldr	r3, [pc, #80]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004848:	d102      	bne.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x60>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f2      	bne.n	8004836 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004850:	4b0f      	ldr	r3, [pc, #60]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800485c:	d110      	bne.n	8004880 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e00f      	b.n	8004882 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004862:	4b0b      	ldr	r3, [pc, #44]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800486a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800486e:	d007      	beq.n	8004880 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004870:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004878:	4a05      	ldr	r2, [pc, #20]	@ (8004890 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800487a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800487e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40007000 	.word	0x40007000
 8004894:	20000044 	.word	0x20000044
 8004898:	431bde83 	.word	0x431bde83

0800489c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b088      	sub	sp, #32
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d102      	bne.n	80048b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	f000 bc02 	b.w	80050b4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048b0:	4b96      	ldr	r3, [pc, #600]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 030c 	and.w	r3, r3, #12
 80048b8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048ba:	4b94      	ldr	r3, [pc, #592]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0310 	and.w	r3, r3, #16
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80e4 	beq.w	8004a9a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d007      	beq.n	80048e8 <HAL_RCC_OscConfig+0x4c>
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b0c      	cmp	r3, #12
 80048dc:	f040 808b 	bne.w	80049f6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	f040 8087 	bne.w	80049f6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048e8:	4b88      	ldr	r3, [pc, #544]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d005      	beq.n	8004900 <HAL_RCC_OscConfig+0x64>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e3d9      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a1a      	ldr	r2, [r3, #32]
 8004904:	4b81      	ldr	r3, [pc, #516]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <HAL_RCC_OscConfig+0x7e>
 8004910:	4b7e      	ldr	r3, [pc, #504]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004918:	e005      	b.n	8004926 <HAL_RCC_OscConfig+0x8a>
 800491a:	4b7c      	ldr	r3, [pc, #496]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 800491c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004920:	091b      	lsrs	r3, r3, #4
 8004922:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004926:	4293      	cmp	r3, r2
 8004928:	d223      	bcs.n	8004972 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	4618      	mov	r0, r3
 8004930:	f000 fd8c 	bl	800544c <RCC_SetFlashLatencyFromMSIRange>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e3ba      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800493e:	4b73      	ldr	r3, [pc, #460]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a72      	ldr	r2, [pc, #456]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004944:	f043 0308 	orr.w	r3, r3, #8
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	4b70      	ldr	r3, [pc, #448]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	496d      	ldr	r1, [pc, #436]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004958:	4313      	orrs	r3, r2
 800495a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800495c:	4b6b      	ldr	r3, [pc, #428]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69db      	ldr	r3, [r3, #28]
 8004968:	021b      	lsls	r3, r3, #8
 800496a:	4968      	ldr	r1, [pc, #416]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 800496c:	4313      	orrs	r3, r2
 800496e:	604b      	str	r3, [r1, #4]
 8004970:	e025      	b.n	80049be <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004972:	4b66      	ldr	r3, [pc, #408]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a65      	ldr	r2, [pc, #404]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004978:	f043 0308 	orr.w	r3, r3, #8
 800497c:	6013      	str	r3, [r2, #0]
 800497e:	4b63      	ldr	r3, [pc, #396]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	4960      	ldr	r1, [pc, #384]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 800498c:	4313      	orrs	r3, r2
 800498e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004990:	4b5e      	ldr	r3, [pc, #376]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	021b      	lsls	r3, r3, #8
 800499e:	495b      	ldr	r1, [pc, #364]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d109      	bne.n	80049be <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fd4c 	bl	800544c <RCC_SetFlashLatencyFromMSIRange>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e37a      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049be:	f000 fc81 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 80049c2:	4602      	mov	r2, r0
 80049c4:	4b51      	ldr	r3, [pc, #324]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	091b      	lsrs	r3, r3, #4
 80049ca:	f003 030f 	and.w	r3, r3, #15
 80049ce:	4950      	ldr	r1, [pc, #320]	@ (8004b10 <HAL_RCC_OscConfig+0x274>)
 80049d0:	5ccb      	ldrb	r3, [r1, r3]
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	fa22 f303 	lsr.w	r3, r2, r3
 80049da:	4a4e      	ldr	r2, [pc, #312]	@ (8004b14 <HAL_RCC_OscConfig+0x278>)
 80049dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049de:	4b4e      	ldr	r3, [pc, #312]	@ (8004b18 <HAL_RCC_OscConfig+0x27c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fd fdba 	bl	800255c <HAL_InitTick>
 80049e8:	4603      	mov	r3, r0
 80049ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d052      	beq.n	8004a98 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80049f2:	7bfb      	ldrb	r3, [r7, #15]
 80049f4:	e35e      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d032      	beq.n	8004a64 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049fe:	4b43      	ldr	r3, [pc, #268]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a42      	ldr	r2, [pc, #264]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a0a:	f7fd fdf7 	bl	80025fc <HAL_GetTick>
 8004a0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a10:	e008      	b.n	8004a24 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a12:	f7fd fdf3 	bl	80025fc <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e347      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a24:	4b39      	ldr	r3, [pc, #228]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0f0      	beq.n	8004a12 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a30:	4b36      	ldr	r3, [pc, #216]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a35      	ldr	r2, [pc, #212]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a36:	f043 0308 	orr.w	r3, r3, #8
 8004a3a:	6013      	str	r3, [r2, #0]
 8004a3c:	4b33      	ldr	r3, [pc, #204]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	4930      	ldr	r1, [pc, #192]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	492b      	ldr	r1, [pc, #172]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	604b      	str	r3, [r1, #4]
 8004a62:	e01a      	b.n	8004a9a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a64:	4b29      	ldr	r3, [pc, #164]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a28      	ldr	r2, [pc, #160]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a6a:	f023 0301 	bic.w	r3, r3, #1
 8004a6e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a70:	f7fd fdc4 	bl	80025fc <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a78:	f7fd fdc0 	bl	80025fc <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e314      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a8a:	4b20      	ldr	r3, [pc, #128]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f0      	bne.n	8004a78 <HAL_RCC_OscConfig+0x1dc>
 8004a96:	e000      	b.n	8004a9a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d073      	beq.n	8004b8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x21c>
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	2b0c      	cmp	r3, #12
 8004ab0:	d10e      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d10b      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab8:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d063      	beq.n	8004b8c <HAL_RCC_OscConfig+0x2f0>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d15f      	bne.n	8004b8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e2f1      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad8:	d106      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x24c>
 8004ada:	4b0c      	ldr	r3, [pc, #48]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a0b      	ldr	r2, [pc, #44]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e025      	b.n	8004b34 <HAL_RCC_OscConfig+0x298>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004af0:	d114      	bne.n	8004b1c <HAL_RCC_OscConfig+0x280>
 8004af2:	4b06      	ldr	r3, [pc, #24]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a05      	ldr	r2, [pc, #20]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	4b03      	ldr	r3, [pc, #12]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a02      	ldr	r2, [pc, #8]	@ (8004b0c <HAL_RCC_OscConfig+0x270>)
 8004b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	e013      	b.n	8004b34 <HAL_RCC_OscConfig+0x298>
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	0800bdc4 	.word	0x0800bdc4
 8004b14:	20000044 	.word	0x20000044
 8004b18:	20000048 	.word	0x20000048
 8004b1c:	4ba0      	ldr	r3, [pc, #640]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a9f      	ldr	r2, [pc, #636]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	4b9d      	ldr	r3, [pc, #628]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a9c      	ldr	r2, [pc, #624]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d013      	beq.n	8004b64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3c:	f7fd fd5e 	bl	80025fc <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b44:	f7fd fd5a 	bl	80025fc <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b64      	cmp	r3, #100	@ 0x64
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e2ae      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b56:	4b92      	ldr	r3, [pc, #584]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0x2a8>
 8004b62:	e014      	b.n	8004b8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b64:	f7fd fd4a 	bl	80025fc <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b6c:	f7fd fd46 	bl	80025fc <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b64      	cmp	r3, #100	@ 0x64
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e29a      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b7e:	4b88      	ldr	r3, [pc, #544]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f0      	bne.n	8004b6c <HAL_RCC_OscConfig+0x2d0>
 8004b8a:	e000      	b.n	8004b8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d060      	beq.n	8004c5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d005      	beq.n	8004bac <HAL_RCC_OscConfig+0x310>
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2b0c      	cmp	r3, #12
 8004ba4:	d119      	bne.n	8004bda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d116      	bne.n	8004bda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bac:	4b7c      	ldr	r3, [pc, #496]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x328>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e277      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc4:	4b76      	ldr	r3, [pc, #472]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	061b      	lsls	r3, r3, #24
 8004bd2:	4973      	ldr	r1, [pc, #460]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bd8:	e040      	b.n	8004c5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d023      	beq.n	8004c2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004be2:	4b6f      	ldr	r3, [pc, #444]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a6e      	ldr	r2, [pc, #440]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bee:	f7fd fd05 	bl	80025fc <HAL_GetTick>
 8004bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf6:	f7fd fd01 	bl	80025fc <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e255      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c08:	4b65      	ldr	r3, [pc, #404]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0f0      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c14:	4b62      	ldr	r3, [pc, #392]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	061b      	lsls	r3, r3, #24
 8004c22:	495f      	ldr	r1, [pc, #380]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	604b      	str	r3, [r1, #4]
 8004c28:	e018      	b.n	8004c5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c2a:	4b5d      	ldr	r3, [pc, #372]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a5c      	ldr	r2, [pc, #368]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c36:	f7fd fce1 	bl	80025fc <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c3e:	f7fd fcdd 	bl	80025fc <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e231      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c50:	4b53      	ldr	r3, [pc, #332]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1f0      	bne.n	8004c3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d03c      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01c      	beq.n	8004caa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c70:	4b4b      	ldr	r3, [pc, #300]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c76:	4a4a      	ldr	r2, [pc, #296]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c80:	f7fd fcbc 	bl	80025fc <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c88:	f7fd fcb8 	bl	80025fc <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e20c      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c9a:	4b41      	ldr	r3, [pc, #260]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ef      	beq.n	8004c88 <HAL_RCC_OscConfig+0x3ec>
 8004ca8:	e01b      	b.n	8004ce2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004caa:	4b3d      	ldr	r3, [pc, #244]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb0:	4a3b      	ldr	r2, [pc, #236]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004cb2:	f023 0301 	bic.w	r3, r3, #1
 8004cb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cba:	f7fd fc9f 	bl	80025fc <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cc2:	f7fd fc9b 	bl	80025fc <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e1ef      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cd4:	4b32      	ldr	r3, [pc, #200]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1ef      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0304 	and.w	r3, r3, #4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f000 80a6 	beq.w	8004e3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10d      	bne.n	8004d1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d00:	4b27      	ldr	r3, [pc, #156]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d04:	4a26      	ldr	r2, [pc, #152]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d0c:	4b24      	ldr	r3, [pc, #144]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d1c:	4b21      	ldr	r3, [pc, #132]	@ (8004da4 <HAL_RCC_OscConfig+0x508>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d118      	bne.n	8004d5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <HAL_RCC_OscConfig+0x508>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8004da4 <HAL_RCC_OscConfig+0x508>)
 8004d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d34:	f7fd fc62 	bl	80025fc <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d3a:	e008      	b.n	8004d4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d3c:	f7fd fc5e 	bl	80025fc <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e1b2      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d4e:	4b15      	ldr	r3, [pc, #84]	@ (8004da4 <HAL_RCC_OscConfig+0x508>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d0f0      	beq.n	8004d3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d108      	bne.n	8004d74 <HAL_RCC_OscConfig+0x4d8>
 8004d62:	4b0f      	ldr	r3, [pc, #60]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d68:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d6a:	f043 0301 	orr.w	r3, r3, #1
 8004d6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d72:	e029      	b.n	8004dc8 <HAL_RCC_OscConfig+0x52c>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2b05      	cmp	r3, #5
 8004d7a:	d115      	bne.n	8004da8 <HAL_RCC_OscConfig+0x50c>
 8004d7c:	4b08      	ldr	r3, [pc, #32]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d82:	4a07      	ldr	r2, [pc, #28]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d84:	f043 0304 	orr.w	r3, r3, #4
 8004d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d8c:	4b04      	ldr	r3, [pc, #16]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d92:	4a03      	ldr	r2, [pc, #12]	@ (8004da0 <HAL_RCC_OscConfig+0x504>)
 8004d94:	f043 0301 	orr.w	r3, r3, #1
 8004d98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d9c:	e014      	b.n	8004dc8 <HAL_RCC_OscConfig+0x52c>
 8004d9e:	bf00      	nop
 8004da0:	40021000 	.word	0x40021000
 8004da4:	40007000 	.word	0x40007000
 8004da8:	4b9a      	ldr	r3, [pc, #616]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dae:	4a99      	ldr	r2, [pc, #612]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004db0:	f023 0301 	bic.w	r3, r3, #1
 8004db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004db8:	4b96      	ldr	r3, [pc, #600]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dbe:	4a95      	ldr	r2, [pc, #596]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004dc0:	f023 0304 	bic.w	r3, r3, #4
 8004dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d016      	beq.n	8004dfe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd0:	f7fd fc14 	bl	80025fc <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dd6:	e00a      	b.n	8004dee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dd8:	f7fd fc10 	bl	80025fc <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e162      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dee:	4b89      	ldr	r3, [pc, #548]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d0ed      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x53c>
 8004dfc:	e015      	b.n	8004e2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dfe:	f7fd fbfd 	bl	80025fc <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e04:	e00a      	b.n	8004e1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e06:	f7fd fbf9 	bl	80025fc <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e14b      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e1c:	4b7d      	ldr	r3, [pc, #500]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1ed      	bne.n	8004e06 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e2a:	7ffb      	ldrb	r3, [r7, #31]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d105      	bne.n	8004e3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e30:	4b78      	ldr	r3, [pc, #480]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e34:	4a77      	ldr	r2, [pc, #476]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d03c      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d01c      	beq.n	8004e8a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e50:	4b70      	ldr	r3, [pc, #448]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e56:	4a6f      	ldr	r2, [pc, #444]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e60:	f7fd fbcc 	bl	80025fc <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e68:	f7fd fbc8 	bl	80025fc <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e11c      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e7a:	4b66      	ldr	r3, [pc, #408]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0ef      	beq.n	8004e68 <HAL_RCC_OscConfig+0x5cc>
 8004e88:	e01b      	b.n	8004ec2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e8a:	4b62      	ldr	r3, [pc, #392]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e90:	4a60      	ldr	r2, [pc, #384]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004e92:	f023 0301 	bic.w	r3, r3, #1
 8004e96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9a:	f7fd fbaf 	bl	80025fc <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ea2:	f7fd fbab 	bl	80025fc <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e0ff      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004eb4:	4b57      	ldr	r3, [pc, #348]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004eb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1ef      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80f3 	beq.w	80050b2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	f040 80c9 	bne.w	8005068 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ed6:	4b4f      	ldr	r3, [pc, #316]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f003 0203 	and.w	r2, r3, #3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d12c      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d123      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f06:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d11b      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d113      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f26:	085b      	lsrs	r3, r3, #1
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d109      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3a:	085b      	lsrs	r3, r3, #1
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d06b      	beq.n	800501c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	2b0c      	cmp	r3, #12
 8004f48:	d062      	beq.n	8005010 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f4a:	4b32      	ldr	r3, [pc, #200]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e0ac      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004f60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f64:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f66:	f7fd fb49 	bl	80025fc <HAL_GetTick>
 8004f6a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f6c:	e008      	b.n	8004f80 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6e:	f7fd fb45 	bl	80025fc <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e099      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f80:	4b24      	ldr	r3, [pc, #144]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1f0      	bne.n	8004f6e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f8c:	4b21      	ldr	r3, [pc, #132]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	4b21      	ldr	r3, [pc, #132]	@ (8005018 <HAL_RCC_OscConfig+0x77c>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004f9c:	3a01      	subs	r2, #1
 8004f9e:	0112      	lsls	r2, r2, #4
 8004fa0:	4311      	orrs	r1, r2
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004fa6:	0212      	lsls	r2, r2, #8
 8004fa8:	4311      	orrs	r1, r2
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004fae:	0852      	lsrs	r2, r2, #1
 8004fb0:	3a01      	subs	r2, #1
 8004fb2:	0552      	lsls	r2, r2, #21
 8004fb4:	4311      	orrs	r1, r2
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004fba:	0852      	lsrs	r2, r2, #1
 8004fbc:	3a01      	subs	r2, #1
 8004fbe:	0652      	lsls	r2, r2, #25
 8004fc0:	4311      	orrs	r1, r2
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004fc6:	06d2      	lsls	r2, r2, #27
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	4912      	ldr	r1, [pc, #72]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fd0:	4b10      	ldr	r3, [pc, #64]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004fd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fda:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8004fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fe8:	f7fd fb08 	bl	80025fc <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fd fb04 	bl	80025fc <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e058      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005002:	4b04      	ldr	r3, [pc, #16]	@ (8005014 <HAL_RCC_OscConfig+0x778>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0f0      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800500e:	e050      	b.n	80050b2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e04f      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
 8005014:	40021000 	.word	0x40021000
 8005018:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800501c:	4b27      	ldr	r3, [pc, #156]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d144      	bne.n	80050b2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005028:	4b24      	ldr	r3, [pc, #144]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a23      	ldr	r2, [pc, #140]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 800502e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005032:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005034:	4b21      	ldr	r3, [pc, #132]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	4a20      	ldr	r2, [pc, #128]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 800503a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005040:	f7fd fadc 	bl	80025fc <HAL_GetTick>
 8005044:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005046:	e008      	b.n	800505a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005048:	f7fd fad8 	bl	80025fc <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d901      	bls.n	800505a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e02c      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800505a:	4b18      	ldr	r3, [pc, #96]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0f0      	beq.n	8005048 <HAL_RCC_OscConfig+0x7ac>
 8005066:	e024      	b.n	80050b2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	2b0c      	cmp	r3, #12
 800506c:	d01f      	beq.n	80050ae <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800506e:	4b13      	ldr	r3, [pc, #76]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a12      	ldr	r2, [pc, #72]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 8005074:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005078:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507a:	f7fd fabf 	bl	80025fc <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005082:	f7fd fabb 	bl	80025fc <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b02      	cmp	r3, #2
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e00f      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005094:	4b09      	ldr	r3, [pc, #36]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1f0      	bne.n	8005082 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80050a0:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	4905      	ldr	r1, [pc, #20]	@ (80050bc <HAL_RCC_OscConfig+0x820>)
 80050a6:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <HAL_RCC_OscConfig+0x824>)
 80050a8:	4013      	ands	r3, r2
 80050aa:	60cb      	str	r3, [r1, #12]
 80050ac:	e001      	b.n	80050b2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e000      	b.n	80050b4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3720      	adds	r7, #32
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	40021000 	.word	0x40021000
 80050c0:	feeefffc 	.word	0xfeeefffc

080050c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e0e7      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050d8:	4b75      	ldr	r3, [pc, #468]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d910      	bls.n	8005108 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050e6:	4b72      	ldr	r3, [pc, #456]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f023 0207 	bic.w	r2, r3, #7
 80050ee:	4970      	ldr	r1, [pc, #448]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f6:	4b6e      	ldr	r3, [pc, #440]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	683a      	ldr	r2, [r7, #0]
 8005100:	429a      	cmp	r2, r3
 8005102:	d001      	beq.n	8005108 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e0cf      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d010      	beq.n	8005136 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	4b66      	ldr	r3, [pc, #408]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005120:	429a      	cmp	r2, r3
 8005122:	d908      	bls.n	8005136 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005124:	4b63      	ldr	r3, [pc, #396]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	4960      	ldr	r1, [pc, #384]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005132:	4313      	orrs	r3, r2
 8005134:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d04c      	beq.n	80051dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b03      	cmp	r3, #3
 8005148:	d107      	bne.n	800515a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800514a:	4b5a      	ldr	r3, [pc, #360]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d121      	bne.n	800519a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e0a6      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b02      	cmp	r3, #2
 8005160:	d107      	bne.n	8005172 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005162:	4b54      	ldr	r3, [pc, #336]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d115      	bne.n	800519a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e09a      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d107      	bne.n	800518a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800517a:	4b4e      	ldr	r3, [pc, #312]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d109      	bne.n	800519a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e08e      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800518a:	4b4a      	ldr	r3, [pc, #296]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e086      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800519a:	4b46      	ldr	r3, [pc, #280]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f023 0203 	bic.w	r2, r3, #3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	4943      	ldr	r1, [pc, #268]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051ac:	f7fd fa26 	bl	80025fc <HAL_GetTick>
 80051b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051b2:	e00a      	b.n	80051ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051b4:	f7fd fa22 	bl	80025fc <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e06e      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ca:	4b3a      	ldr	r3, [pc, #232]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f003 020c 	and.w	r2, r3, #12
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	429a      	cmp	r2, r3
 80051da:	d1eb      	bne.n	80051b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d010      	beq.n	800520a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	4b31      	ldr	r3, [pc, #196]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d208      	bcs.n	800520a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f8:	4b2e      	ldr	r3, [pc, #184]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	492b      	ldr	r1, [pc, #172]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800520a:	4b29      	ldr	r3, [pc, #164]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0307 	and.w	r3, r3, #7
 8005212:	683a      	ldr	r2, [r7, #0]
 8005214:	429a      	cmp	r2, r3
 8005216:	d210      	bcs.n	800523a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005218:	4b25      	ldr	r3, [pc, #148]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f023 0207 	bic.w	r2, r3, #7
 8005220:	4923      	ldr	r1, [pc, #140]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	4313      	orrs	r3, r2
 8005226:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005228:	4b21      	ldr	r3, [pc, #132]	@ (80052b0 <HAL_RCC_ClockConfig+0x1ec>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d001      	beq.n	800523a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e036      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0304 	and.w	r3, r3, #4
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005246:	4b1b      	ldr	r3, [pc, #108]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	4918      	ldr	r1, [pc, #96]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005254:	4313      	orrs	r3, r2
 8005256:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0308 	and.w	r3, r3, #8
 8005260:	2b00      	cmp	r3, #0
 8005262:	d009      	beq.n	8005278 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005264:	4b13      	ldr	r3, [pc, #76]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	4910      	ldr	r1, [pc, #64]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005274:	4313      	orrs	r3, r2
 8005276:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005278:	f000 f824 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 800527c:	4602      	mov	r2, r0
 800527e:	4b0d      	ldr	r3, [pc, #52]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f0>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	091b      	lsrs	r3, r3, #4
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	490b      	ldr	r1, [pc, #44]	@ (80052b8 <HAL_RCC_ClockConfig+0x1f4>)
 800528a:	5ccb      	ldrb	r3, [r1, r3]
 800528c:	f003 031f 	and.w	r3, r3, #31
 8005290:	fa22 f303 	lsr.w	r3, r2, r3
 8005294:	4a09      	ldr	r2, [pc, #36]	@ (80052bc <HAL_RCC_ClockConfig+0x1f8>)
 8005296:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005298:	4b09      	ldr	r3, [pc, #36]	@ (80052c0 <HAL_RCC_ClockConfig+0x1fc>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f7fd f95d 	bl	800255c <HAL_InitTick>
 80052a2:	4603      	mov	r3, r0
 80052a4:	72fb      	strb	r3, [r7, #11]

  return status;
 80052a6:	7afb      	ldrb	r3, [r7, #11]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40022000 	.word	0x40022000
 80052b4:	40021000 	.word	0x40021000
 80052b8:	0800bdc4 	.word	0x0800bdc4
 80052bc:	20000044 	.word	0x20000044
 80052c0:	20000048 	.word	0x20000048

080052c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b089      	sub	sp, #36	@ 0x24
 80052c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	61fb      	str	r3, [r7, #28]
 80052ce:	2300      	movs	r3, #0
 80052d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052d2:	4b3e      	ldr	r3, [pc, #248]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052dc:	4b3b      	ldr	r3, [pc, #236]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f003 0303 	and.w	r3, r3, #3
 80052e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d005      	beq.n	80052f8 <HAL_RCC_GetSysClockFreq+0x34>
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b0c      	cmp	r3, #12
 80052f0:	d121      	bne.n	8005336 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d11e      	bne.n	8005336 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052f8:	4b34      	ldr	r3, [pc, #208]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0308 	and.w	r3, r3, #8
 8005300:	2b00      	cmp	r3, #0
 8005302:	d107      	bne.n	8005314 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005304:	4b31      	ldr	r3, [pc, #196]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 8005306:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	f003 030f 	and.w	r3, r3, #15
 8005310:	61fb      	str	r3, [r7, #28]
 8005312:	e005      	b.n	8005320 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005314:	4b2d      	ldr	r3, [pc, #180]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	091b      	lsrs	r3, r3, #4
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005320:	4a2b      	ldr	r2, [pc, #172]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005328:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10d      	bne.n	800534c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005334:	e00a      	b.n	800534c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	2b04      	cmp	r3, #4
 800533a:	d102      	bne.n	8005342 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800533c:	4b25      	ldr	r3, [pc, #148]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800533e:	61bb      	str	r3, [r7, #24]
 8005340:	e004      	b.n	800534c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	2b08      	cmp	r3, #8
 8005346:	d101      	bne.n	800534c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005348:	4b23      	ldr	r3, [pc, #140]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800534a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	2b0c      	cmp	r3, #12
 8005350:	d134      	bne.n	80053bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005352:	4b1e      	ldr	r3, [pc, #120]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b02      	cmp	r3, #2
 8005360:	d003      	beq.n	800536a <HAL_RCC_GetSysClockFreq+0xa6>
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d003      	beq.n	8005370 <HAL_RCC_GetSysClockFreq+0xac>
 8005368:	e005      	b.n	8005376 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800536a:	4b1a      	ldr	r3, [pc, #104]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800536c:	617b      	str	r3, [r7, #20]
      break;
 800536e:	e005      	b.n	800537c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005370:	4b19      	ldr	r3, [pc, #100]	@ (80053d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005372:	617b      	str	r3, [r7, #20]
      break;
 8005374:	e002      	b.n	800537c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	617b      	str	r3, [r7, #20]
      break;
 800537a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800537c:	4b13      	ldr	r3, [pc, #76]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	091b      	lsrs	r3, r3, #4
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	3301      	adds	r3, #1
 8005388:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800538a:	4b10      	ldr	r3, [pc, #64]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	0a1b      	lsrs	r3, r3, #8
 8005390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	fb03 f202 	mul.w	r2, r3, r2
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053a2:	4b0a      	ldr	r3, [pc, #40]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x108>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	0e5b      	lsrs	r3, r3, #25
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	3301      	adds	r3, #1
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80053bc:	69bb      	ldr	r3, [r7, #24]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3724      	adds	r7, #36	@ 0x24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40021000 	.word	0x40021000
 80053d0:	0800bddc 	.word	0x0800bddc
 80053d4:	00f42400 	.word	0x00f42400
 80053d8:	007a1200 	.word	0x007a1200

080053dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053e0:	4b03      	ldr	r3, [pc, #12]	@ (80053f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80053e2:	681b      	ldr	r3, [r3, #0]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	20000044 	.word	0x20000044

080053f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053f8:	f7ff fff0 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 80053fc:	4602      	mov	r2, r0
 80053fe:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	0a1b      	lsrs	r3, r3, #8
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	4904      	ldr	r1, [pc, #16]	@ (800541c <HAL_RCC_GetPCLK1Freq+0x28>)
 800540a:	5ccb      	ldrb	r3, [r1, r3]
 800540c:	f003 031f 	and.w	r3, r3, #31
 8005410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005414:	4618      	mov	r0, r3
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40021000 	.word	0x40021000
 800541c:	0800bdd4 	.word	0x0800bdd4

08005420 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005424:	f7ff ffda 	bl	80053dc <HAL_RCC_GetHCLKFreq>
 8005428:	4602      	mov	r2, r0
 800542a:	4b06      	ldr	r3, [pc, #24]	@ (8005444 <HAL_RCC_GetPCLK2Freq+0x24>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	0adb      	lsrs	r3, r3, #11
 8005430:	f003 0307 	and.w	r3, r3, #7
 8005434:	4904      	ldr	r1, [pc, #16]	@ (8005448 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005436:	5ccb      	ldrb	r3, [r1, r3]
 8005438:	f003 031f 	and.w	r3, r3, #31
 800543c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005440:	4618      	mov	r0, r3
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40021000 	.word	0x40021000
 8005448:	0800bdd4 	.word	0x0800bdd4

0800544c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005454:	2300      	movs	r3, #0
 8005456:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005458:	4b2a      	ldr	r3, [pc, #168]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800545a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800545c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005464:	f7ff f9b6 	bl	80047d4 <HAL_PWREx_GetVoltageRange>
 8005468:	6178      	str	r0, [r7, #20]
 800546a:	e014      	b.n	8005496 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800546c:	4b25      	ldr	r3, [pc, #148]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	4a24      	ldr	r2, [pc, #144]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005476:	6593      	str	r3, [r2, #88]	@ 0x58
 8005478:	4b22      	ldr	r3, [pc, #136]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800547a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005480:	60fb      	str	r3, [r7, #12]
 8005482:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005484:	f7ff f9a6 	bl	80047d4 <HAL_PWREx_GetVoltageRange>
 8005488:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800548a:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800548c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548e:	4a1d      	ldr	r2, [pc, #116]	@ (8005504 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005494:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800549c:	d10b      	bne.n	80054b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b80      	cmp	r3, #128	@ 0x80
 80054a2:	d919      	bls.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2ba0      	cmp	r3, #160	@ 0xa0
 80054a8:	d902      	bls.n	80054b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054aa:	2302      	movs	r3, #2
 80054ac:	613b      	str	r3, [r7, #16]
 80054ae:	e013      	b.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054b0:	2301      	movs	r3, #1
 80054b2:	613b      	str	r3, [r7, #16]
 80054b4:	e010      	b.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b80      	cmp	r3, #128	@ 0x80
 80054ba:	d902      	bls.n	80054c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80054bc:	2303      	movs	r3, #3
 80054be:	613b      	str	r3, [r7, #16]
 80054c0:	e00a      	b.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2b80      	cmp	r3, #128	@ 0x80
 80054c6:	d102      	bne.n	80054ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054c8:	2302      	movs	r3, #2
 80054ca:	613b      	str	r3, [r7, #16]
 80054cc:	e004      	b.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b70      	cmp	r3, #112	@ 0x70
 80054d2:	d101      	bne.n	80054d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054d4:	2301      	movs	r3, #1
 80054d6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f023 0207 	bic.w	r2, r3, #7
 80054e0:	4909      	ldr	r1, [pc, #36]	@ (8005508 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80054e8:	4b07      	ldr	r3, [pc, #28]	@ (8005508 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d001      	beq.n	80054fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e000      	b.n	80054fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3718      	adds	r7, #24
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40021000 	.word	0x40021000
 8005508:	40022000 	.word	0x40022000

0800550c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005514:	2300      	movs	r3, #0
 8005516:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005518:	2300      	movs	r3, #0
 800551a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005524:	2b00      	cmp	r3, #0
 8005526:	d031      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800552c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005530:	d01a      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005532:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005536:	d814      	bhi.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005538:	2b00      	cmp	r3, #0
 800553a:	d009      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800553c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005540:	d10f      	bne.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005542:	4b5d      	ldr	r3, [pc, #372]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	4a5c      	ldr	r2, [pc, #368]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800554c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800554e:	e00c      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3304      	adds	r3, #4
 8005554:	2100      	movs	r1, #0
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fa44 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 800555c:	4603      	mov	r3, r0
 800555e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005560:	e003      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	74fb      	strb	r3, [r7, #19]
      break;
 8005566:	e000      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800556a:	7cfb      	ldrb	r3, [r7, #19]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10b      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005570:	4b51      	ldr	r3, [pc, #324]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005576:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800557e:	494e      	ldr	r1, [pc, #312]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005580:	4313      	orrs	r3, r2
 8005582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005586:	e001      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005588:	7cfb      	ldrb	r3, [r7, #19]
 800558a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 809e 	beq.w	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800559a:	2300      	movs	r3, #0
 800559c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800559e:	4b46      	ldr	r3, [pc, #280]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80055aa:	2301      	movs	r3, #1
 80055ac:	e000      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80055ae:	2300      	movs	r3, #0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00d      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055b4:	4b40      	ldr	r3, [pc, #256]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b8:	4a3f      	ldr	r2, [pc, #252]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055be:	6593      	str	r3, [r2, #88]	@ 0x58
 80055c0:	4b3d      	ldr	r3, [pc, #244]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c8:	60bb      	str	r3, [r7, #8]
 80055ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055cc:	2301      	movs	r3, #1
 80055ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055d0:	4b3a      	ldr	r3, [pc, #232]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a39      	ldr	r2, [pc, #228]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80055d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055dc:	f7fd f80e 	bl	80025fc <HAL_GetTick>
 80055e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055e2:	e009      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055e4:	f7fd f80a 	bl	80025fc <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d902      	bls.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	74fb      	strb	r3, [r7, #19]
        break;
 80055f6:	e005      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055f8:	4b30      	ldr	r3, [pc, #192]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005600:	2b00      	cmp	r3, #0
 8005602:	d0ef      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005604:	7cfb      	ldrb	r3, [r7, #19]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d15a      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800560a:	4b2b      	ldr	r3, [pc, #172]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800560c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005610:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005614:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d01e      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	429a      	cmp	r2, r3
 8005624:	d019      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005626:	4b24      	ldr	r3, [pc, #144]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800562c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005630:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005632:	4b21      	ldr	r3, [pc, #132]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005638:	4a1f      	ldr	r2, [pc, #124]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800563a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800563e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005642:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005648:	4a1b      	ldr	r2, [pc, #108]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800564a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005652:	4a19      	ldr	r2, [pc, #100]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fc ffca 	bl	80025fc <HAL_GetTick>
 8005668:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800566a:	e00b      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566c:	f7fc ffc6 	bl	80025fc <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800567a:	4293      	cmp	r3, r2
 800567c:	d902      	bls.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	74fb      	strb	r3, [r7, #19]
            break;
 8005682:	e006      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005684:	4b0c      	ldr	r3, [pc, #48]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0ec      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005692:	7cfb      	ldrb	r3, [r7, #19]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10b      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005698:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800569a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800569e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056a6:	4904      	ldr	r1, [pc, #16]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80056ae:	e009      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
 80056b4:	e006      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056c4:	7c7b      	ldrb	r3, [r7, #17]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d105      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ca:	4b9e      	ldr	r3, [pc, #632]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ce:	4a9d      	ldr	r2, [pc, #628]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056e2:	4b98      	ldr	r3, [pc, #608]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e8:	f023 0203 	bic.w	r2, r3, #3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	4994      	ldr	r1, [pc, #592]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005704:	4b8f      	ldr	r3, [pc, #572]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800570a:	f023 020c 	bic.w	r2, r3, #12
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005712:	498c      	ldr	r1, [pc, #560]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005714:	4313      	orrs	r3, r2
 8005716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0304 	and.w	r3, r3, #4
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005726:	4b87      	ldr	r3, [pc, #540]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005734:	4983      	ldr	r1, [pc, #524]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0308 	and.w	r3, r3, #8
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005748:	4b7e      	ldr	r3, [pc, #504]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800574a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005756:	497b      	ldr	r1, [pc, #492]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800576a:	4b76      	ldr	r3, [pc, #472]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800576c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005770:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005778:	4972      	ldr	r1, [pc, #456]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800577a:	4313      	orrs	r3, r2
 800577c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800578c:	4b6d      	ldr	r3, [pc, #436]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800578e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005792:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800579a:	496a      	ldr	r1, [pc, #424]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800579c:	4313      	orrs	r3, r2
 800579e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00a      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057ae:	4b65      	ldr	r3, [pc, #404]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057bc:	4961      	ldr	r1, [pc, #388]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057d0:	4b5c      	ldr	r3, [pc, #368]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057de:	4959      	ldr	r1, [pc, #356]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057f2:	4b54      	ldr	r3, [pc, #336]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005800:	4950      	ldr	r1, [pc, #320]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005802:	4313      	orrs	r3, r2
 8005804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005814:	4b4b      	ldr	r3, [pc, #300]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005822:	4948      	ldr	r1, [pc, #288]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005824:	4313      	orrs	r3, r2
 8005826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005836:	4b43      	ldr	r3, [pc, #268]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005838:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800583c:	f023 0203 	bic.w	r2, r3, #3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005844:	493f      	ldr	r1, [pc, #252]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d028      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005858:	4b3a      	ldr	r3, [pc, #232]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800585a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800585e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005866:	4937      	ldr	r1, [pc, #220]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005868:	4313      	orrs	r3, r2
 800586a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005872:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005876:	d106      	bne.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005878:	4b32      	ldr	r3, [pc, #200]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	4a31      	ldr	r2, [pc, #196]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800587e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005882:	60d3      	str	r3, [r2, #12]
 8005884:	e011      	b.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800588a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800588e:	d10c      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3304      	adds	r3, #4
 8005894:	2101      	movs	r1, #1
 8005896:	4618      	mov	r0, r3
 8005898:	f000 f8a4 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 800589c:	4603      	mov	r3, r0
 800589e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058a0:	7cfb      	ldrb	r3, [r7, #19]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 80058a6:	7cfb      	ldrb	r3, [r7, #19]
 80058a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d028      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058b6:	4b23      	ldr	r3, [pc, #140]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c4:	491f      	ldr	r1, [pc, #124]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058d4:	d106      	bne.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	4a1a      	ldr	r2, [pc, #104]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058e0:	60d3      	str	r3, [r2, #12]
 80058e2:	e011      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058ec:	d10c      	bne.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	3304      	adds	r3, #4
 80058f2:	2101      	movs	r1, #1
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 f875 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80058fa:	4603      	mov	r3, r0
 80058fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058fe:	7cfb      	ldrb	r3, [r7, #19]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8005904:	7cfb      	ldrb	r3, [r7, #19]
 8005906:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d02b      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005914:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005922:	4908      	ldr	r1, [pc, #32]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005924:	4313      	orrs	r3, r2
 8005926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800592e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005932:	d109      	bne.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005934:	4b03      	ldr	r3, [pc, #12]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4a02      	ldr	r2, [pc, #8]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800593a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800593e:	60d3      	str	r3, [r2, #12]
 8005940:	e014      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x460>
 8005942:	bf00      	nop
 8005944:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005950:	d10c      	bne.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	3304      	adds	r3, #4
 8005956:	2101      	movs	r1, #1
 8005958:	4618      	mov	r0, r3
 800595a:	f000 f843 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 800595e:	4603      	mov	r3, r0
 8005960:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005962:	7cfb      	ldrb	r3, [r7, #19]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8005968:	7cfb      	ldrb	r3, [r7, #19]
 800596a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d01c      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005978:	4b19      	ldr	r3, [pc, #100]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800597a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005986:	4916      	ldr	r1, [pc, #88]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005992:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005996:	d10c      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3304      	adds	r3, #4
 800599c:	2102      	movs	r1, #2
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 f820 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059a8:	7cfb      	ldrb	r3, [r7, #19]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d001      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 80059ae:	7cfb      	ldrb	r3, [r7, #19]
 80059b0:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059be:	4b08      	ldr	r3, [pc, #32]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80059c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059cc:	4904      	ldr	r1, [pc, #16]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80059d4:	7cbb      	ldrb	r3, [r7, #18]
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	40021000 	.word	0x40021000

080059e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059ee:	2300      	movs	r3, #0
 80059f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059f2:	4b74      	ldr	r3, [pc, #464]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d018      	beq.n	8005a30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80059fe:	4b71      	ldr	r3, [pc, #452]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f003 0203 	and.w	r2, r3, #3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d10d      	bne.n	8005a2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
       ||
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d009      	beq.n	8005a2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a16:	4b6b      	ldr	r3, [pc, #428]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	091b      	lsrs	r3, r3, #4
 8005a1c:	f003 0307 	and.w	r3, r3, #7
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
       ||
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d047      	beq.n	8005aba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	73fb      	strb	r3, [r7, #15]
 8005a2e:	e044      	b.n	8005aba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b03      	cmp	r3, #3
 8005a36:	d018      	beq.n	8005a6a <RCCEx_PLLSAI1_Config+0x86>
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d825      	bhi.n	8005a88 <RCCEx_PLLSAI1_Config+0xa4>
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d002      	beq.n	8005a46 <RCCEx_PLLSAI1_Config+0x62>
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d009      	beq.n	8005a58 <RCCEx_PLLSAI1_Config+0x74>
 8005a44:	e020      	b.n	8005a88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a46:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d11d      	bne.n	8005a8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a56:	e01a      	b.n	8005a8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a58:	4b5a      	ldr	r3, [pc, #360]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d116      	bne.n	8005a92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a68:	e013      	b.n	8005a92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a6a:	4b56      	ldr	r3, [pc, #344]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10f      	bne.n	8005a96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a76:	4b53      	ldr	r3, [pc, #332]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d109      	bne.n	8005a96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a86:	e006      	b.n	8005a96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a8c:	e004      	b.n	8005a98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a8e:	bf00      	nop
 8005a90:	e002      	b.n	8005a98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a92:	bf00      	nop
 8005a94:	e000      	b.n	8005a98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a96:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10d      	bne.n	8005aba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a9e:	4b49      	ldr	r3, [pc, #292]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6819      	ldr	r1, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	011b      	lsls	r3, r3, #4
 8005ab2:	430b      	orrs	r3, r1
 8005ab4:	4943      	ldr	r1, [pc, #268]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005aba:	7bfb      	ldrb	r3, [r7, #15]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d17c      	bne.n	8005bba <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ac0:	4b40      	ldr	r3, [pc, #256]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a3f      	ldr	r2, [pc, #252]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ac6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005aca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005acc:	f7fc fd96 	bl	80025fc <HAL_GetTick>
 8005ad0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ad2:	e009      	b.n	8005ae8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ad4:	f7fc fd92 	bl	80025fc <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d902      	bls.n	8005ae8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	73fb      	strb	r3, [r7, #15]
        break;
 8005ae6:	e005      	b.n	8005af4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ae8:	4b36      	ldr	r3, [pc, #216]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1ef      	bne.n	8005ad4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d15f      	bne.n	8005bba <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d110      	bne.n	8005b22 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b00:	4b30      	ldr	r3, [pc, #192]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005b08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6892      	ldr	r2, [r2, #8]
 8005b10:	0211      	lsls	r1, r2, #8
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	68d2      	ldr	r2, [r2, #12]
 8005b16:	06d2      	lsls	r2, r2, #27
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	492a      	ldr	r1, [pc, #168]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	610b      	str	r3, [r1, #16]
 8005b20:	e027      	b.n	8005b72 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d112      	bne.n	8005b4e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b28:	4b26      	ldr	r3, [pc, #152]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005b30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	6892      	ldr	r2, [r2, #8]
 8005b38:	0211      	lsls	r1, r2, #8
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6912      	ldr	r2, [r2, #16]
 8005b3e:	0852      	lsrs	r2, r2, #1
 8005b40:	3a01      	subs	r2, #1
 8005b42:	0552      	lsls	r2, r2, #21
 8005b44:	430a      	orrs	r2, r1
 8005b46:	491f      	ldr	r1, [pc, #124]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	610b      	str	r3, [r1, #16]
 8005b4c:	e011      	b.n	8005b72 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b56:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6892      	ldr	r2, [r2, #8]
 8005b5e:	0211      	lsls	r1, r2, #8
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6952      	ldr	r2, [r2, #20]
 8005b64:	0852      	lsrs	r2, r2, #1
 8005b66:	3a01      	subs	r2, #1
 8005b68:	0652      	lsls	r2, r2, #25
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	4915      	ldr	r1, [pc, #84]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b72:	4b14      	ldr	r3, [pc, #80]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a13      	ldr	r2, [pc, #76]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b7c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b7e:	f7fc fd3d 	bl	80025fc <HAL_GetTick>
 8005b82:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b84:	e009      	b.n	8005b9a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b86:	f7fc fd39 	bl	80025fc <HAL_GetTick>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d902      	bls.n	8005b9a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	73fb      	strb	r3, [r7, #15]
          break;
 8005b98:	e005      	b.n	8005ba6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0ef      	beq.n	8005b86 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d106      	bne.n	8005bba <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bac:	4b05      	ldr	r3, [pc, #20]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	4903      	ldr	r1, [pc, #12]	@ (8005bc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	40021000 	.word	0x40021000

08005bc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d101      	bne.n	8005bda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e049      	b.n	8005c6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d106      	bne.n	8005bf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f7fc fb2e 	bl	8002250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4619      	mov	r1, r3
 8005c06:	4610      	mov	r0, r2
 8005c08:	f000 fade 	bl	80061c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d001      	beq.n	8005c90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e038      	b.n	8005d02 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005d10 <HAL_TIM_Base_Start+0x98>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00e      	beq.n	8005cc0 <HAL_TIM_Base_Start+0x48>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005caa:	d009      	beq.n	8005cc0 <HAL_TIM_Base_Start+0x48>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a18      	ldr	r2, [pc, #96]	@ (8005d14 <HAL_TIM_Base_Start+0x9c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d004      	beq.n	8005cc0 <HAL_TIM_Base_Start+0x48>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <HAL_TIM_Base_Start+0xa0>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d115      	bne.n	8005cec <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	4b15      	ldr	r3, [pc, #84]	@ (8005d1c <HAL_TIM_Base_Start+0xa4>)
 8005cc8:	4013      	ands	r3, r2
 8005cca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2b06      	cmp	r3, #6
 8005cd0:	d015      	beq.n	8005cfe <HAL_TIM_Base_Start+0x86>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cd8:	d011      	beq.n	8005cfe <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cea:	e008      	b.n	8005cfe <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f042 0201 	orr.w	r2, r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	e000      	b.n	8005d00 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	40012c00 	.word	0x40012c00
 8005d14:	40000400 	.word	0x40000400
 8005d18:	40014000 	.word	0x40014000
 8005d1c:	00010007 	.word	0x00010007

08005d20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d001      	beq.n	8005d38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e040      	b.n	8005dba <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68da      	ldr	r2, [r3, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0201 	orr.w	r2, r2, #1
 8005d4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc8 <HAL_TIM_Base_Start_IT+0xa8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00e      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0x58>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d62:	d009      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0x58>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a18      	ldr	r2, [pc, #96]	@ (8005dcc <HAL_TIM_Base_Start_IT+0xac>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d004      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0x58>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a17      	ldr	r2, [pc, #92]	@ (8005dd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d115      	bne.n	8005da4 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	4b15      	ldr	r3, [pc, #84]	@ (8005dd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b06      	cmp	r3, #6
 8005d88:	d015      	beq.n	8005db6 <HAL_TIM_Base_Start_IT+0x96>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d90:	d011      	beq.n	8005db6 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f042 0201 	orr.w	r2, r2, #1
 8005da0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da2:	e008      	b.n	8005db6 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0201 	orr.w	r2, r2, #1
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	e000      	b.n	8005db8 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	40012c00 	.word	0x40012c00
 8005dcc:	40000400 	.word	0x40000400
 8005dd0:	40014000 	.word	0x40014000
 8005dd4:	00010007 	.word	0x00010007

08005dd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d020      	beq.n	8005e3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f003 0302 	and.w	r3, r3, #2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d01b      	beq.n	8005e3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0202 	mvn.w	r2, #2
 8005e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	f003 0303 	and.w	r3, r3, #3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f9b2 	bl	800618c <HAL_TIM_IC_CaptureCallback>
 8005e28:	e005      	b.n	8005e36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f9a4 	bl	8006178 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f9b5 	bl	80061a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d020      	beq.n	8005e88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01b      	beq.n	8005e88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f06f 0204 	mvn.w	r2, #4
 8005e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f98c 	bl	800618c <HAL_TIM_IC_CaptureCallback>
 8005e74:	e005      	b.n	8005e82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f97e 	bl	8006178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f98f 	bl	80061a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	f003 0308 	and.w	r3, r3, #8
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d020      	beq.n	8005ed4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f003 0308 	and.w	r3, r3, #8
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01b      	beq.n	8005ed4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f06f 0208 	mvn.w	r2, #8
 8005ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2204      	movs	r2, #4
 8005eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	f003 0303 	and.w	r3, r3, #3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f966 	bl	800618c <HAL_TIM_IC_CaptureCallback>
 8005ec0:	e005      	b.n	8005ece <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f958 	bl	8006178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f969 	bl	80061a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d020      	beq.n	8005f20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f003 0310 	and.w	r3, r3, #16
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01b      	beq.n	8005f20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f06f 0210 	mvn.w	r2, #16
 8005ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2208      	movs	r2, #8
 8005ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f940 	bl	800618c <HAL_TIM_IC_CaptureCallback>
 8005f0c:	e005      	b.n	8005f1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f932 	bl	8006178 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 f943 	bl	80061a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00c      	beq.n	8005f44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0201 	mvn.w	r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fb fe98 	bl	8001c74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d104      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00c      	beq.n	8005f72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d007      	beq.n	8005f72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 fab7 	bl	80064e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00c      	beq.n	8005f96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d007      	beq.n	8005f96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f000 faaf 	bl	80064f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00c      	beq.n	8005fba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f8fd 	bl	80061b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	f003 0320 	and.w	r3, r3, #32
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00c      	beq.n	8005fde <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f003 0320 	and.w	r3, r3, #32
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d007      	beq.n	8005fde <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f06f 0220 	mvn.w	r2, #32
 8005fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 fa77 	bl	80064cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fde:	bf00      	nop
 8005fe0:	3710      	adds	r7, #16
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b084      	sub	sp, #16
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d101      	bne.n	8006002 <HAL_TIM_ConfigClockSource+0x1c>
 8005ffe:	2302      	movs	r3, #2
 8006000:	e0b6      	b.n	8006170 <HAL_TIM_ConfigClockSource+0x18a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2202      	movs	r2, #2
 800600e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006020:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006024:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800602c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800603e:	d03e      	beq.n	80060be <HAL_TIM_ConfigClockSource+0xd8>
 8006040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006044:	f200 8087 	bhi.w	8006156 <HAL_TIM_ConfigClockSource+0x170>
 8006048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800604c:	f000 8086 	beq.w	800615c <HAL_TIM_ConfigClockSource+0x176>
 8006050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006054:	d87f      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 8006056:	2b70      	cmp	r3, #112	@ 0x70
 8006058:	d01a      	beq.n	8006090 <HAL_TIM_ConfigClockSource+0xaa>
 800605a:	2b70      	cmp	r3, #112	@ 0x70
 800605c:	d87b      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 800605e:	2b60      	cmp	r3, #96	@ 0x60
 8006060:	d050      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0x11e>
 8006062:	2b60      	cmp	r3, #96	@ 0x60
 8006064:	d877      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 8006066:	2b50      	cmp	r3, #80	@ 0x50
 8006068:	d03c      	beq.n	80060e4 <HAL_TIM_ConfigClockSource+0xfe>
 800606a:	2b50      	cmp	r3, #80	@ 0x50
 800606c:	d873      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 800606e:	2b40      	cmp	r3, #64	@ 0x40
 8006070:	d058      	beq.n	8006124 <HAL_TIM_ConfigClockSource+0x13e>
 8006072:	2b40      	cmp	r3, #64	@ 0x40
 8006074:	d86f      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 8006076:	2b30      	cmp	r3, #48	@ 0x30
 8006078:	d064      	beq.n	8006144 <HAL_TIM_ConfigClockSource+0x15e>
 800607a:	2b30      	cmp	r3, #48	@ 0x30
 800607c:	d86b      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 800607e:	2b20      	cmp	r3, #32
 8006080:	d060      	beq.n	8006144 <HAL_TIM_ConfigClockSource+0x15e>
 8006082:	2b20      	cmp	r3, #32
 8006084:	d867      	bhi.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
 8006086:	2b00      	cmp	r3, #0
 8006088:	d05c      	beq.n	8006144 <HAL_TIM_ConfigClockSource+0x15e>
 800608a:	2b10      	cmp	r3, #16
 800608c:	d05a      	beq.n	8006144 <HAL_TIM_ConfigClockSource+0x15e>
 800608e:	e062      	b.n	8006156 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060a0:	f000 f986 	bl	80063b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68ba      	ldr	r2, [r7, #8]
 80060ba:	609a      	str	r2, [r3, #8]
      break;
 80060bc:	e04f      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ce:	f000 f96f 	bl	80063b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689a      	ldr	r2, [r3, #8]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060e0:	609a      	str	r2, [r3, #8]
      break;
 80060e2:	e03c      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f0:	461a      	mov	r2, r3
 80060f2:	f000 f8e3 	bl	80062bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2150      	movs	r1, #80	@ 0x50
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 f93c 	bl	800637a <TIM_ITRx_SetConfig>
      break;
 8006102:	e02c      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006110:	461a      	mov	r2, r3
 8006112:	f000 f902 	bl	800631a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2160      	movs	r1, #96	@ 0x60
 800611c:	4618      	mov	r0, r3
 800611e:	f000 f92c 	bl	800637a <TIM_ITRx_SetConfig>
      break;
 8006122:	e01c      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006130:	461a      	mov	r2, r3
 8006132:	f000 f8c3 	bl	80062bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2140      	movs	r1, #64	@ 0x40
 800613c:	4618      	mov	r0, r3
 800613e:	f000 f91c 	bl	800637a <TIM_ITRx_SetConfig>
      break;
 8006142:	e00c      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4619      	mov	r1, r3
 800614e:	4610      	mov	r0, r2
 8006150:	f000 f913 	bl	800637a <TIM_ITRx_SetConfig>
      break;
 8006154:	e003      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	73fb      	strb	r3, [r7, #15]
      break;
 800615a:	e000      	b.n	800615e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800615c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800616e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006170:	4618      	mov	r0, r3
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a34      	ldr	r2, [pc, #208]	@ (80062ac <TIM_Base_SetConfig+0xe4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <TIM_Base_SetConfig+0x28>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061e6:	d003      	beq.n	80061f0 <TIM_Base_SetConfig+0x28>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a31      	ldr	r2, [pc, #196]	@ (80062b0 <TIM_Base_SetConfig+0xe8>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d108      	bne.n	8006202 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a29      	ldr	r2, [pc, #164]	@ (80062ac <TIM_Base_SetConfig+0xe4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d00f      	beq.n	800622a <TIM_Base_SetConfig+0x62>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006210:	d00b      	beq.n	800622a <TIM_Base_SetConfig+0x62>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a26      	ldr	r2, [pc, #152]	@ (80062b0 <TIM_Base_SetConfig+0xe8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d007      	beq.n	800622a <TIM_Base_SetConfig+0x62>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a25      	ldr	r2, [pc, #148]	@ (80062b4 <TIM_Base_SetConfig+0xec>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d003      	beq.n	800622a <TIM_Base_SetConfig+0x62>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a24      	ldr	r2, [pc, #144]	@ (80062b8 <TIM_Base_SetConfig+0xf0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d108      	bne.n	800623c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006230:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	4313      	orrs	r3, r2
 800623a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	689a      	ldr	r2, [r3, #8]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a12      	ldr	r2, [pc, #72]	@ (80062ac <TIM_Base_SetConfig+0xe4>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d007      	beq.n	8006278 <TIM_Base_SetConfig+0xb0>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a12      	ldr	r2, [pc, #72]	@ (80062b4 <TIM_Base_SetConfig+0xec>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d003      	beq.n	8006278 <TIM_Base_SetConfig+0xb0>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a11      	ldr	r2, [pc, #68]	@ (80062b8 <TIM_Base_SetConfig+0xf0>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d103      	bne.n	8006280 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b01      	cmp	r3, #1
 8006290:	d105      	bne.n	800629e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	f023 0201 	bic.w	r2, r3, #1
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	611a      	str	r2, [r3, #16]
  }
}
 800629e:	bf00      	nop
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40000400 	.word	0x40000400
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400

080062bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	f023 0201 	bic.w	r2, r3, #1
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	011b      	lsls	r3, r3, #4
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f023 030a 	bic.w	r3, r3, #10
 80062f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	4313      	orrs	r3, r2
 8006300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	621a      	str	r2, [r3, #32]
}
 800630e:	bf00      	nop
 8006310:	371c      	adds	r7, #28
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800631a:	b480      	push	{r7}
 800631c:	b087      	sub	sp, #28
 800631e:	af00      	add	r7, sp, #0
 8006320:	60f8      	str	r0, [r7, #12]
 8006322:	60b9      	str	r1, [r7, #8]
 8006324:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	f023 0210 	bic.w	r2, r3, #16
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006344:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	031b      	lsls	r3, r3, #12
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006356:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	011b      	lsls	r3, r3, #4
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	4313      	orrs	r3, r2
 8006360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	621a      	str	r2, [r3, #32]
}
 800636e:	bf00      	nop
 8006370:	371c      	adds	r7, #28
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800637a:	b480      	push	{r7}
 800637c:	b085      	sub	sp, #20
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
 8006382:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006390:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4313      	orrs	r3, r2
 8006398:	f043 0307 	orr.w	r3, r3, #7
 800639c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	609a      	str	r2, [r3, #8]
}
 80063a4:	bf00      	nop
 80063a6:	3714      	adds	r7, #20
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b087      	sub	sp, #28
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	607a      	str	r2, [r7, #4]
 80063bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	021a      	lsls	r2, r3, #8
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	431a      	orrs	r2, r3
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	4313      	orrs	r3, r2
 80063dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	609a      	str	r2, [r3, #8]
}
 80063e4:	bf00      	nop
 80063e6:	371c      	adds	r7, #28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006404:	2302      	movs	r3, #2
 8006406:	e054      	b.n	80064b2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a24      	ldr	r2, [pc, #144]	@ (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d108      	bne.n	8006444 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006438:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	4313      	orrs	r3, r2
 8006442:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800644a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a17      	ldr	r2, [pc, #92]	@ (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00e      	beq.n	8006486 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006470:	d009      	beq.n	8006486 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a13      	ldr	r2, [pc, #76]	@ (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d004      	beq.n	8006486 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a11      	ldr	r2, [pc, #68]	@ (80064c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d10c      	bne.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800648c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	68ba      	ldr	r2, [r7, #8]
 8006494:	4313      	orrs	r3, r2
 8006496:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3714      	adds	r7, #20
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop
 80064c0:	40012c00 	.word	0x40012c00
 80064c4:	40000400 	.word	0x40000400
 80064c8:	40014000 	.word	0x40014000

080064cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr

080064e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e040      	b.n	800659c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fb ff2a 	bl	8002384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2224      	movs	r2, #36	@ 0x24
 8006534:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0201 	bic.w	r2, r2, #1
 8006544:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654a:	2b00      	cmp	r3, #0
 800654c:	d002      	beq.n	8006554 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fb42 	bl	8006bd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 f8b9 	bl	80066cc <UART_SetConfig>
 800655a:	4603      	mov	r3, r0
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e01b      	b.n	800659c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006572:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689a      	ldr	r2, [r3, #8]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006582:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0201 	orr.w	r2, r2, #1
 8006592:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fbc1 	bl	8006d1c <UART_CheckIdleState>
 800659a:	4603      	mov	r3, r0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3708      	adds	r7, #8
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08a      	sub	sp, #40	@ 0x28
 80065a8:	af02      	add	r7, sp, #8
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	603b      	str	r3, [r7, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d177      	bne.n	80066ac <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d002      	beq.n	80065c8 <HAL_UART_Transmit+0x24>
 80065c2:	88fb      	ldrh	r3, [r7, #6]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e070      	b.n	80066ae <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2221      	movs	r2, #33	@ 0x21
 80065d8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065da:	f7fc f80f 	bl	80025fc <HAL_GetTick>
 80065de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	88fa      	ldrh	r2, [r7, #6]
 80065ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f8:	d108      	bne.n	800660c <HAL_UART_Transmit+0x68>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d104      	bne.n	800660c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	61bb      	str	r3, [r7, #24]
 800660a:	e003      	b.n	8006614 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006610:	2300      	movs	r3, #0
 8006612:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006614:	e02f      	b.n	8006676 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	2200      	movs	r2, #0
 800661e:	2180      	movs	r1, #128	@ 0x80
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 fc23 	bl	8006e6c <UART_WaitOnFlagUntilTimeout>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d004      	beq.n	8006636 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2220      	movs	r2, #32
 8006630:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e03b      	b.n	80066ae <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	881a      	ldrh	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006648:	b292      	uxth	r2, r2
 800664a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	3302      	adds	r3, #2
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	e007      	b.n	8006664 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	781a      	ldrb	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	3301      	adds	r3, #1
 8006662:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1c9      	bne.n	8006616 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2200      	movs	r2, #0
 800668a:	2140      	movs	r1, #64	@ 0x40
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 fbed 	bl	8006e6c <UART_WaitOnFlagUntilTimeout>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d004      	beq.n	80066a2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2220      	movs	r2, #32
 800669c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e005      	b.n	80066ae <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2220      	movs	r2, #32
 80066a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80066a8:	2300      	movs	r3, #0
 80066aa:	e000      	b.n	80066ae <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80066ac:	2302      	movs	r3, #2
  }
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3720      	adds	r7, #32
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b083      	sub	sp, #12
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80066be:	bf00      	nop
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
	...

080066cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066d0:	b08a      	sub	sp, #40	@ 0x28
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066d6:	2300      	movs	r3, #0
 80066d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	689a      	ldr	r2, [r3, #8]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	431a      	orrs	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	69db      	ldr	r3, [r3, #28]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	4ba5      	ldr	r3, [pc, #660]	@ (8006990 <UART_SetConfig+0x2c4>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	6812      	ldr	r2, [r2, #0]
 8006702:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006704:	430b      	orrs	r3, r1
 8006706:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	430a      	orrs	r2, r1
 800671c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a9a      	ldr	r2, [pc, #616]	@ (8006994 <UART_SetConfig+0x2c8>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d004      	beq.n	8006738 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006734:	4313      	orrs	r3, r2
 8006736:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006748:	430a      	orrs	r2, r1
 800674a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a91      	ldr	r2, [pc, #580]	@ (8006998 <UART_SetConfig+0x2cc>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d126      	bne.n	80067a4 <UART_SetConfig+0xd8>
 8006756:	4b91      	ldr	r3, [pc, #580]	@ (800699c <UART_SetConfig+0x2d0>)
 8006758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800675c:	f003 0303 	and.w	r3, r3, #3
 8006760:	2b03      	cmp	r3, #3
 8006762:	d81b      	bhi.n	800679c <UART_SetConfig+0xd0>
 8006764:	a201      	add	r2, pc, #4	@ (adr r2, 800676c <UART_SetConfig+0xa0>)
 8006766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676a:	bf00      	nop
 800676c:	0800677d 	.word	0x0800677d
 8006770:	0800678d 	.word	0x0800678d
 8006774:	08006785 	.word	0x08006785
 8006778:	08006795 	.word	0x08006795
 800677c:	2301      	movs	r3, #1
 800677e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006782:	e0d6      	b.n	8006932 <UART_SetConfig+0x266>
 8006784:	2302      	movs	r3, #2
 8006786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800678a:	e0d2      	b.n	8006932 <UART_SetConfig+0x266>
 800678c:	2304      	movs	r3, #4
 800678e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006792:	e0ce      	b.n	8006932 <UART_SetConfig+0x266>
 8006794:	2308      	movs	r3, #8
 8006796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800679a:	e0ca      	b.n	8006932 <UART_SetConfig+0x266>
 800679c:	2310      	movs	r3, #16
 800679e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067a2:	e0c6      	b.n	8006932 <UART_SetConfig+0x266>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a7d      	ldr	r2, [pc, #500]	@ (80069a0 <UART_SetConfig+0x2d4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d138      	bne.n	8006820 <UART_SetConfig+0x154>
 80067ae:	4b7b      	ldr	r3, [pc, #492]	@ (800699c <UART_SetConfig+0x2d0>)
 80067b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b4:	f003 030c 	and.w	r3, r3, #12
 80067b8:	2b0c      	cmp	r3, #12
 80067ba:	d82d      	bhi.n	8006818 <UART_SetConfig+0x14c>
 80067bc:	a201      	add	r2, pc, #4	@ (adr r2, 80067c4 <UART_SetConfig+0xf8>)
 80067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c2:	bf00      	nop
 80067c4:	080067f9 	.word	0x080067f9
 80067c8:	08006819 	.word	0x08006819
 80067cc:	08006819 	.word	0x08006819
 80067d0:	08006819 	.word	0x08006819
 80067d4:	08006809 	.word	0x08006809
 80067d8:	08006819 	.word	0x08006819
 80067dc:	08006819 	.word	0x08006819
 80067e0:	08006819 	.word	0x08006819
 80067e4:	08006801 	.word	0x08006801
 80067e8:	08006819 	.word	0x08006819
 80067ec:	08006819 	.word	0x08006819
 80067f0:	08006819 	.word	0x08006819
 80067f4:	08006811 	.word	0x08006811
 80067f8:	2300      	movs	r3, #0
 80067fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067fe:	e098      	b.n	8006932 <UART_SetConfig+0x266>
 8006800:	2302      	movs	r3, #2
 8006802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006806:	e094      	b.n	8006932 <UART_SetConfig+0x266>
 8006808:	2304      	movs	r3, #4
 800680a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800680e:	e090      	b.n	8006932 <UART_SetConfig+0x266>
 8006810:	2308      	movs	r3, #8
 8006812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006816:	e08c      	b.n	8006932 <UART_SetConfig+0x266>
 8006818:	2310      	movs	r3, #16
 800681a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800681e:	e088      	b.n	8006932 <UART_SetConfig+0x266>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a5f      	ldr	r2, [pc, #380]	@ (80069a4 <UART_SetConfig+0x2d8>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d125      	bne.n	8006876 <UART_SetConfig+0x1aa>
 800682a:	4b5c      	ldr	r3, [pc, #368]	@ (800699c <UART_SetConfig+0x2d0>)
 800682c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006830:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006834:	2b30      	cmp	r3, #48	@ 0x30
 8006836:	d016      	beq.n	8006866 <UART_SetConfig+0x19a>
 8006838:	2b30      	cmp	r3, #48	@ 0x30
 800683a:	d818      	bhi.n	800686e <UART_SetConfig+0x1a2>
 800683c:	2b20      	cmp	r3, #32
 800683e:	d00a      	beq.n	8006856 <UART_SetConfig+0x18a>
 8006840:	2b20      	cmp	r3, #32
 8006842:	d814      	bhi.n	800686e <UART_SetConfig+0x1a2>
 8006844:	2b00      	cmp	r3, #0
 8006846:	d002      	beq.n	800684e <UART_SetConfig+0x182>
 8006848:	2b10      	cmp	r3, #16
 800684a:	d008      	beq.n	800685e <UART_SetConfig+0x192>
 800684c:	e00f      	b.n	800686e <UART_SetConfig+0x1a2>
 800684e:	2300      	movs	r3, #0
 8006850:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006854:	e06d      	b.n	8006932 <UART_SetConfig+0x266>
 8006856:	2302      	movs	r3, #2
 8006858:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800685c:	e069      	b.n	8006932 <UART_SetConfig+0x266>
 800685e:	2304      	movs	r3, #4
 8006860:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006864:	e065      	b.n	8006932 <UART_SetConfig+0x266>
 8006866:	2308      	movs	r3, #8
 8006868:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800686c:	e061      	b.n	8006932 <UART_SetConfig+0x266>
 800686e:	2310      	movs	r3, #16
 8006870:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006874:	e05d      	b.n	8006932 <UART_SetConfig+0x266>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a4b      	ldr	r2, [pc, #300]	@ (80069a8 <UART_SetConfig+0x2dc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d125      	bne.n	80068cc <UART_SetConfig+0x200>
 8006880:	4b46      	ldr	r3, [pc, #280]	@ (800699c <UART_SetConfig+0x2d0>)
 8006882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006886:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800688a:	2bc0      	cmp	r3, #192	@ 0xc0
 800688c:	d016      	beq.n	80068bc <UART_SetConfig+0x1f0>
 800688e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006890:	d818      	bhi.n	80068c4 <UART_SetConfig+0x1f8>
 8006892:	2b80      	cmp	r3, #128	@ 0x80
 8006894:	d00a      	beq.n	80068ac <UART_SetConfig+0x1e0>
 8006896:	2b80      	cmp	r3, #128	@ 0x80
 8006898:	d814      	bhi.n	80068c4 <UART_SetConfig+0x1f8>
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <UART_SetConfig+0x1d8>
 800689e:	2b40      	cmp	r3, #64	@ 0x40
 80068a0:	d008      	beq.n	80068b4 <UART_SetConfig+0x1e8>
 80068a2:	e00f      	b.n	80068c4 <UART_SetConfig+0x1f8>
 80068a4:	2300      	movs	r3, #0
 80068a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068aa:	e042      	b.n	8006932 <UART_SetConfig+0x266>
 80068ac:	2302      	movs	r3, #2
 80068ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068b2:	e03e      	b.n	8006932 <UART_SetConfig+0x266>
 80068b4:	2304      	movs	r3, #4
 80068b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ba:	e03a      	b.n	8006932 <UART_SetConfig+0x266>
 80068bc:	2308      	movs	r3, #8
 80068be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068c2:	e036      	b.n	8006932 <UART_SetConfig+0x266>
 80068c4:	2310      	movs	r3, #16
 80068c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ca:	e032      	b.n	8006932 <UART_SetConfig+0x266>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a30      	ldr	r2, [pc, #192]	@ (8006994 <UART_SetConfig+0x2c8>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d12a      	bne.n	800692c <UART_SetConfig+0x260>
 80068d6:	4b31      	ldr	r3, [pc, #196]	@ (800699c <UART_SetConfig+0x2d0>)
 80068d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80068e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068e4:	d01a      	beq.n	800691c <UART_SetConfig+0x250>
 80068e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068ea:	d81b      	bhi.n	8006924 <UART_SetConfig+0x258>
 80068ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068f0:	d00c      	beq.n	800690c <UART_SetConfig+0x240>
 80068f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068f6:	d815      	bhi.n	8006924 <UART_SetConfig+0x258>
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <UART_SetConfig+0x238>
 80068fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006900:	d008      	beq.n	8006914 <UART_SetConfig+0x248>
 8006902:	e00f      	b.n	8006924 <UART_SetConfig+0x258>
 8006904:	2300      	movs	r3, #0
 8006906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800690a:	e012      	b.n	8006932 <UART_SetConfig+0x266>
 800690c:	2302      	movs	r3, #2
 800690e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006912:	e00e      	b.n	8006932 <UART_SetConfig+0x266>
 8006914:	2304      	movs	r3, #4
 8006916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800691a:	e00a      	b.n	8006932 <UART_SetConfig+0x266>
 800691c:	2308      	movs	r3, #8
 800691e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006922:	e006      	b.n	8006932 <UART_SetConfig+0x266>
 8006924:	2310      	movs	r3, #16
 8006926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800692a:	e002      	b.n	8006932 <UART_SetConfig+0x266>
 800692c:	2310      	movs	r3, #16
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a17      	ldr	r2, [pc, #92]	@ (8006994 <UART_SetConfig+0x2c8>)
 8006938:	4293      	cmp	r3, r2
 800693a:	f040 808b 	bne.w	8006a54 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800693e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006942:	2b08      	cmp	r3, #8
 8006944:	d834      	bhi.n	80069b0 <UART_SetConfig+0x2e4>
 8006946:	a201      	add	r2, pc, #4	@ (adr r2, 800694c <UART_SetConfig+0x280>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	08006971 	.word	0x08006971
 8006950:	080069b1 	.word	0x080069b1
 8006954:	08006979 	.word	0x08006979
 8006958:	080069b1 	.word	0x080069b1
 800695c:	0800697f 	.word	0x0800697f
 8006960:	080069b1 	.word	0x080069b1
 8006964:	080069b1 	.word	0x080069b1
 8006968:	080069b1 	.word	0x080069b1
 800696c:	08006987 	.word	0x08006987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006970:	f7fe fd40 	bl	80053f4 <HAL_RCC_GetPCLK1Freq>
 8006974:	61f8      	str	r0, [r7, #28]
        break;
 8006976:	e021      	b.n	80069bc <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006978:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <UART_SetConfig+0x2e0>)
 800697a:	61fb      	str	r3, [r7, #28]
        break;
 800697c:	e01e      	b.n	80069bc <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800697e:	f7fe fca1 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 8006982:	61f8      	str	r0, [r7, #28]
        break;
 8006984:	e01a      	b.n	80069bc <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800698a:	61fb      	str	r3, [r7, #28]
        break;
 800698c:	e016      	b.n	80069bc <UART_SetConfig+0x2f0>
 800698e:	bf00      	nop
 8006990:	efff69f3 	.word	0xefff69f3
 8006994:	40008000 	.word	0x40008000
 8006998:	40013800 	.word	0x40013800
 800699c:	40021000 	.word	0x40021000
 80069a0:	40004400 	.word	0x40004400
 80069a4:	40004800 	.word	0x40004800
 80069a8:	40004c00 	.word	0x40004c00
 80069ac:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80069b0:	2300      	movs	r3, #0
 80069b2:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80069ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f000 80fa 	beq.w	8006bb8 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	4613      	mov	r3, r2
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	4413      	add	r3, r2
 80069ce:	69fa      	ldr	r2, [r7, #28]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d305      	bcc.n	80069e0 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069da:	69fa      	ldr	r2, [r7, #28]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d903      	bls.n	80069e8 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80069e6:	e0e7      	b.n	8006bb8 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	2200      	movs	r2, #0
 80069ec:	461c      	mov	r4, r3
 80069ee:	4615      	mov	r5, r2
 80069f0:	f04f 0200 	mov.w	r2, #0
 80069f4:	f04f 0300 	mov.w	r3, #0
 80069f8:	022b      	lsls	r3, r5, #8
 80069fa:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80069fe:	0222      	lsls	r2, r4, #8
 8006a00:	68f9      	ldr	r1, [r7, #12]
 8006a02:	6849      	ldr	r1, [r1, #4]
 8006a04:	0849      	lsrs	r1, r1, #1
 8006a06:	2000      	movs	r0, #0
 8006a08:	4688      	mov	r8, r1
 8006a0a:	4681      	mov	r9, r0
 8006a0c:	eb12 0a08 	adds.w	sl, r2, r8
 8006a10:	eb43 0b09 	adc.w	fp, r3, r9
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	603b      	str	r3, [r7, #0]
 8006a1c:	607a      	str	r2, [r7, #4]
 8006a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a22:	4650      	mov	r0, sl
 8006a24:	4659      	mov	r1, fp
 8006a26:	f7fa f937 	bl	8000c98 <__aeabi_uldivmod>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4613      	mov	r3, r2
 8006a30:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a38:	d308      	bcc.n	8006a4c <UART_SetConfig+0x380>
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a40:	d204      	bcs.n	8006a4c <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69ba      	ldr	r2, [r7, #24]
 8006a48:	60da      	str	r2, [r3, #12]
 8006a4a:	e0b5      	b.n	8006bb8 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006a52:	e0b1      	b.n	8006bb8 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	69db      	ldr	r3, [r3, #28]
 8006a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a5c:	d15d      	bne.n	8006b1a <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8006a5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a62:	2b08      	cmp	r3, #8
 8006a64:	d827      	bhi.n	8006ab6 <UART_SetConfig+0x3ea>
 8006a66:	a201      	add	r2, pc, #4	@ (adr r2, 8006a6c <UART_SetConfig+0x3a0>)
 8006a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a6c:	08006a91 	.word	0x08006a91
 8006a70:	08006a99 	.word	0x08006a99
 8006a74:	08006aa1 	.word	0x08006aa1
 8006a78:	08006ab7 	.word	0x08006ab7
 8006a7c:	08006aa7 	.word	0x08006aa7
 8006a80:	08006ab7 	.word	0x08006ab7
 8006a84:	08006ab7 	.word	0x08006ab7
 8006a88:	08006ab7 	.word	0x08006ab7
 8006a8c:	08006aaf 	.word	0x08006aaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a90:	f7fe fcb0 	bl	80053f4 <HAL_RCC_GetPCLK1Freq>
 8006a94:	61f8      	str	r0, [r7, #28]
        break;
 8006a96:	e014      	b.n	8006ac2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a98:	f7fe fcc2 	bl	8005420 <HAL_RCC_GetPCLK2Freq>
 8006a9c:	61f8      	str	r0, [r7, #28]
        break;
 8006a9e:	e010      	b.n	8006ac2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006aa0:	4b4c      	ldr	r3, [pc, #304]	@ (8006bd4 <UART_SetConfig+0x508>)
 8006aa2:	61fb      	str	r3, [r7, #28]
        break;
 8006aa4:	e00d      	b.n	8006ac2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aa6:	f7fe fc0d 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 8006aaa:	61f8      	str	r0, [r7, #28]
        break;
 8006aac:	e009      	b.n	8006ac2 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ab2:	61fb      	str	r3, [r7, #28]
        break;
 8006ab4:	e005      	b.n	8006ac2 <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006ac0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d077      	beq.n	8006bb8 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	005a      	lsls	r2, r3, #1
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	085b      	lsrs	r3, r3, #1
 8006ad2:	441a      	add	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006adc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	2b0f      	cmp	r3, #15
 8006ae2:	d916      	bls.n	8006b12 <UART_SetConfig+0x446>
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006aea:	d212      	bcs.n	8006b12 <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	f023 030f 	bic.w	r3, r3, #15
 8006af4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	085b      	lsrs	r3, r3, #1
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	8afb      	ldrh	r3, [r7, #22]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	8afa      	ldrh	r2, [r7, #22]
 8006b0e:	60da      	str	r2, [r3, #12]
 8006b10:	e052      	b.n	8006bb8 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006b18:	e04e      	b.n	8006bb8 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b1e:	2b08      	cmp	r3, #8
 8006b20:	d827      	bhi.n	8006b72 <UART_SetConfig+0x4a6>
 8006b22:	a201      	add	r2, pc, #4	@ (adr r2, 8006b28 <UART_SetConfig+0x45c>)
 8006b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b28:	08006b4d 	.word	0x08006b4d
 8006b2c:	08006b55 	.word	0x08006b55
 8006b30:	08006b5d 	.word	0x08006b5d
 8006b34:	08006b73 	.word	0x08006b73
 8006b38:	08006b63 	.word	0x08006b63
 8006b3c:	08006b73 	.word	0x08006b73
 8006b40:	08006b73 	.word	0x08006b73
 8006b44:	08006b73 	.word	0x08006b73
 8006b48:	08006b6b 	.word	0x08006b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b4c:	f7fe fc52 	bl	80053f4 <HAL_RCC_GetPCLK1Freq>
 8006b50:	61f8      	str	r0, [r7, #28]
        break;
 8006b52:	e014      	b.n	8006b7e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b54:	f7fe fc64 	bl	8005420 <HAL_RCC_GetPCLK2Freq>
 8006b58:	61f8      	str	r0, [r7, #28]
        break;
 8006b5a:	e010      	b.n	8006b7e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd4 <UART_SetConfig+0x508>)
 8006b5e:	61fb      	str	r3, [r7, #28]
        break;
 8006b60:	e00d      	b.n	8006b7e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b62:	f7fe fbaf 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 8006b66:	61f8      	str	r0, [r7, #28]
        break;
 8006b68:	e009      	b.n	8006b7e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b6e:	61fb      	str	r3, [r7, #28]
        break;
 8006b70:	e005      	b.n	8006b7e <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b7c:	bf00      	nop
    }

    if (pclk != 0U)
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d019      	beq.n	8006bb8 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	085a      	lsrs	r2, r3, #1
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	441a      	add	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b96:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	2b0f      	cmp	r3, #15
 8006b9c:	d909      	bls.n	8006bb2 <UART_SetConfig+0x4e6>
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ba4:	d205      	bcs.n	8006bb2 <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	60da      	str	r2, [r3, #12]
 8006bb0:	e002      	b.n	8006bb8 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006bc4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3728      	adds	r7, #40	@ 0x28
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bd2:	bf00      	nop
 8006bd4:	00f42400 	.word	0x00f42400

08006bd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be4:	f003 0308 	and.w	r3, r3, #8
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	430a      	orrs	r2, r1
 8006c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	f003 0302 	and.w	r3, r3, #2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00a      	beq.n	8006c46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	430a      	orrs	r2, r1
 8006c44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6c:	f003 0310 	and.w	r3, r3, #16
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	430a      	orrs	r2, r1
 8006c88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8e:	f003 0320 	and.w	r3, r3, #32
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	430a      	orrs	r2, r1
 8006caa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d01a      	beq.n	8006cee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cd6:	d10a      	bne.n	8006cee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	430a      	orrs	r2, r1
 8006cec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00a      	beq.n	8006d10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	430a      	orrs	r2, r1
 8006d0e:	605a      	str	r2, [r3, #4]
  }
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b098      	sub	sp, #96	@ 0x60
 8006d20:	af02      	add	r7, sp, #8
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d2c:	f7fb fc66 	bl	80025fc <HAL_GetTick>
 8006d30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0308 	and.w	r3, r3, #8
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d12e      	bne.n	8006d9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f88c 	bl	8006e6c <UART_WaitOnFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d021      	beq.n	8006d9e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d62:	e853 3f00 	ldrex	r3, [r3]
 8006d66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	461a      	mov	r2, r3
 8006d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d7a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d80:	e841 2300 	strex	r3, r2, [r1]
 8006d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d1e6      	bne.n	8006d5a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2220      	movs	r2, #32
 8006d90:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e062      	b.n	8006e64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0304 	and.w	r3, r3, #4
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	d149      	bne.n	8006e40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006db4:	2200      	movs	r2, #0
 8006db6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 f856 	bl	8006e6c <UART_WaitOnFlagUntilTimeout>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d03c      	beq.n	8006e40 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dce:	e853 3f00 	ldrex	r3, [r3]
 8006dd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	461a      	mov	r2, r3
 8006de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006de4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006de6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dec:	e841 2300 	strex	r3, r2, [r1]
 8006df0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1e6      	bne.n	8006dc6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	e853 3f00 	ldrex	r3, [r3]
 8006e06:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f023 0301 	bic.w	r3, r3, #1
 8006e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3308      	adds	r3, #8
 8006e16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e18:	61fa      	str	r2, [r7, #28]
 8006e1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1c:	69b9      	ldr	r1, [r7, #24]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	e841 2300 	strex	r3, r2, [r1]
 8006e24:	617b      	str	r3, [r7, #20]
   return(result);
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1e5      	bne.n	8006df8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2220      	movs	r2, #32
 8006e30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e011      	b.n	8006e64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2220      	movs	r2, #32
 8006e44:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3758      	adds	r7, #88	@ 0x58
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	603b      	str	r3, [r7, #0]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e7c:	e04f      	b.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e84:	d04b      	beq.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e86:	f7fb fbb9 	bl	80025fc <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	69ba      	ldr	r2, [r7, #24]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d302      	bcc.n	8006e9c <UART_WaitOnFlagUntilTimeout+0x30>
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d101      	bne.n	8006ea0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e04e      	b.n	8006f3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0304 	and.w	r3, r3, #4
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d037      	beq.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2b80      	cmp	r3, #128	@ 0x80
 8006eb2:	d034      	beq.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	2b40      	cmp	r3, #64	@ 0x40
 8006eb8:	d031      	beq.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	69db      	ldr	r3, [r3, #28]
 8006ec0:	f003 0308 	and.w	r3, r3, #8
 8006ec4:	2b08      	cmp	r3, #8
 8006ec6:	d110      	bne.n	8006eea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2208      	movs	r2, #8
 8006ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 f8ff 	bl	80070d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2208      	movs	r2, #8
 8006eda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e029      	b.n	8006f3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ef4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ef8:	d111      	bne.n	8006f1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f000 f8e5 	bl	80070d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e00f      	b.n	8006f3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	69da      	ldr	r2, [r3, #28]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4013      	ands	r3, r2
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	bf0c      	ite	eq
 8006f2e:	2301      	moveq	r3, #1
 8006f30:	2300      	movne	r3, #0
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	461a      	mov	r2, r3
 8006f36:	79fb      	ldrb	r3, [r7, #7]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d0a0      	beq.n	8006e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
	...

08006f48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b097      	sub	sp, #92	@ 0x5c
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	68ba      	ldr	r2, [r7, #8]
 8006f5a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	88fa      	ldrh	r2, [r7, #6]
 8006f60:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	88fa      	ldrh	r2, [r7, #6]
 8006f68:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f7a:	d10e      	bne.n	8006f9a <UART_Start_Receive_IT+0x52>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d105      	bne.n	8006f90 <UART_Start_Receive_IT+0x48>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006f8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f8e:	e02d      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006f98:	e028      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10d      	bne.n	8006fbe <UART_Start_Receive_IT+0x76>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d104      	bne.n	8006fb4 <UART_Start_Receive_IT+0x6c>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	22ff      	movs	r2, #255	@ 0xff
 8006fae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fb2:	e01b      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	227f      	movs	r2, #127	@ 0x7f
 8006fb8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fbc:	e016      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fc6:	d10d      	bne.n	8006fe4 <UART_Start_Receive_IT+0x9c>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d104      	bne.n	8006fda <UART_Start_Receive_IT+0x92>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	227f      	movs	r2, #127	@ 0x7f
 8006fd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fd8:	e008      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	223f      	movs	r2, #63	@ 0x3f
 8006fde:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006fe2:	e003      	b.n	8006fec <UART_Start_Receive_IT+0xa4>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2222      	movs	r2, #34	@ 0x22
 8006ff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	3308      	adds	r3, #8
 8007002:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007006:	e853 3f00 	ldrex	r3, [r3]
 800700a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800700c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800700e:	f043 0301 	orr.w	r3, r3, #1
 8007012:	657b      	str	r3, [r7, #84]	@ 0x54
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3308      	adds	r3, #8
 800701a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800701c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800701e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007020:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007024:	e841 2300 	strex	r3, r2, [r1]
 8007028:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800702a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1e5      	bne.n	8006ffc <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007038:	d107      	bne.n	800704a <UART_Start_Receive_IT+0x102>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d103      	bne.n	800704a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4a21      	ldr	r2, [pc, #132]	@ (80070cc <UART_Start_Receive_IT+0x184>)
 8007046:	669a      	str	r2, [r3, #104]	@ 0x68
 8007048:	e002      	b.n	8007050 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4a20      	ldr	r2, [pc, #128]	@ (80070d0 <UART_Start_Receive_IT+0x188>)
 800704e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d019      	beq.n	800708c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007060:	e853 3f00 	ldrex	r3, [r3]
 8007064:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800706c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	461a      	mov	r2, r3
 8007074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007076:	637b      	str	r3, [r7, #52]	@ 0x34
 8007078:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800707c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800707e:	e841 2300 	strex	r3, r2, [r1]
 8007082:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1e6      	bne.n	8007058 <UART_Start_Receive_IT+0x110>
 800708a:	e018      	b.n	80070be <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	e853 3f00 	ldrex	r3, [r3]
 8007098:	613b      	str	r3, [r7, #16]
   return(result);
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f043 0320 	orr.w	r3, r3, #32
 80070a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070aa:	623b      	str	r3, [r7, #32]
 80070ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ae:	69f9      	ldr	r1, [r7, #28]
 80070b0:	6a3a      	ldr	r2, [r7, #32]
 80070b2:	e841 2300 	strex	r3, r2, [r1]
 80070b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1e6      	bne.n	800708c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	375c      	adds	r7, #92	@ 0x5c
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr
 80070cc:	08007359 	.word	0x08007359
 80070d0:	0800719d 	.word	0x0800719d

080070d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b095      	sub	sp, #84	@ 0x54
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070e4:	e853 3f00 	ldrex	r3, [r3]
 80070e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80070fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007100:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007102:	e841 2300 	strex	r3, r2, [r1]
 8007106:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e6      	bne.n	80070dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	e853 3f00 	ldrex	r3, [r3]
 800711c:	61fb      	str	r3, [r7, #28]
   return(result);
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	f023 0301 	bic.w	r3, r3, #1
 8007124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3308      	adds	r3, #8
 800712c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800712e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007130:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007134:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800713c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1e5      	bne.n	800710e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007146:	2b01      	cmp	r3, #1
 8007148:	d118      	bne.n	800717c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	e853 3f00 	ldrex	r3, [r3]
 8007156:	60bb      	str	r3, [r7, #8]
   return(result);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f023 0310 	bic.w	r3, r3, #16
 800715e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007168:	61bb      	str	r3, [r7, #24]
 800716a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	6979      	ldr	r1, [r7, #20]
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	613b      	str	r3, [r7, #16]
   return(result);
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e6      	bne.n	800714a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007190:	bf00      	nop
 8007192:	3754      	adds	r7, #84	@ 0x54
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b09c      	sub	sp, #112	@ 0x70
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071b4:	2b22      	cmp	r3, #34	@ 0x22
 80071b6:	f040 80be 	bne.w	8007336 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80071c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80071c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80071c8:	b2d9      	uxtb	r1, r3
 80071ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80071ce:	b2da      	uxtb	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d4:	400a      	ands	r2, r1
 80071d6:	b2d2      	uxtb	r2, r2
 80071d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071de:	1c5a      	adds	r2, r3, #1
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	3b01      	subs	r3, #1
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f040 80a3 	bne.w	800734a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800720c:	e853 3f00 	ldrex	r3, [r3]
 8007210:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	461a      	mov	r2, r3
 8007220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007222:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007224:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007226:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007228:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800722a:	e841 2300 	strex	r3, r2, [r1]
 800722e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007230:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1e6      	bne.n	8007204 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3308      	adds	r3, #8
 800723c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007240:	e853 3f00 	ldrex	r3, [r3]
 8007244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007248:	f023 0301 	bic.w	r3, r3, #1
 800724c:	667b      	str	r3, [r7, #100]	@ 0x64
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	3308      	adds	r3, #8
 8007254:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007256:	647a      	str	r2, [r7, #68]	@ 0x44
 8007258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800725c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e5      	bne.n	8007236 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2220      	movs	r2, #32
 800726e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a34      	ldr	r2, [pc, #208]	@ (8007354 <UART_RxISR_8BIT+0x1b8>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d01f      	beq.n	80072c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d018      	beq.n	80072c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729e:	e853 3f00 	ldrex	r3, [r3]
 80072a2:	623b      	str	r3, [r7, #32]
   return(result);
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80072b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e6      	bne.n	8007296 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d12e      	bne.n	800732e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	e853 3f00 	ldrex	r3, [r3]
 80072e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f023 0310 	bic.w	r3, r3, #16
 80072ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	461a      	mov	r2, r3
 80072f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072f4:	61fb      	str	r3, [r7, #28]
 80072f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	69b9      	ldr	r1, [r7, #24]
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	e841 2300 	strex	r3, r2, [r1]
 8007300:	617b      	str	r3, [r7, #20]
   return(result);
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1e6      	bne.n	80072d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	69db      	ldr	r3, [r3, #28]
 800730e:	f003 0310 	and.w	r3, r3, #16
 8007312:	2b10      	cmp	r3, #16
 8007314:	d103      	bne.n	800731e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2210      	movs	r2, #16
 800731c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7fa fd3a 	bl	8001da0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800732c:	e00d      	b.n	800734a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff f9c1 	bl	80066b6 <HAL_UART_RxCpltCallback>
}
 8007334:	e009      	b.n	800734a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	8b1b      	ldrh	r3, [r3, #24]
 800733c:	b29a      	uxth	r2, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0208 	orr.w	r2, r2, #8
 8007346:	b292      	uxth	r2, r2
 8007348:	831a      	strh	r2, [r3, #24]
}
 800734a:	bf00      	nop
 800734c:	3770      	adds	r7, #112	@ 0x70
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	40008000 	.word	0x40008000

08007358 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b09c      	sub	sp, #112	@ 0x70
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007366:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007370:	2b22      	cmp	r3, #34	@ 0x22
 8007372:	f040 80be 	bne.w	80074f2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800737c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007384:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007386:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800738a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800738e:	4013      	ands	r3, r2
 8007390:	b29a      	uxth	r2, r3
 8007392:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007394:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739a:	1c9a      	adds	r2, r3, #2
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	3b01      	subs	r3, #1
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f040 80a3 	bne.w	8007506 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073c8:	e853 3f00 	ldrex	r3, [r3]
 80073cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80073ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	461a      	mov	r2, r3
 80073dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073de:	657b      	str	r3, [r7, #84]	@ 0x54
 80073e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80073ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e6      	bne.n	80073c0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3308      	adds	r3, #8
 80073f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	f023 0301 	bic.w	r3, r3, #1
 8007408:	663b      	str	r3, [r7, #96]	@ 0x60
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	3308      	adds	r3, #8
 8007410:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007412:	643a      	str	r2, [r7, #64]	@ 0x40
 8007414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007418:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800741a:	e841 2300 	strex	r3, r2, [r1]
 800741e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1e5      	bne.n	80073f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2220      	movs	r2, #32
 800742a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a34      	ldr	r2, [pc, #208]	@ (8007510 <UART_RxISR_16BIT+0x1b8>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d01f      	beq.n	8007484 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800744e:	2b00      	cmp	r3, #0
 8007450:	d018      	beq.n	8007484 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	e853 3f00 	ldrex	r3, [r3]
 800745e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007466:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	461a      	mov	r2, r3
 800746e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007472:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007474:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007478:	e841 2300 	strex	r3, r2, [r1]
 800747c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800747e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1e6      	bne.n	8007452 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007488:	2b01      	cmp	r3, #1
 800748a:	d12e      	bne.n	80074ea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	e853 3f00 	ldrex	r3, [r3]
 800749e:	60bb      	str	r3, [r7, #8]
   return(result);
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	f023 0310 	bic.w	r3, r3, #16
 80074a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	461a      	mov	r2, r3
 80074ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074b0:	61bb      	str	r3, [r7, #24]
 80074b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	6979      	ldr	r1, [r7, #20]
 80074b6:	69ba      	ldr	r2, [r7, #24]
 80074b8:	e841 2300 	strex	r3, r2, [r1]
 80074bc:	613b      	str	r3, [r7, #16]
   return(result);
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e6      	bne.n	8007492 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	f003 0310 	and.w	r3, r3, #16
 80074ce:	2b10      	cmp	r3, #16
 80074d0:	d103      	bne.n	80074da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	2210      	movs	r2, #16
 80074d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80074e0:	4619      	mov	r1, r3
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fa fc5c 	bl	8001da0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80074e8:	e00d      	b.n	8007506 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff f8e3 	bl	80066b6 <HAL_UART_RxCpltCallback>
}
 80074f0:	e009      	b.n	8007506 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	8b1b      	ldrh	r3, [r3, #24]
 80074f8:	b29a      	uxth	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0208 	orr.w	r2, r2, #8
 8007502:	b292      	uxth	r2, r2
 8007504:	831a      	strh	r2, [r3, #24]
}
 8007506:	bf00      	nop
 8007508:	3770      	adds	r7, #112	@ 0x70
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	40008000 	.word	0x40008000

08007514 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08c      	sub	sp, #48	@ 0x30
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800752e:	2b20      	cmp	r3, #32
 8007530:	d13b      	bne.n	80075aa <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d002      	beq.n	800753e <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8007538:	88fb      	ldrh	r3, [r7, #6]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d101      	bne.n	8007542 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e034      	b.n	80075ac <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2201      	movs	r2, #1
 8007546:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800754e:	88fb      	ldrh	r3, [r7, #6]
 8007550:	461a      	mov	r2, r3
 8007552:	68b9      	ldr	r1, [r7, #8]
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f7ff fcf7 	bl	8006f48 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755e:	2b01      	cmp	r3, #1
 8007560:	d11d      	bne.n	800759e <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2210      	movs	r2, #16
 8007568:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	e853 3f00 	ldrex	r3, [r3]
 8007576:	617b      	str	r3, [r7, #20]
   return(result);
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f043 0310 	orr.w	r3, r3, #16
 800757e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	461a      	mov	r2, r3
 8007586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007588:	627b      	str	r3, [r7, #36]	@ 0x24
 800758a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758c:	6a39      	ldr	r1, [r7, #32]
 800758e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007590:	e841 2300 	strex	r3, r2, [r1]
 8007594:	61fb      	str	r3, [r7, #28]
   return(result);
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e6      	bne.n	800756a <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800759c:	e002      	b.n	80075a4 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80075a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075a8:	e000      	b.n	80075ac <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 80075aa:	2302      	movs	r3, #2
  }
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3730      	adds	r7, #48	@ 0x30
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <__cvt>:
 80075b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075b8:	ec57 6b10 	vmov	r6, r7, d0
 80075bc:	2f00      	cmp	r7, #0
 80075be:	460c      	mov	r4, r1
 80075c0:	4619      	mov	r1, r3
 80075c2:	463b      	mov	r3, r7
 80075c4:	bfbb      	ittet	lt
 80075c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80075ca:	461f      	movlt	r7, r3
 80075cc:	2300      	movge	r3, #0
 80075ce:	232d      	movlt	r3, #45	@ 0x2d
 80075d0:	700b      	strb	r3, [r1, #0]
 80075d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80075d8:	4691      	mov	r9, r2
 80075da:	f023 0820 	bic.w	r8, r3, #32
 80075de:	bfbc      	itt	lt
 80075e0:	4632      	movlt	r2, r6
 80075e2:	4616      	movlt	r6, r2
 80075e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80075e8:	d005      	beq.n	80075f6 <__cvt+0x42>
 80075ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80075ee:	d100      	bne.n	80075f2 <__cvt+0x3e>
 80075f0:	3401      	adds	r4, #1
 80075f2:	2102      	movs	r1, #2
 80075f4:	e000      	b.n	80075f8 <__cvt+0x44>
 80075f6:	2103      	movs	r1, #3
 80075f8:	ab03      	add	r3, sp, #12
 80075fa:	9301      	str	r3, [sp, #4]
 80075fc:	ab02      	add	r3, sp, #8
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	ec47 6b10 	vmov	d0, r6, r7
 8007604:	4653      	mov	r3, sl
 8007606:	4622      	mov	r2, r4
 8007608:	f001 f882 	bl	8008710 <_dtoa_r>
 800760c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007610:	4605      	mov	r5, r0
 8007612:	d119      	bne.n	8007648 <__cvt+0x94>
 8007614:	f019 0f01 	tst.w	r9, #1
 8007618:	d00e      	beq.n	8007638 <__cvt+0x84>
 800761a:	eb00 0904 	add.w	r9, r0, r4
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	4630      	mov	r0, r6
 8007624:	4639      	mov	r1, r7
 8007626:	f7f9 fa57 	bl	8000ad8 <__aeabi_dcmpeq>
 800762a:	b108      	cbz	r0, 8007630 <__cvt+0x7c>
 800762c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007630:	2230      	movs	r2, #48	@ 0x30
 8007632:	9b03      	ldr	r3, [sp, #12]
 8007634:	454b      	cmp	r3, r9
 8007636:	d31e      	bcc.n	8007676 <__cvt+0xc2>
 8007638:	9b03      	ldr	r3, [sp, #12]
 800763a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800763c:	1b5b      	subs	r3, r3, r5
 800763e:	4628      	mov	r0, r5
 8007640:	6013      	str	r3, [r2, #0]
 8007642:	b004      	add	sp, #16
 8007644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800764c:	eb00 0904 	add.w	r9, r0, r4
 8007650:	d1e5      	bne.n	800761e <__cvt+0x6a>
 8007652:	7803      	ldrb	r3, [r0, #0]
 8007654:	2b30      	cmp	r3, #48	@ 0x30
 8007656:	d10a      	bne.n	800766e <__cvt+0xba>
 8007658:	2200      	movs	r2, #0
 800765a:	2300      	movs	r3, #0
 800765c:	4630      	mov	r0, r6
 800765e:	4639      	mov	r1, r7
 8007660:	f7f9 fa3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007664:	b918      	cbnz	r0, 800766e <__cvt+0xba>
 8007666:	f1c4 0401 	rsb	r4, r4, #1
 800766a:	f8ca 4000 	str.w	r4, [sl]
 800766e:	f8da 3000 	ldr.w	r3, [sl]
 8007672:	4499      	add	r9, r3
 8007674:	e7d3      	b.n	800761e <__cvt+0x6a>
 8007676:	1c59      	adds	r1, r3, #1
 8007678:	9103      	str	r1, [sp, #12]
 800767a:	701a      	strb	r2, [r3, #0]
 800767c:	e7d9      	b.n	8007632 <__cvt+0x7e>

0800767e <__exponent>:
 800767e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007680:	2900      	cmp	r1, #0
 8007682:	bfba      	itte	lt
 8007684:	4249      	neglt	r1, r1
 8007686:	232d      	movlt	r3, #45	@ 0x2d
 8007688:	232b      	movge	r3, #43	@ 0x2b
 800768a:	2909      	cmp	r1, #9
 800768c:	7002      	strb	r2, [r0, #0]
 800768e:	7043      	strb	r3, [r0, #1]
 8007690:	dd29      	ble.n	80076e6 <__exponent+0x68>
 8007692:	f10d 0307 	add.w	r3, sp, #7
 8007696:	461d      	mov	r5, r3
 8007698:	270a      	movs	r7, #10
 800769a:	461a      	mov	r2, r3
 800769c:	fbb1 f6f7 	udiv	r6, r1, r7
 80076a0:	fb07 1416 	mls	r4, r7, r6, r1
 80076a4:	3430      	adds	r4, #48	@ 0x30
 80076a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80076aa:	460c      	mov	r4, r1
 80076ac:	2c63      	cmp	r4, #99	@ 0x63
 80076ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80076b2:	4631      	mov	r1, r6
 80076b4:	dcf1      	bgt.n	800769a <__exponent+0x1c>
 80076b6:	3130      	adds	r1, #48	@ 0x30
 80076b8:	1e94      	subs	r4, r2, #2
 80076ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80076be:	1c41      	adds	r1, r0, #1
 80076c0:	4623      	mov	r3, r4
 80076c2:	42ab      	cmp	r3, r5
 80076c4:	d30a      	bcc.n	80076dc <__exponent+0x5e>
 80076c6:	f10d 0309 	add.w	r3, sp, #9
 80076ca:	1a9b      	subs	r3, r3, r2
 80076cc:	42ac      	cmp	r4, r5
 80076ce:	bf88      	it	hi
 80076d0:	2300      	movhi	r3, #0
 80076d2:	3302      	adds	r3, #2
 80076d4:	4403      	add	r3, r0
 80076d6:	1a18      	subs	r0, r3, r0
 80076d8:	b003      	add	sp, #12
 80076da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80076e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80076e4:	e7ed      	b.n	80076c2 <__exponent+0x44>
 80076e6:	2330      	movs	r3, #48	@ 0x30
 80076e8:	3130      	adds	r1, #48	@ 0x30
 80076ea:	7083      	strb	r3, [r0, #2]
 80076ec:	70c1      	strb	r1, [r0, #3]
 80076ee:	1d03      	adds	r3, r0, #4
 80076f0:	e7f1      	b.n	80076d6 <__exponent+0x58>
	...

080076f4 <_printf_float>:
 80076f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f8:	b08d      	sub	sp, #52	@ 0x34
 80076fa:	460c      	mov	r4, r1
 80076fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007700:	4616      	mov	r6, r2
 8007702:	461f      	mov	r7, r3
 8007704:	4605      	mov	r5, r0
 8007706:	f000 fefb 	bl	8008500 <_localeconv_r>
 800770a:	6803      	ldr	r3, [r0, #0]
 800770c:	9304      	str	r3, [sp, #16]
 800770e:	4618      	mov	r0, r3
 8007710:	f7f8 fdb6 	bl	8000280 <strlen>
 8007714:	2300      	movs	r3, #0
 8007716:	930a      	str	r3, [sp, #40]	@ 0x28
 8007718:	f8d8 3000 	ldr.w	r3, [r8]
 800771c:	9005      	str	r0, [sp, #20]
 800771e:	3307      	adds	r3, #7
 8007720:	f023 0307 	bic.w	r3, r3, #7
 8007724:	f103 0208 	add.w	r2, r3, #8
 8007728:	f894 a018 	ldrb.w	sl, [r4, #24]
 800772c:	f8d4 b000 	ldr.w	fp, [r4]
 8007730:	f8c8 2000 	str.w	r2, [r8]
 8007734:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007738:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800773c:	9307      	str	r3, [sp, #28]
 800773e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007742:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800774a:	4b9c      	ldr	r3, [pc, #624]	@ (80079bc <_printf_float+0x2c8>)
 800774c:	f04f 32ff 	mov.w	r2, #4294967295
 8007750:	f7f9 f9f4 	bl	8000b3c <__aeabi_dcmpun>
 8007754:	bb70      	cbnz	r0, 80077b4 <_printf_float+0xc0>
 8007756:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800775a:	4b98      	ldr	r3, [pc, #608]	@ (80079bc <_printf_float+0x2c8>)
 800775c:	f04f 32ff 	mov.w	r2, #4294967295
 8007760:	f7f9 f9ce 	bl	8000b00 <__aeabi_dcmple>
 8007764:	bb30      	cbnz	r0, 80077b4 <_printf_float+0xc0>
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	4640      	mov	r0, r8
 800776c:	4649      	mov	r1, r9
 800776e:	f7f9 f9bd 	bl	8000aec <__aeabi_dcmplt>
 8007772:	b110      	cbz	r0, 800777a <_printf_float+0x86>
 8007774:	232d      	movs	r3, #45	@ 0x2d
 8007776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800777a:	4a91      	ldr	r2, [pc, #580]	@ (80079c0 <_printf_float+0x2cc>)
 800777c:	4b91      	ldr	r3, [pc, #580]	@ (80079c4 <_printf_float+0x2d0>)
 800777e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007782:	bf8c      	ite	hi
 8007784:	4690      	movhi	r8, r2
 8007786:	4698      	movls	r8, r3
 8007788:	2303      	movs	r3, #3
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	f02b 0304 	bic.w	r3, fp, #4
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	f04f 0900 	mov.w	r9, #0
 8007796:	9700      	str	r7, [sp, #0]
 8007798:	4633      	mov	r3, r6
 800779a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800779c:	4621      	mov	r1, r4
 800779e:	4628      	mov	r0, r5
 80077a0:	f000 f9d2 	bl	8007b48 <_printf_common>
 80077a4:	3001      	adds	r0, #1
 80077a6:	f040 808d 	bne.w	80078c4 <_printf_float+0x1d0>
 80077aa:	f04f 30ff 	mov.w	r0, #4294967295
 80077ae:	b00d      	add	sp, #52	@ 0x34
 80077b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b4:	4642      	mov	r2, r8
 80077b6:	464b      	mov	r3, r9
 80077b8:	4640      	mov	r0, r8
 80077ba:	4649      	mov	r1, r9
 80077bc:	f7f9 f9be 	bl	8000b3c <__aeabi_dcmpun>
 80077c0:	b140      	cbz	r0, 80077d4 <_printf_float+0xe0>
 80077c2:	464b      	mov	r3, r9
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	bfbc      	itt	lt
 80077c8:	232d      	movlt	r3, #45	@ 0x2d
 80077ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80077ce:	4a7e      	ldr	r2, [pc, #504]	@ (80079c8 <_printf_float+0x2d4>)
 80077d0:	4b7e      	ldr	r3, [pc, #504]	@ (80079cc <_printf_float+0x2d8>)
 80077d2:	e7d4      	b.n	800777e <_printf_float+0x8a>
 80077d4:	6863      	ldr	r3, [r4, #4]
 80077d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80077da:	9206      	str	r2, [sp, #24]
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	d13b      	bne.n	8007858 <_printf_float+0x164>
 80077e0:	2306      	movs	r3, #6
 80077e2:	6063      	str	r3, [r4, #4]
 80077e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80077e8:	2300      	movs	r3, #0
 80077ea:	6022      	str	r2, [r4, #0]
 80077ec:	9303      	str	r3, [sp, #12]
 80077ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80077f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80077f4:	ab09      	add	r3, sp, #36	@ 0x24
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	6861      	ldr	r1, [r4, #4]
 80077fa:	ec49 8b10 	vmov	d0, r8, r9
 80077fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007802:	4628      	mov	r0, r5
 8007804:	f7ff fed6 	bl	80075b4 <__cvt>
 8007808:	9b06      	ldr	r3, [sp, #24]
 800780a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800780c:	2b47      	cmp	r3, #71	@ 0x47
 800780e:	4680      	mov	r8, r0
 8007810:	d129      	bne.n	8007866 <_printf_float+0x172>
 8007812:	1cc8      	adds	r0, r1, #3
 8007814:	db02      	blt.n	800781c <_printf_float+0x128>
 8007816:	6863      	ldr	r3, [r4, #4]
 8007818:	4299      	cmp	r1, r3
 800781a:	dd41      	ble.n	80078a0 <_printf_float+0x1ac>
 800781c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007820:	fa5f fa8a 	uxtb.w	sl, sl
 8007824:	3901      	subs	r1, #1
 8007826:	4652      	mov	r2, sl
 8007828:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800782c:	9109      	str	r1, [sp, #36]	@ 0x24
 800782e:	f7ff ff26 	bl	800767e <__exponent>
 8007832:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007834:	1813      	adds	r3, r2, r0
 8007836:	2a01      	cmp	r2, #1
 8007838:	4681      	mov	r9, r0
 800783a:	6123      	str	r3, [r4, #16]
 800783c:	dc02      	bgt.n	8007844 <_printf_float+0x150>
 800783e:	6822      	ldr	r2, [r4, #0]
 8007840:	07d2      	lsls	r2, r2, #31
 8007842:	d501      	bpl.n	8007848 <_printf_float+0x154>
 8007844:	3301      	adds	r3, #1
 8007846:	6123      	str	r3, [r4, #16]
 8007848:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0a2      	beq.n	8007796 <_printf_float+0xa2>
 8007850:	232d      	movs	r3, #45	@ 0x2d
 8007852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007856:	e79e      	b.n	8007796 <_printf_float+0xa2>
 8007858:	9a06      	ldr	r2, [sp, #24]
 800785a:	2a47      	cmp	r2, #71	@ 0x47
 800785c:	d1c2      	bne.n	80077e4 <_printf_float+0xf0>
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1c0      	bne.n	80077e4 <_printf_float+0xf0>
 8007862:	2301      	movs	r3, #1
 8007864:	e7bd      	b.n	80077e2 <_printf_float+0xee>
 8007866:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800786a:	d9db      	bls.n	8007824 <_printf_float+0x130>
 800786c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007870:	d118      	bne.n	80078a4 <_printf_float+0x1b0>
 8007872:	2900      	cmp	r1, #0
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	dd0b      	ble.n	8007890 <_printf_float+0x19c>
 8007878:	6121      	str	r1, [r4, #16]
 800787a:	b913      	cbnz	r3, 8007882 <_printf_float+0x18e>
 800787c:	6822      	ldr	r2, [r4, #0]
 800787e:	07d0      	lsls	r0, r2, #31
 8007880:	d502      	bpl.n	8007888 <_printf_float+0x194>
 8007882:	3301      	adds	r3, #1
 8007884:	440b      	add	r3, r1
 8007886:	6123      	str	r3, [r4, #16]
 8007888:	65a1      	str	r1, [r4, #88]	@ 0x58
 800788a:	f04f 0900 	mov.w	r9, #0
 800788e:	e7db      	b.n	8007848 <_printf_float+0x154>
 8007890:	b913      	cbnz	r3, 8007898 <_printf_float+0x1a4>
 8007892:	6822      	ldr	r2, [r4, #0]
 8007894:	07d2      	lsls	r2, r2, #31
 8007896:	d501      	bpl.n	800789c <_printf_float+0x1a8>
 8007898:	3302      	adds	r3, #2
 800789a:	e7f4      	b.n	8007886 <_printf_float+0x192>
 800789c:	2301      	movs	r3, #1
 800789e:	e7f2      	b.n	8007886 <_printf_float+0x192>
 80078a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80078a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078a6:	4299      	cmp	r1, r3
 80078a8:	db05      	blt.n	80078b6 <_printf_float+0x1c2>
 80078aa:	6823      	ldr	r3, [r4, #0]
 80078ac:	6121      	str	r1, [r4, #16]
 80078ae:	07d8      	lsls	r0, r3, #31
 80078b0:	d5ea      	bpl.n	8007888 <_printf_float+0x194>
 80078b2:	1c4b      	adds	r3, r1, #1
 80078b4:	e7e7      	b.n	8007886 <_printf_float+0x192>
 80078b6:	2900      	cmp	r1, #0
 80078b8:	bfd4      	ite	le
 80078ba:	f1c1 0202 	rsble	r2, r1, #2
 80078be:	2201      	movgt	r2, #1
 80078c0:	4413      	add	r3, r2
 80078c2:	e7e0      	b.n	8007886 <_printf_float+0x192>
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	055a      	lsls	r2, r3, #21
 80078c8:	d407      	bmi.n	80078da <_printf_float+0x1e6>
 80078ca:	6923      	ldr	r3, [r4, #16]
 80078cc:	4642      	mov	r2, r8
 80078ce:	4631      	mov	r1, r6
 80078d0:	4628      	mov	r0, r5
 80078d2:	47b8      	blx	r7
 80078d4:	3001      	adds	r0, #1
 80078d6:	d12b      	bne.n	8007930 <_printf_float+0x23c>
 80078d8:	e767      	b.n	80077aa <_printf_float+0xb6>
 80078da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80078de:	f240 80dd 	bls.w	8007a9c <_printf_float+0x3a8>
 80078e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80078e6:	2200      	movs	r2, #0
 80078e8:	2300      	movs	r3, #0
 80078ea:	f7f9 f8f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80078ee:	2800      	cmp	r0, #0
 80078f0:	d033      	beq.n	800795a <_printf_float+0x266>
 80078f2:	4a37      	ldr	r2, [pc, #220]	@ (80079d0 <_printf_float+0x2dc>)
 80078f4:	2301      	movs	r3, #1
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	47b8      	blx	r7
 80078fc:	3001      	adds	r0, #1
 80078fe:	f43f af54 	beq.w	80077aa <_printf_float+0xb6>
 8007902:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007906:	4543      	cmp	r3, r8
 8007908:	db02      	blt.n	8007910 <_printf_float+0x21c>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	07d8      	lsls	r0, r3, #31
 800790e:	d50f      	bpl.n	8007930 <_printf_float+0x23c>
 8007910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007914:	4631      	mov	r1, r6
 8007916:	4628      	mov	r0, r5
 8007918:	47b8      	blx	r7
 800791a:	3001      	adds	r0, #1
 800791c:	f43f af45 	beq.w	80077aa <_printf_float+0xb6>
 8007920:	f04f 0900 	mov.w	r9, #0
 8007924:	f108 38ff 	add.w	r8, r8, #4294967295
 8007928:	f104 0a1a 	add.w	sl, r4, #26
 800792c:	45c8      	cmp	r8, r9
 800792e:	dc09      	bgt.n	8007944 <_printf_float+0x250>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	079b      	lsls	r3, r3, #30
 8007934:	f100 8103 	bmi.w	8007b3e <_printf_float+0x44a>
 8007938:	68e0      	ldr	r0, [r4, #12]
 800793a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800793c:	4298      	cmp	r0, r3
 800793e:	bfb8      	it	lt
 8007940:	4618      	movlt	r0, r3
 8007942:	e734      	b.n	80077ae <_printf_float+0xba>
 8007944:	2301      	movs	r3, #1
 8007946:	4652      	mov	r2, sl
 8007948:	4631      	mov	r1, r6
 800794a:	4628      	mov	r0, r5
 800794c:	47b8      	blx	r7
 800794e:	3001      	adds	r0, #1
 8007950:	f43f af2b 	beq.w	80077aa <_printf_float+0xb6>
 8007954:	f109 0901 	add.w	r9, r9, #1
 8007958:	e7e8      	b.n	800792c <_printf_float+0x238>
 800795a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800795c:	2b00      	cmp	r3, #0
 800795e:	dc39      	bgt.n	80079d4 <_printf_float+0x2e0>
 8007960:	4a1b      	ldr	r2, [pc, #108]	@ (80079d0 <_printf_float+0x2dc>)
 8007962:	2301      	movs	r3, #1
 8007964:	4631      	mov	r1, r6
 8007966:	4628      	mov	r0, r5
 8007968:	47b8      	blx	r7
 800796a:	3001      	adds	r0, #1
 800796c:	f43f af1d 	beq.w	80077aa <_printf_float+0xb6>
 8007970:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007974:	ea59 0303 	orrs.w	r3, r9, r3
 8007978:	d102      	bne.n	8007980 <_printf_float+0x28c>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	07d9      	lsls	r1, r3, #31
 800797e:	d5d7      	bpl.n	8007930 <_printf_float+0x23c>
 8007980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007984:	4631      	mov	r1, r6
 8007986:	4628      	mov	r0, r5
 8007988:	47b8      	blx	r7
 800798a:	3001      	adds	r0, #1
 800798c:	f43f af0d 	beq.w	80077aa <_printf_float+0xb6>
 8007990:	f04f 0a00 	mov.w	sl, #0
 8007994:	f104 0b1a 	add.w	fp, r4, #26
 8007998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799a:	425b      	negs	r3, r3
 800799c:	4553      	cmp	r3, sl
 800799e:	dc01      	bgt.n	80079a4 <_printf_float+0x2b0>
 80079a0:	464b      	mov	r3, r9
 80079a2:	e793      	b.n	80078cc <_printf_float+0x1d8>
 80079a4:	2301      	movs	r3, #1
 80079a6:	465a      	mov	r2, fp
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	f43f aefb 	beq.w	80077aa <_printf_float+0xb6>
 80079b4:	f10a 0a01 	add.w	sl, sl, #1
 80079b8:	e7ee      	b.n	8007998 <_printf_float+0x2a4>
 80079ba:	bf00      	nop
 80079bc:	7fefffff 	.word	0x7fefffff
 80079c0:	0800be10 	.word	0x0800be10
 80079c4:	0800be0c 	.word	0x0800be0c
 80079c8:	0800be18 	.word	0x0800be18
 80079cc:	0800be14 	.word	0x0800be14
 80079d0:	0800be1c 	.word	0x0800be1c
 80079d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079da:	4553      	cmp	r3, sl
 80079dc:	bfa8      	it	ge
 80079de:	4653      	movge	r3, sl
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	4699      	mov	r9, r3
 80079e4:	dc36      	bgt.n	8007a54 <_printf_float+0x360>
 80079e6:	f04f 0b00 	mov.w	fp, #0
 80079ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079ee:	f104 021a 	add.w	r2, r4, #26
 80079f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079f4:	9306      	str	r3, [sp, #24]
 80079f6:	eba3 0309 	sub.w	r3, r3, r9
 80079fa:	455b      	cmp	r3, fp
 80079fc:	dc31      	bgt.n	8007a62 <_printf_float+0x36e>
 80079fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a00:	459a      	cmp	sl, r3
 8007a02:	dc3a      	bgt.n	8007a7a <_printf_float+0x386>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	07da      	lsls	r2, r3, #31
 8007a08:	d437      	bmi.n	8007a7a <_printf_float+0x386>
 8007a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a0c:	ebaa 0903 	sub.w	r9, sl, r3
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	ebaa 0303 	sub.w	r3, sl, r3
 8007a16:	4599      	cmp	r9, r3
 8007a18:	bfa8      	it	ge
 8007a1a:	4699      	movge	r9, r3
 8007a1c:	f1b9 0f00 	cmp.w	r9, #0
 8007a20:	dc33      	bgt.n	8007a8a <_printf_float+0x396>
 8007a22:	f04f 0800 	mov.w	r8, #0
 8007a26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a2a:	f104 0b1a 	add.w	fp, r4, #26
 8007a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a30:	ebaa 0303 	sub.w	r3, sl, r3
 8007a34:	eba3 0309 	sub.w	r3, r3, r9
 8007a38:	4543      	cmp	r3, r8
 8007a3a:	f77f af79 	ble.w	8007930 <_printf_float+0x23c>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	465a      	mov	r2, fp
 8007a42:	4631      	mov	r1, r6
 8007a44:	4628      	mov	r0, r5
 8007a46:	47b8      	blx	r7
 8007a48:	3001      	adds	r0, #1
 8007a4a:	f43f aeae 	beq.w	80077aa <_printf_float+0xb6>
 8007a4e:	f108 0801 	add.w	r8, r8, #1
 8007a52:	e7ec      	b.n	8007a2e <_printf_float+0x33a>
 8007a54:	4642      	mov	r2, r8
 8007a56:	4631      	mov	r1, r6
 8007a58:	4628      	mov	r0, r5
 8007a5a:	47b8      	blx	r7
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	d1c2      	bne.n	80079e6 <_printf_float+0x2f2>
 8007a60:	e6a3      	b.n	80077aa <_printf_float+0xb6>
 8007a62:	2301      	movs	r3, #1
 8007a64:	4631      	mov	r1, r6
 8007a66:	4628      	mov	r0, r5
 8007a68:	9206      	str	r2, [sp, #24]
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f ae9c 	beq.w	80077aa <_printf_float+0xb6>
 8007a72:	9a06      	ldr	r2, [sp, #24]
 8007a74:	f10b 0b01 	add.w	fp, fp, #1
 8007a78:	e7bb      	b.n	80079f2 <_printf_float+0x2fe>
 8007a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a7e:	4631      	mov	r1, r6
 8007a80:	4628      	mov	r0, r5
 8007a82:	47b8      	blx	r7
 8007a84:	3001      	adds	r0, #1
 8007a86:	d1c0      	bne.n	8007a0a <_printf_float+0x316>
 8007a88:	e68f      	b.n	80077aa <_printf_float+0xb6>
 8007a8a:	9a06      	ldr	r2, [sp, #24]
 8007a8c:	464b      	mov	r3, r9
 8007a8e:	4442      	add	r2, r8
 8007a90:	4631      	mov	r1, r6
 8007a92:	4628      	mov	r0, r5
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	d1c3      	bne.n	8007a22 <_printf_float+0x32e>
 8007a9a:	e686      	b.n	80077aa <_printf_float+0xb6>
 8007a9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007aa0:	f1ba 0f01 	cmp.w	sl, #1
 8007aa4:	dc01      	bgt.n	8007aaa <_printf_float+0x3b6>
 8007aa6:	07db      	lsls	r3, r3, #31
 8007aa8:	d536      	bpl.n	8007b18 <_printf_float+0x424>
 8007aaa:	2301      	movs	r3, #1
 8007aac:	4642      	mov	r2, r8
 8007aae:	4631      	mov	r1, r6
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	47b8      	blx	r7
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	f43f ae78 	beq.w	80077aa <_printf_float+0xb6>
 8007aba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007abe:	4631      	mov	r1, r6
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	47b8      	blx	r7
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	f43f ae70 	beq.w	80077aa <_printf_float+0xb6>
 8007aca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ace:	2200      	movs	r2, #0
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ad6:	f7f8 ffff 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ada:	b9c0      	cbnz	r0, 8007b0e <_printf_float+0x41a>
 8007adc:	4653      	mov	r3, sl
 8007ade:	f108 0201 	add.w	r2, r8, #1
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	47b8      	blx	r7
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d10c      	bne.n	8007b06 <_printf_float+0x412>
 8007aec:	e65d      	b.n	80077aa <_printf_float+0xb6>
 8007aee:	2301      	movs	r3, #1
 8007af0:	465a      	mov	r2, fp
 8007af2:	4631      	mov	r1, r6
 8007af4:	4628      	mov	r0, r5
 8007af6:	47b8      	blx	r7
 8007af8:	3001      	adds	r0, #1
 8007afa:	f43f ae56 	beq.w	80077aa <_printf_float+0xb6>
 8007afe:	f108 0801 	add.w	r8, r8, #1
 8007b02:	45d0      	cmp	r8, sl
 8007b04:	dbf3      	blt.n	8007aee <_printf_float+0x3fa>
 8007b06:	464b      	mov	r3, r9
 8007b08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007b0c:	e6df      	b.n	80078ce <_printf_float+0x1da>
 8007b0e:	f04f 0800 	mov.w	r8, #0
 8007b12:	f104 0b1a 	add.w	fp, r4, #26
 8007b16:	e7f4      	b.n	8007b02 <_printf_float+0x40e>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	4642      	mov	r2, r8
 8007b1c:	e7e1      	b.n	8007ae2 <_printf_float+0x3ee>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	464a      	mov	r2, r9
 8007b22:	4631      	mov	r1, r6
 8007b24:	4628      	mov	r0, r5
 8007b26:	47b8      	blx	r7
 8007b28:	3001      	adds	r0, #1
 8007b2a:	f43f ae3e 	beq.w	80077aa <_printf_float+0xb6>
 8007b2e:	f108 0801 	add.w	r8, r8, #1
 8007b32:	68e3      	ldr	r3, [r4, #12]
 8007b34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b36:	1a5b      	subs	r3, r3, r1
 8007b38:	4543      	cmp	r3, r8
 8007b3a:	dcf0      	bgt.n	8007b1e <_printf_float+0x42a>
 8007b3c:	e6fc      	b.n	8007938 <_printf_float+0x244>
 8007b3e:	f04f 0800 	mov.w	r8, #0
 8007b42:	f104 0919 	add.w	r9, r4, #25
 8007b46:	e7f4      	b.n	8007b32 <_printf_float+0x43e>

08007b48 <_printf_common>:
 8007b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4c:	4616      	mov	r6, r2
 8007b4e:	4698      	mov	r8, r3
 8007b50:	688a      	ldr	r2, [r1, #8]
 8007b52:	690b      	ldr	r3, [r1, #16]
 8007b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	bfb8      	it	lt
 8007b5c:	4613      	movlt	r3, r2
 8007b5e:	6033      	str	r3, [r6, #0]
 8007b60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b64:	4607      	mov	r7, r0
 8007b66:	460c      	mov	r4, r1
 8007b68:	b10a      	cbz	r2, 8007b6e <_printf_common+0x26>
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	6033      	str	r3, [r6, #0]
 8007b6e:	6823      	ldr	r3, [r4, #0]
 8007b70:	0699      	lsls	r1, r3, #26
 8007b72:	bf42      	ittt	mi
 8007b74:	6833      	ldrmi	r3, [r6, #0]
 8007b76:	3302      	addmi	r3, #2
 8007b78:	6033      	strmi	r3, [r6, #0]
 8007b7a:	6825      	ldr	r5, [r4, #0]
 8007b7c:	f015 0506 	ands.w	r5, r5, #6
 8007b80:	d106      	bne.n	8007b90 <_printf_common+0x48>
 8007b82:	f104 0a19 	add.w	sl, r4, #25
 8007b86:	68e3      	ldr	r3, [r4, #12]
 8007b88:	6832      	ldr	r2, [r6, #0]
 8007b8a:	1a9b      	subs	r3, r3, r2
 8007b8c:	42ab      	cmp	r3, r5
 8007b8e:	dc26      	bgt.n	8007bde <_printf_common+0x96>
 8007b90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b94:	6822      	ldr	r2, [r4, #0]
 8007b96:	3b00      	subs	r3, #0
 8007b98:	bf18      	it	ne
 8007b9a:	2301      	movne	r3, #1
 8007b9c:	0692      	lsls	r2, r2, #26
 8007b9e:	d42b      	bmi.n	8007bf8 <_printf_common+0xb0>
 8007ba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ba4:	4641      	mov	r1, r8
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	47c8      	blx	r9
 8007baa:	3001      	adds	r0, #1
 8007bac:	d01e      	beq.n	8007bec <_printf_common+0xa4>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	6922      	ldr	r2, [r4, #16]
 8007bb2:	f003 0306 	and.w	r3, r3, #6
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	bf02      	ittt	eq
 8007bba:	68e5      	ldreq	r5, [r4, #12]
 8007bbc:	6833      	ldreq	r3, [r6, #0]
 8007bbe:	1aed      	subeq	r5, r5, r3
 8007bc0:	68a3      	ldr	r3, [r4, #8]
 8007bc2:	bf0c      	ite	eq
 8007bc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bc8:	2500      	movne	r5, #0
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	bfc4      	itt	gt
 8007bce:	1a9b      	subgt	r3, r3, r2
 8007bd0:	18ed      	addgt	r5, r5, r3
 8007bd2:	2600      	movs	r6, #0
 8007bd4:	341a      	adds	r4, #26
 8007bd6:	42b5      	cmp	r5, r6
 8007bd8:	d11a      	bne.n	8007c10 <_printf_common+0xc8>
 8007bda:	2000      	movs	r0, #0
 8007bdc:	e008      	b.n	8007bf0 <_printf_common+0xa8>
 8007bde:	2301      	movs	r3, #1
 8007be0:	4652      	mov	r2, sl
 8007be2:	4641      	mov	r1, r8
 8007be4:	4638      	mov	r0, r7
 8007be6:	47c8      	blx	r9
 8007be8:	3001      	adds	r0, #1
 8007bea:	d103      	bne.n	8007bf4 <_printf_common+0xac>
 8007bec:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf4:	3501      	adds	r5, #1
 8007bf6:	e7c6      	b.n	8007b86 <_printf_common+0x3e>
 8007bf8:	18e1      	adds	r1, r4, r3
 8007bfa:	1c5a      	adds	r2, r3, #1
 8007bfc:	2030      	movs	r0, #48	@ 0x30
 8007bfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c02:	4422      	add	r2, r4
 8007c04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c0c:	3302      	adds	r3, #2
 8007c0e:	e7c7      	b.n	8007ba0 <_printf_common+0x58>
 8007c10:	2301      	movs	r3, #1
 8007c12:	4622      	mov	r2, r4
 8007c14:	4641      	mov	r1, r8
 8007c16:	4638      	mov	r0, r7
 8007c18:	47c8      	blx	r9
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d0e6      	beq.n	8007bec <_printf_common+0xa4>
 8007c1e:	3601      	adds	r6, #1
 8007c20:	e7d9      	b.n	8007bd6 <_printf_common+0x8e>
	...

08007c24 <_printf_i>:
 8007c24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c28:	7e0f      	ldrb	r7, [r1, #24]
 8007c2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c2c:	2f78      	cmp	r7, #120	@ 0x78
 8007c2e:	4691      	mov	r9, r2
 8007c30:	4680      	mov	r8, r0
 8007c32:	460c      	mov	r4, r1
 8007c34:	469a      	mov	sl, r3
 8007c36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c3a:	d807      	bhi.n	8007c4c <_printf_i+0x28>
 8007c3c:	2f62      	cmp	r7, #98	@ 0x62
 8007c3e:	d80a      	bhi.n	8007c56 <_printf_i+0x32>
 8007c40:	2f00      	cmp	r7, #0
 8007c42:	f000 80d1 	beq.w	8007de8 <_printf_i+0x1c4>
 8007c46:	2f58      	cmp	r7, #88	@ 0x58
 8007c48:	f000 80b8 	beq.w	8007dbc <_printf_i+0x198>
 8007c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c54:	e03a      	b.n	8007ccc <_printf_i+0xa8>
 8007c56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c5a:	2b15      	cmp	r3, #21
 8007c5c:	d8f6      	bhi.n	8007c4c <_printf_i+0x28>
 8007c5e:	a101      	add	r1, pc, #4	@ (adr r1, 8007c64 <_printf_i+0x40>)
 8007c60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c64:	08007cbd 	.word	0x08007cbd
 8007c68:	08007cd1 	.word	0x08007cd1
 8007c6c:	08007c4d 	.word	0x08007c4d
 8007c70:	08007c4d 	.word	0x08007c4d
 8007c74:	08007c4d 	.word	0x08007c4d
 8007c78:	08007c4d 	.word	0x08007c4d
 8007c7c:	08007cd1 	.word	0x08007cd1
 8007c80:	08007c4d 	.word	0x08007c4d
 8007c84:	08007c4d 	.word	0x08007c4d
 8007c88:	08007c4d 	.word	0x08007c4d
 8007c8c:	08007c4d 	.word	0x08007c4d
 8007c90:	08007dcf 	.word	0x08007dcf
 8007c94:	08007cfb 	.word	0x08007cfb
 8007c98:	08007d89 	.word	0x08007d89
 8007c9c:	08007c4d 	.word	0x08007c4d
 8007ca0:	08007c4d 	.word	0x08007c4d
 8007ca4:	08007df1 	.word	0x08007df1
 8007ca8:	08007c4d 	.word	0x08007c4d
 8007cac:	08007cfb 	.word	0x08007cfb
 8007cb0:	08007c4d 	.word	0x08007c4d
 8007cb4:	08007c4d 	.word	0x08007c4d
 8007cb8:	08007d91 	.word	0x08007d91
 8007cbc:	6833      	ldr	r3, [r6, #0]
 8007cbe:	1d1a      	adds	r2, r3, #4
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	6032      	str	r2, [r6, #0]
 8007cc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e09c      	b.n	8007e0a <_printf_i+0x1e6>
 8007cd0:	6833      	ldr	r3, [r6, #0]
 8007cd2:	6820      	ldr	r0, [r4, #0]
 8007cd4:	1d19      	adds	r1, r3, #4
 8007cd6:	6031      	str	r1, [r6, #0]
 8007cd8:	0606      	lsls	r6, r0, #24
 8007cda:	d501      	bpl.n	8007ce0 <_printf_i+0xbc>
 8007cdc:	681d      	ldr	r5, [r3, #0]
 8007cde:	e003      	b.n	8007ce8 <_printf_i+0xc4>
 8007ce0:	0645      	lsls	r5, r0, #25
 8007ce2:	d5fb      	bpl.n	8007cdc <_printf_i+0xb8>
 8007ce4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ce8:	2d00      	cmp	r5, #0
 8007cea:	da03      	bge.n	8007cf4 <_printf_i+0xd0>
 8007cec:	232d      	movs	r3, #45	@ 0x2d
 8007cee:	426d      	negs	r5, r5
 8007cf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf4:	4858      	ldr	r0, [pc, #352]	@ (8007e58 <_printf_i+0x234>)
 8007cf6:	230a      	movs	r3, #10
 8007cf8:	e011      	b.n	8007d1e <_printf_i+0xfa>
 8007cfa:	6821      	ldr	r1, [r4, #0]
 8007cfc:	6833      	ldr	r3, [r6, #0]
 8007cfe:	0608      	lsls	r0, r1, #24
 8007d00:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d04:	d402      	bmi.n	8007d0c <_printf_i+0xe8>
 8007d06:	0649      	lsls	r1, r1, #25
 8007d08:	bf48      	it	mi
 8007d0a:	b2ad      	uxthmi	r5, r5
 8007d0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d0e:	4852      	ldr	r0, [pc, #328]	@ (8007e58 <_printf_i+0x234>)
 8007d10:	6033      	str	r3, [r6, #0]
 8007d12:	bf14      	ite	ne
 8007d14:	230a      	movne	r3, #10
 8007d16:	2308      	moveq	r3, #8
 8007d18:	2100      	movs	r1, #0
 8007d1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d1e:	6866      	ldr	r6, [r4, #4]
 8007d20:	60a6      	str	r6, [r4, #8]
 8007d22:	2e00      	cmp	r6, #0
 8007d24:	db05      	blt.n	8007d32 <_printf_i+0x10e>
 8007d26:	6821      	ldr	r1, [r4, #0]
 8007d28:	432e      	orrs	r6, r5
 8007d2a:	f021 0104 	bic.w	r1, r1, #4
 8007d2e:	6021      	str	r1, [r4, #0]
 8007d30:	d04b      	beq.n	8007dca <_printf_i+0x1a6>
 8007d32:	4616      	mov	r6, r2
 8007d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d38:	fb03 5711 	mls	r7, r3, r1, r5
 8007d3c:	5dc7      	ldrb	r7, [r0, r7]
 8007d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d42:	462f      	mov	r7, r5
 8007d44:	42bb      	cmp	r3, r7
 8007d46:	460d      	mov	r5, r1
 8007d48:	d9f4      	bls.n	8007d34 <_printf_i+0x110>
 8007d4a:	2b08      	cmp	r3, #8
 8007d4c:	d10b      	bne.n	8007d66 <_printf_i+0x142>
 8007d4e:	6823      	ldr	r3, [r4, #0]
 8007d50:	07df      	lsls	r7, r3, #31
 8007d52:	d508      	bpl.n	8007d66 <_printf_i+0x142>
 8007d54:	6923      	ldr	r3, [r4, #16]
 8007d56:	6861      	ldr	r1, [r4, #4]
 8007d58:	4299      	cmp	r1, r3
 8007d5a:	bfde      	ittt	le
 8007d5c:	2330      	movle	r3, #48	@ 0x30
 8007d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d66:	1b92      	subs	r2, r2, r6
 8007d68:	6122      	str	r2, [r4, #16]
 8007d6a:	f8cd a000 	str.w	sl, [sp]
 8007d6e:	464b      	mov	r3, r9
 8007d70:	aa03      	add	r2, sp, #12
 8007d72:	4621      	mov	r1, r4
 8007d74:	4640      	mov	r0, r8
 8007d76:	f7ff fee7 	bl	8007b48 <_printf_common>
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d14a      	bne.n	8007e14 <_printf_i+0x1f0>
 8007d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d82:	b004      	add	sp, #16
 8007d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	f043 0320 	orr.w	r3, r3, #32
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	4832      	ldr	r0, [pc, #200]	@ (8007e5c <_printf_i+0x238>)
 8007d92:	2778      	movs	r7, #120	@ 0x78
 8007d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	6831      	ldr	r1, [r6, #0]
 8007d9c:	061f      	lsls	r7, r3, #24
 8007d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007da2:	d402      	bmi.n	8007daa <_printf_i+0x186>
 8007da4:	065f      	lsls	r7, r3, #25
 8007da6:	bf48      	it	mi
 8007da8:	b2ad      	uxthmi	r5, r5
 8007daa:	6031      	str	r1, [r6, #0]
 8007dac:	07d9      	lsls	r1, r3, #31
 8007dae:	bf44      	itt	mi
 8007db0:	f043 0320 	orrmi.w	r3, r3, #32
 8007db4:	6023      	strmi	r3, [r4, #0]
 8007db6:	b11d      	cbz	r5, 8007dc0 <_printf_i+0x19c>
 8007db8:	2310      	movs	r3, #16
 8007dba:	e7ad      	b.n	8007d18 <_printf_i+0xf4>
 8007dbc:	4826      	ldr	r0, [pc, #152]	@ (8007e58 <_printf_i+0x234>)
 8007dbe:	e7e9      	b.n	8007d94 <_printf_i+0x170>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	f023 0320 	bic.w	r3, r3, #32
 8007dc6:	6023      	str	r3, [r4, #0]
 8007dc8:	e7f6      	b.n	8007db8 <_printf_i+0x194>
 8007dca:	4616      	mov	r6, r2
 8007dcc:	e7bd      	b.n	8007d4a <_printf_i+0x126>
 8007dce:	6833      	ldr	r3, [r6, #0]
 8007dd0:	6825      	ldr	r5, [r4, #0]
 8007dd2:	6961      	ldr	r1, [r4, #20]
 8007dd4:	1d18      	adds	r0, r3, #4
 8007dd6:	6030      	str	r0, [r6, #0]
 8007dd8:	062e      	lsls	r6, r5, #24
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	d501      	bpl.n	8007de2 <_printf_i+0x1be>
 8007dde:	6019      	str	r1, [r3, #0]
 8007de0:	e002      	b.n	8007de8 <_printf_i+0x1c4>
 8007de2:	0668      	lsls	r0, r5, #25
 8007de4:	d5fb      	bpl.n	8007dde <_printf_i+0x1ba>
 8007de6:	8019      	strh	r1, [r3, #0]
 8007de8:	2300      	movs	r3, #0
 8007dea:	6123      	str	r3, [r4, #16]
 8007dec:	4616      	mov	r6, r2
 8007dee:	e7bc      	b.n	8007d6a <_printf_i+0x146>
 8007df0:	6833      	ldr	r3, [r6, #0]
 8007df2:	1d1a      	adds	r2, r3, #4
 8007df4:	6032      	str	r2, [r6, #0]
 8007df6:	681e      	ldr	r6, [r3, #0]
 8007df8:	6862      	ldr	r2, [r4, #4]
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7f8 f9ef 	bl	80001e0 <memchr>
 8007e02:	b108      	cbz	r0, 8007e08 <_printf_i+0x1e4>
 8007e04:	1b80      	subs	r0, r0, r6
 8007e06:	6060      	str	r0, [r4, #4]
 8007e08:	6863      	ldr	r3, [r4, #4]
 8007e0a:	6123      	str	r3, [r4, #16]
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e12:	e7aa      	b.n	8007d6a <_printf_i+0x146>
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	4632      	mov	r2, r6
 8007e18:	4649      	mov	r1, r9
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	47d0      	blx	sl
 8007e1e:	3001      	adds	r0, #1
 8007e20:	d0ad      	beq.n	8007d7e <_printf_i+0x15a>
 8007e22:	6823      	ldr	r3, [r4, #0]
 8007e24:	079b      	lsls	r3, r3, #30
 8007e26:	d413      	bmi.n	8007e50 <_printf_i+0x22c>
 8007e28:	68e0      	ldr	r0, [r4, #12]
 8007e2a:	9b03      	ldr	r3, [sp, #12]
 8007e2c:	4298      	cmp	r0, r3
 8007e2e:	bfb8      	it	lt
 8007e30:	4618      	movlt	r0, r3
 8007e32:	e7a6      	b.n	8007d82 <_printf_i+0x15e>
 8007e34:	2301      	movs	r3, #1
 8007e36:	4632      	mov	r2, r6
 8007e38:	4649      	mov	r1, r9
 8007e3a:	4640      	mov	r0, r8
 8007e3c:	47d0      	blx	sl
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d09d      	beq.n	8007d7e <_printf_i+0x15a>
 8007e42:	3501      	adds	r5, #1
 8007e44:	68e3      	ldr	r3, [r4, #12]
 8007e46:	9903      	ldr	r1, [sp, #12]
 8007e48:	1a5b      	subs	r3, r3, r1
 8007e4a:	42ab      	cmp	r3, r5
 8007e4c:	dcf2      	bgt.n	8007e34 <_printf_i+0x210>
 8007e4e:	e7eb      	b.n	8007e28 <_printf_i+0x204>
 8007e50:	2500      	movs	r5, #0
 8007e52:	f104 0619 	add.w	r6, r4, #25
 8007e56:	e7f5      	b.n	8007e44 <_printf_i+0x220>
 8007e58:	0800be1e 	.word	0x0800be1e
 8007e5c:	0800be2f 	.word	0x0800be2f

08007e60 <_scanf_float>:
 8007e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	b087      	sub	sp, #28
 8007e66:	4691      	mov	r9, r2
 8007e68:	9303      	str	r3, [sp, #12]
 8007e6a:	688b      	ldr	r3, [r1, #8]
 8007e6c:	1e5a      	subs	r2, r3, #1
 8007e6e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007e72:	bf81      	itttt	hi
 8007e74:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007e78:	eb03 0b05 	addhi.w	fp, r3, r5
 8007e7c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007e80:	608b      	strhi	r3, [r1, #8]
 8007e82:	680b      	ldr	r3, [r1, #0]
 8007e84:	460a      	mov	r2, r1
 8007e86:	f04f 0500 	mov.w	r5, #0
 8007e8a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007e8e:	f842 3b1c 	str.w	r3, [r2], #28
 8007e92:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007e96:	4680      	mov	r8, r0
 8007e98:	460c      	mov	r4, r1
 8007e9a:	bf98      	it	ls
 8007e9c:	f04f 0b00 	movls.w	fp, #0
 8007ea0:	9201      	str	r2, [sp, #4]
 8007ea2:	4616      	mov	r6, r2
 8007ea4:	46aa      	mov	sl, r5
 8007ea6:	462f      	mov	r7, r5
 8007ea8:	9502      	str	r5, [sp, #8]
 8007eaa:	68a2      	ldr	r2, [r4, #8]
 8007eac:	b15a      	cbz	r2, 8007ec6 <_scanf_float+0x66>
 8007eae:	f8d9 3000 	ldr.w	r3, [r9]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	2b4e      	cmp	r3, #78	@ 0x4e
 8007eb6:	d863      	bhi.n	8007f80 <_scanf_float+0x120>
 8007eb8:	2b40      	cmp	r3, #64	@ 0x40
 8007eba:	d83b      	bhi.n	8007f34 <_scanf_float+0xd4>
 8007ebc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007ec0:	b2c8      	uxtb	r0, r1
 8007ec2:	280e      	cmp	r0, #14
 8007ec4:	d939      	bls.n	8007f3a <_scanf_float+0xda>
 8007ec6:	b11f      	cbz	r7, 8007ed0 <_scanf_float+0x70>
 8007ec8:	6823      	ldr	r3, [r4, #0]
 8007eca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ece:	6023      	str	r3, [r4, #0]
 8007ed0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ed4:	f1ba 0f01 	cmp.w	sl, #1
 8007ed8:	f200 8114 	bhi.w	8008104 <_scanf_float+0x2a4>
 8007edc:	9b01      	ldr	r3, [sp, #4]
 8007ede:	429e      	cmp	r6, r3
 8007ee0:	f200 8105 	bhi.w	80080ee <_scanf_float+0x28e>
 8007ee4:	2001      	movs	r0, #1
 8007ee6:	b007      	add	sp, #28
 8007ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eec:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007ef0:	2a0d      	cmp	r2, #13
 8007ef2:	d8e8      	bhi.n	8007ec6 <_scanf_float+0x66>
 8007ef4:	a101      	add	r1, pc, #4	@ (adr r1, 8007efc <_scanf_float+0x9c>)
 8007ef6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007efa:	bf00      	nop
 8007efc:	08008045 	.word	0x08008045
 8007f00:	08007ec7 	.word	0x08007ec7
 8007f04:	08007ec7 	.word	0x08007ec7
 8007f08:	08007ec7 	.word	0x08007ec7
 8007f0c:	080080a1 	.word	0x080080a1
 8007f10:	0800807b 	.word	0x0800807b
 8007f14:	08007ec7 	.word	0x08007ec7
 8007f18:	08007ec7 	.word	0x08007ec7
 8007f1c:	08008053 	.word	0x08008053
 8007f20:	08007ec7 	.word	0x08007ec7
 8007f24:	08007ec7 	.word	0x08007ec7
 8007f28:	08007ec7 	.word	0x08007ec7
 8007f2c:	08007ec7 	.word	0x08007ec7
 8007f30:	0800800f 	.word	0x0800800f
 8007f34:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007f38:	e7da      	b.n	8007ef0 <_scanf_float+0x90>
 8007f3a:	290e      	cmp	r1, #14
 8007f3c:	d8c3      	bhi.n	8007ec6 <_scanf_float+0x66>
 8007f3e:	a001      	add	r0, pc, #4	@ (adr r0, 8007f44 <_scanf_float+0xe4>)
 8007f40:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007f44:	08007fff 	.word	0x08007fff
 8007f48:	08007ec7 	.word	0x08007ec7
 8007f4c:	08007fff 	.word	0x08007fff
 8007f50:	0800808f 	.word	0x0800808f
 8007f54:	08007ec7 	.word	0x08007ec7
 8007f58:	08007fa1 	.word	0x08007fa1
 8007f5c:	08007fe5 	.word	0x08007fe5
 8007f60:	08007fe5 	.word	0x08007fe5
 8007f64:	08007fe5 	.word	0x08007fe5
 8007f68:	08007fe5 	.word	0x08007fe5
 8007f6c:	08007fe5 	.word	0x08007fe5
 8007f70:	08007fe5 	.word	0x08007fe5
 8007f74:	08007fe5 	.word	0x08007fe5
 8007f78:	08007fe5 	.word	0x08007fe5
 8007f7c:	08007fe5 	.word	0x08007fe5
 8007f80:	2b6e      	cmp	r3, #110	@ 0x6e
 8007f82:	d809      	bhi.n	8007f98 <_scanf_float+0x138>
 8007f84:	2b60      	cmp	r3, #96	@ 0x60
 8007f86:	d8b1      	bhi.n	8007eec <_scanf_float+0x8c>
 8007f88:	2b54      	cmp	r3, #84	@ 0x54
 8007f8a:	d07b      	beq.n	8008084 <_scanf_float+0x224>
 8007f8c:	2b59      	cmp	r3, #89	@ 0x59
 8007f8e:	d19a      	bne.n	8007ec6 <_scanf_float+0x66>
 8007f90:	2d07      	cmp	r5, #7
 8007f92:	d198      	bne.n	8007ec6 <_scanf_float+0x66>
 8007f94:	2508      	movs	r5, #8
 8007f96:	e02f      	b.n	8007ff8 <_scanf_float+0x198>
 8007f98:	2b74      	cmp	r3, #116	@ 0x74
 8007f9a:	d073      	beq.n	8008084 <_scanf_float+0x224>
 8007f9c:	2b79      	cmp	r3, #121	@ 0x79
 8007f9e:	e7f6      	b.n	8007f8e <_scanf_float+0x12e>
 8007fa0:	6821      	ldr	r1, [r4, #0]
 8007fa2:	05c8      	lsls	r0, r1, #23
 8007fa4:	d51e      	bpl.n	8007fe4 <_scanf_float+0x184>
 8007fa6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007faa:	6021      	str	r1, [r4, #0]
 8007fac:	3701      	adds	r7, #1
 8007fae:	f1bb 0f00 	cmp.w	fp, #0
 8007fb2:	d003      	beq.n	8007fbc <_scanf_float+0x15c>
 8007fb4:	3201      	adds	r2, #1
 8007fb6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007fba:	60a2      	str	r2, [r4, #8]
 8007fbc:	68a3      	ldr	r3, [r4, #8]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	60a3      	str	r3, [r4, #8]
 8007fc2:	6923      	ldr	r3, [r4, #16]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	6123      	str	r3, [r4, #16]
 8007fc8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f8c9 3004 	str.w	r3, [r9, #4]
 8007fd4:	f340 8082 	ble.w	80080dc <_scanf_float+0x27c>
 8007fd8:	f8d9 3000 	ldr.w	r3, [r9]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	f8c9 3000 	str.w	r3, [r9]
 8007fe2:	e762      	b.n	8007eaa <_scanf_float+0x4a>
 8007fe4:	eb1a 0105 	adds.w	r1, sl, r5
 8007fe8:	f47f af6d 	bne.w	8007ec6 <_scanf_float+0x66>
 8007fec:	6822      	ldr	r2, [r4, #0]
 8007fee:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007ff2:	6022      	str	r2, [r4, #0]
 8007ff4:	460d      	mov	r5, r1
 8007ff6:	468a      	mov	sl, r1
 8007ff8:	f806 3b01 	strb.w	r3, [r6], #1
 8007ffc:	e7de      	b.n	8007fbc <_scanf_float+0x15c>
 8007ffe:	6822      	ldr	r2, [r4, #0]
 8008000:	0610      	lsls	r0, r2, #24
 8008002:	f57f af60 	bpl.w	8007ec6 <_scanf_float+0x66>
 8008006:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800800a:	6022      	str	r2, [r4, #0]
 800800c:	e7f4      	b.n	8007ff8 <_scanf_float+0x198>
 800800e:	f1ba 0f00 	cmp.w	sl, #0
 8008012:	d10c      	bne.n	800802e <_scanf_float+0x1ce>
 8008014:	b977      	cbnz	r7, 8008034 <_scanf_float+0x1d4>
 8008016:	6822      	ldr	r2, [r4, #0]
 8008018:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800801c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008020:	d108      	bne.n	8008034 <_scanf_float+0x1d4>
 8008022:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008026:	6022      	str	r2, [r4, #0]
 8008028:	f04f 0a01 	mov.w	sl, #1
 800802c:	e7e4      	b.n	8007ff8 <_scanf_float+0x198>
 800802e:	f1ba 0f02 	cmp.w	sl, #2
 8008032:	d050      	beq.n	80080d6 <_scanf_float+0x276>
 8008034:	2d01      	cmp	r5, #1
 8008036:	d002      	beq.n	800803e <_scanf_float+0x1de>
 8008038:	2d04      	cmp	r5, #4
 800803a:	f47f af44 	bne.w	8007ec6 <_scanf_float+0x66>
 800803e:	3501      	adds	r5, #1
 8008040:	b2ed      	uxtb	r5, r5
 8008042:	e7d9      	b.n	8007ff8 <_scanf_float+0x198>
 8008044:	f1ba 0f01 	cmp.w	sl, #1
 8008048:	f47f af3d 	bne.w	8007ec6 <_scanf_float+0x66>
 800804c:	f04f 0a02 	mov.w	sl, #2
 8008050:	e7d2      	b.n	8007ff8 <_scanf_float+0x198>
 8008052:	b975      	cbnz	r5, 8008072 <_scanf_float+0x212>
 8008054:	2f00      	cmp	r7, #0
 8008056:	f47f af37 	bne.w	8007ec8 <_scanf_float+0x68>
 800805a:	6822      	ldr	r2, [r4, #0]
 800805c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008060:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008064:	f040 8103 	bne.w	800826e <_scanf_float+0x40e>
 8008068:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800806c:	6022      	str	r2, [r4, #0]
 800806e:	2501      	movs	r5, #1
 8008070:	e7c2      	b.n	8007ff8 <_scanf_float+0x198>
 8008072:	2d03      	cmp	r5, #3
 8008074:	d0e3      	beq.n	800803e <_scanf_float+0x1de>
 8008076:	2d05      	cmp	r5, #5
 8008078:	e7df      	b.n	800803a <_scanf_float+0x1da>
 800807a:	2d02      	cmp	r5, #2
 800807c:	f47f af23 	bne.w	8007ec6 <_scanf_float+0x66>
 8008080:	2503      	movs	r5, #3
 8008082:	e7b9      	b.n	8007ff8 <_scanf_float+0x198>
 8008084:	2d06      	cmp	r5, #6
 8008086:	f47f af1e 	bne.w	8007ec6 <_scanf_float+0x66>
 800808a:	2507      	movs	r5, #7
 800808c:	e7b4      	b.n	8007ff8 <_scanf_float+0x198>
 800808e:	6822      	ldr	r2, [r4, #0]
 8008090:	0591      	lsls	r1, r2, #22
 8008092:	f57f af18 	bpl.w	8007ec6 <_scanf_float+0x66>
 8008096:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800809a:	6022      	str	r2, [r4, #0]
 800809c:	9702      	str	r7, [sp, #8]
 800809e:	e7ab      	b.n	8007ff8 <_scanf_float+0x198>
 80080a0:	6822      	ldr	r2, [r4, #0]
 80080a2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80080a6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80080aa:	d005      	beq.n	80080b8 <_scanf_float+0x258>
 80080ac:	0550      	lsls	r0, r2, #21
 80080ae:	f57f af0a 	bpl.w	8007ec6 <_scanf_float+0x66>
 80080b2:	2f00      	cmp	r7, #0
 80080b4:	f000 80db 	beq.w	800826e <_scanf_float+0x40e>
 80080b8:	0591      	lsls	r1, r2, #22
 80080ba:	bf58      	it	pl
 80080bc:	9902      	ldrpl	r1, [sp, #8]
 80080be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80080c2:	bf58      	it	pl
 80080c4:	1a79      	subpl	r1, r7, r1
 80080c6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80080ca:	bf58      	it	pl
 80080cc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80080d0:	6022      	str	r2, [r4, #0]
 80080d2:	2700      	movs	r7, #0
 80080d4:	e790      	b.n	8007ff8 <_scanf_float+0x198>
 80080d6:	f04f 0a03 	mov.w	sl, #3
 80080da:	e78d      	b.n	8007ff8 <_scanf_float+0x198>
 80080dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80080e0:	4649      	mov	r1, r9
 80080e2:	4640      	mov	r0, r8
 80080e4:	4798      	blx	r3
 80080e6:	2800      	cmp	r0, #0
 80080e8:	f43f aedf 	beq.w	8007eaa <_scanf_float+0x4a>
 80080ec:	e6eb      	b.n	8007ec6 <_scanf_float+0x66>
 80080ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80080f6:	464a      	mov	r2, r9
 80080f8:	4640      	mov	r0, r8
 80080fa:	4798      	blx	r3
 80080fc:	6923      	ldr	r3, [r4, #16]
 80080fe:	3b01      	subs	r3, #1
 8008100:	6123      	str	r3, [r4, #16]
 8008102:	e6eb      	b.n	8007edc <_scanf_float+0x7c>
 8008104:	1e6b      	subs	r3, r5, #1
 8008106:	2b06      	cmp	r3, #6
 8008108:	d824      	bhi.n	8008154 <_scanf_float+0x2f4>
 800810a:	2d02      	cmp	r5, #2
 800810c:	d836      	bhi.n	800817c <_scanf_float+0x31c>
 800810e:	9b01      	ldr	r3, [sp, #4]
 8008110:	429e      	cmp	r6, r3
 8008112:	f67f aee7 	bls.w	8007ee4 <_scanf_float+0x84>
 8008116:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800811a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800811e:	464a      	mov	r2, r9
 8008120:	4640      	mov	r0, r8
 8008122:	4798      	blx	r3
 8008124:	6923      	ldr	r3, [r4, #16]
 8008126:	3b01      	subs	r3, #1
 8008128:	6123      	str	r3, [r4, #16]
 800812a:	e7f0      	b.n	800810e <_scanf_float+0x2ae>
 800812c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008130:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008134:	464a      	mov	r2, r9
 8008136:	4640      	mov	r0, r8
 8008138:	4798      	blx	r3
 800813a:	6923      	ldr	r3, [r4, #16]
 800813c:	3b01      	subs	r3, #1
 800813e:	6123      	str	r3, [r4, #16]
 8008140:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008144:	fa5f fa8a 	uxtb.w	sl, sl
 8008148:	f1ba 0f02 	cmp.w	sl, #2
 800814c:	d1ee      	bne.n	800812c <_scanf_float+0x2cc>
 800814e:	3d03      	subs	r5, #3
 8008150:	b2ed      	uxtb	r5, r5
 8008152:	1b76      	subs	r6, r6, r5
 8008154:	6823      	ldr	r3, [r4, #0]
 8008156:	05da      	lsls	r2, r3, #23
 8008158:	d530      	bpl.n	80081bc <_scanf_float+0x35c>
 800815a:	055b      	lsls	r3, r3, #21
 800815c:	d511      	bpl.n	8008182 <_scanf_float+0x322>
 800815e:	9b01      	ldr	r3, [sp, #4]
 8008160:	429e      	cmp	r6, r3
 8008162:	f67f aebf 	bls.w	8007ee4 <_scanf_float+0x84>
 8008166:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800816a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800816e:	464a      	mov	r2, r9
 8008170:	4640      	mov	r0, r8
 8008172:	4798      	blx	r3
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	3b01      	subs	r3, #1
 8008178:	6123      	str	r3, [r4, #16]
 800817a:	e7f0      	b.n	800815e <_scanf_float+0x2fe>
 800817c:	46aa      	mov	sl, r5
 800817e:	46b3      	mov	fp, r6
 8008180:	e7de      	b.n	8008140 <_scanf_float+0x2e0>
 8008182:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008186:	6923      	ldr	r3, [r4, #16]
 8008188:	2965      	cmp	r1, #101	@ 0x65
 800818a:	f103 33ff 	add.w	r3, r3, #4294967295
 800818e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008192:	6123      	str	r3, [r4, #16]
 8008194:	d00c      	beq.n	80081b0 <_scanf_float+0x350>
 8008196:	2945      	cmp	r1, #69	@ 0x45
 8008198:	d00a      	beq.n	80081b0 <_scanf_float+0x350>
 800819a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800819e:	464a      	mov	r2, r9
 80081a0:	4640      	mov	r0, r8
 80081a2:	4798      	blx	r3
 80081a4:	6923      	ldr	r3, [r4, #16]
 80081a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80081aa:	3b01      	subs	r3, #1
 80081ac:	1eb5      	subs	r5, r6, #2
 80081ae:	6123      	str	r3, [r4, #16]
 80081b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80081b4:	464a      	mov	r2, r9
 80081b6:	4640      	mov	r0, r8
 80081b8:	4798      	blx	r3
 80081ba:	462e      	mov	r6, r5
 80081bc:	6822      	ldr	r2, [r4, #0]
 80081be:	f012 0210 	ands.w	r2, r2, #16
 80081c2:	d001      	beq.n	80081c8 <_scanf_float+0x368>
 80081c4:	2000      	movs	r0, #0
 80081c6:	e68e      	b.n	8007ee6 <_scanf_float+0x86>
 80081c8:	7032      	strb	r2, [r6, #0]
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80081d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081d4:	d125      	bne.n	8008222 <_scanf_float+0x3c2>
 80081d6:	9b02      	ldr	r3, [sp, #8]
 80081d8:	429f      	cmp	r7, r3
 80081da:	d00a      	beq.n	80081f2 <_scanf_float+0x392>
 80081dc:	1bda      	subs	r2, r3, r7
 80081de:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80081e2:	429e      	cmp	r6, r3
 80081e4:	bf28      	it	cs
 80081e6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80081ea:	4922      	ldr	r1, [pc, #136]	@ (8008274 <_scanf_float+0x414>)
 80081ec:	4630      	mov	r0, r6
 80081ee:	f000 f907 	bl	8008400 <siprintf>
 80081f2:	9901      	ldr	r1, [sp, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	4640      	mov	r0, r8
 80081f8:	f002 fc06 	bl	800aa08 <_strtod_r>
 80081fc:	9b03      	ldr	r3, [sp, #12]
 80081fe:	6821      	ldr	r1, [r4, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f011 0f02 	tst.w	r1, #2
 8008206:	ec57 6b10 	vmov	r6, r7, d0
 800820a:	f103 0204 	add.w	r2, r3, #4
 800820e:	d015      	beq.n	800823c <_scanf_float+0x3dc>
 8008210:	9903      	ldr	r1, [sp, #12]
 8008212:	600a      	str	r2, [r1, #0]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	e9c3 6700 	strd	r6, r7, [r3]
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	3301      	adds	r3, #1
 800821e:	60e3      	str	r3, [r4, #12]
 8008220:	e7d0      	b.n	80081c4 <_scanf_float+0x364>
 8008222:	9b04      	ldr	r3, [sp, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0e4      	beq.n	80081f2 <_scanf_float+0x392>
 8008228:	9905      	ldr	r1, [sp, #20]
 800822a:	230a      	movs	r3, #10
 800822c:	3101      	adds	r1, #1
 800822e:	4640      	mov	r0, r8
 8008230:	f002 fc6a 	bl	800ab08 <_strtol_r>
 8008234:	9b04      	ldr	r3, [sp, #16]
 8008236:	9e05      	ldr	r6, [sp, #20]
 8008238:	1ac2      	subs	r2, r0, r3
 800823a:	e7d0      	b.n	80081de <_scanf_float+0x37e>
 800823c:	f011 0f04 	tst.w	r1, #4
 8008240:	9903      	ldr	r1, [sp, #12]
 8008242:	600a      	str	r2, [r1, #0]
 8008244:	d1e6      	bne.n	8008214 <_scanf_float+0x3b4>
 8008246:	681d      	ldr	r5, [r3, #0]
 8008248:	4632      	mov	r2, r6
 800824a:	463b      	mov	r3, r7
 800824c:	4630      	mov	r0, r6
 800824e:	4639      	mov	r1, r7
 8008250:	f7f8 fc74 	bl	8000b3c <__aeabi_dcmpun>
 8008254:	b128      	cbz	r0, 8008262 <_scanf_float+0x402>
 8008256:	4808      	ldr	r0, [pc, #32]	@ (8008278 <_scanf_float+0x418>)
 8008258:	f000 f9ca 	bl	80085f0 <nanf>
 800825c:	ed85 0a00 	vstr	s0, [r5]
 8008260:	e7db      	b.n	800821a <_scanf_float+0x3ba>
 8008262:	4630      	mov	r0, r6
 8008264:	4639      	mov	r1, r7
 8008266:	f7f8 fcc7 	bl	8000bf8 <__aeabi_d2f>
 800826a:	6028      	str	r0, [r5, #0]
 800826c:	e7d5      	b.n	800821a <_scanf_float+0x3ba>
 800826e:	2700      	movs	r7, #0
 8008270:	e62e      	b.n	8007ed0 <_scanf_float+0x70>
 8008272:	bf00      	nop
 8008274:	0800be40 	.word	0x0800be40
 8008278:	0800bf81 	.word	0x0800bf81

0800827c <std>:
 800827c:	2300      	movs	r3, #0
 800827e:	b510      	push	{r4, lr}
 8008280:	4604      	mov	r4, r0
 8008282:	e9c0 3300 	strd	r3, r3, [r0]
 8008286:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800828a:	6083      	str	r3, [r0, #8]
 800828c:	8181      	strh	r1, [r0, #12]
 800828e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008290:	81c2      	strh	r2, [r0, #14]
 8008292:	6183      	str	r3, [r0, #24]
 8008294:	4619      	mov	r1, r3
 8008296:	2208      	movs	r2, #8
 8008298:	305c      	adds	r0, #92	@ 0x5c
 800829a:	f000 f916 	bl	80084ca <memset>
 800829e:	4b0d      	ldr	r3, [pc, #52]	@ (80082d4 <std+0x58>)
 80082a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80082a2:	4b0d      	ldr	r3, [pc, #52]	@ (80082d8 <std+0x5c>)
 80082a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80082a6:	4b0d      	ldr	r3, [pc, #52]	@ (80082dc <std+0x60>)
 80082a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80082aa:	4b0d      	ldr	r3, [pc, #52]	@ (80082e0 <std+0x64>)
 80082ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80082ae:	4b0d      	ldr	r3, [pc, #52]	@ (80082e4 <std+0x68>)
 80082b0:	6224      	str	r4, [r4, #32]
 80082b2:	429c      	cmp	r4, r3
 80082b4:	d006      	beq.n	80082c4 <std+0x48>
 80082b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80082ba:	4294      	cmp	r4, r2
 80082bc:	d002      	beq.n	80082c4 <std+0x48>
 80082be:	33d0      	adds	r3, #208	@ 0xd0
 80082c0:	429c      	cmp	r4, r3
 80082c2:	d105      	bne.n	80082d0 <std+0x54>
 80082c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80082c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082cc:	f000 b98c 	b.w	80085e8 <__retarget_lock_init_recursive>
 80082d0:	bd10      	pop	{r4, pc}
 80082d2:	bf00      	nop
 80082d4:	08008445 	.word	0x08008445
 80082d8:	08008467 	.word	0x08008467
 80082dc:	0800849f 	.word	0x0800849f
 80082e0:	080084c3 	.word	0x080084c3
 80082e4:	200006e8 	.word	0x200006e8

080082e8 <stdio_exit_handler>:
 80082e8:	4a02      	ldr	r2, [pc, #8]	@ (80082f4 <stdio_exit_handler+0xc>)
 80082ea:	4903      	ldr	r1, [pc, #12]	@ (80082f8 <stdio_exit_handler+0x10>)
 80082ec:	4803      	ldr	r0, [pc, #12]	@ (80082fc <stdio_exit_handler+0x14>)
 80082ee:	f000 b869 	b.w	80083c4 <_fwalk_sglue>
 80082f2:	bf00      	nop
 80082f4:	20000050 	.word	0x20000050
 80082f8:	0800aec5 	.word	0x0800aec5
 80082fc:	20000060 	.word	0x20000060

08008300 <cleanup_stdio>:
 8008300:	6841      	ldr	r1, [r0, #4]
 8008302:	4b0c      	ldr	r3, [pc, #48]	@ (8008334 <cleanup_stdio+0x34>)
 8008304:	4299      	cmp	r1, r3
 8008306:	b510      	push	{r4, lr}
 8008308:	4604      	mov	r4, r0
 800830a:	d001      	beq.n	8008310 <cleanup_stdio+0x10>
 800830c:	f002 fdda 	bl	800aec4 <_fflush_r>
 8008310:	68a1      	ldr	r1, [r4, #8]
 8008312:	4b09      	ldr	r3, [pc, #36]	@ (8008338 <cleanup_stdio+0x38>)
 8008314:	4299      	cmp	r1, r3
 8008316:	d002      	beq.n	800831e <cleanup_stdio+0x1e>
 8008318:	4620      	mov	r0, r4
 800831a:	f002 fdd3 	bl	800aec4 <_fflush_r>
 800831e:	68e1      	ldr	r1, [r4, #12]
 8008320:	4b06      	ldr	r3, [pc, #24]	@ (800833c <cleanup_stdio+0x3c>)
 8008322:	4299      	cmp	r1, r3
 8008324:	d004      	beq.n	8008330 <cleanup_stdio+0x30>
 8008326:	4620      	mov	r0, r4
 8008328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800832c:	f002 bdca 	b.w	800aec4 <_fflush_r>
 8008330:	bd10      	pop	{r4, pc}
 8008332:	bf00      	nop
 8008334:	200006e8 	.word	0x200006e8
 8008338:	20000750 	.word	0x20000750
 800833c:	200007b8 	.word	0x200007b8

08008340 <global_stdio_init.part.0>:
 8008340:	b510      	push	{r4, lr}
 8008342:	4b0b      	ldr	r3, [pc, #44]	@ (8008370 <global_stdio_init.part.0+0x30>)
 8008344:	4c0b      	ldr	r4, [pc, #44]	@ (8008374 <global_stdio_init.part.0+0x34>)
 8008346:	4a0c      	ldr	r2, [pc, #48]	@ (8008378 <global_stdio_init.part.0+0x38>)
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	4620      	mov	r0, r4
 800834c:	2200      	movs	r2, #0
 800834e:	2104      	movs	r1, #4
 8008350:	f7ff ff94 	bl	800827c <std>
 8008354:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008358:	2201      	movs	r2, #1
 800835a:	2109      	movs	r1, #9
 800835c:	f7ff ff8e 	bl	800827c <std>
 8008360:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008364:	2202      	movs	r2, #2
 8008366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800836a:	2112      	movs	r1, #18
 800836c:	f7ff bf86 	b.w	800827c <std>
 8008370:	20000820 	.word	0x20000820
 8008374:	200006e8 	.word	0x200006e8
 8008378:	080082e9 	.word	0x080082e9

0800837c <__sfp_lock_acquire>:
 800837c:	4801      	ldr	r0, [pc, #4]	@ (8008384 <__sfp_lock_acquire+0x8>)
 800837e:	f000 b934 	b.w	80085ea <__retarget_lock_acquire_recursive>
 8008382:	bf00      	nop
 8008384:	20000829 	.word	0x20000829

08008388 <__sfp_lock_release>:
 8008388:	4801      	ldr	r0, [pc, #4]	@ (8008390 <__sfp_lock_release+0x8>)
 800838a:	f000 b92f 	b.w	80085ec <__retarget_lock_release_recursive>
 800838e:	bf00      	nop
 8008390:	20000829 	.word	0x20000829

08008394 <__sinit>:
 8008394:	b510      	push	{r4, lr}
 8008396:	4604      	mov	r4, r0
 8008398:	f7ff fff0 	bl	800837c <__sfp_lock_acquire>
 800839c:	6a23      	ldr	r3, [r4, #32]
 800839e:	b11b      	cbz	r3, 80083a8 <__sinit+0x14>
 80083a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083a4:	f7ff bff0 	b.w	8008388 <__sfp_lock_release>
 80083a8:	4b04      	ldr	r3, [pc, #16]	@ (80083bc <__sinit+0x28>)
 80083aa:	6223      	str	r3, [r4, #32]
 80083ac:	4b04      	ldr	r3, [pc, #16]	@ (80083c0 <__sinit+0x2c>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d1f5      	bne.n	80083a0 <__sinit+0xc>
 80083b4:	f7ff ffc4 	bl	8008340 <global_stdio_init.part.0>
 80083b8:	e7f2      	b.n	80083a0 <__sinit+0xc>
 80083ba:	bf00      	nop
 80083bc:	08008301 	.word	0x08008301
 80083c0:	20000820 	.word	0x20000820

080083c4 <_fwalk_sglue>:
 80083c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c8:	4607      	mov	r7, r0
 80083ca:	4688      	mov	r8, r1
 80083cc:	4614      	mov	r4, r2
 80083ce:	2600      	movs	r6, #0
 80083d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083d4:	f1b9 0901 	subs.w	r9, r9, #1
 80083d8:	d505      	bpl.n	80083e6 <_fwalk_sglue+0x22>
 80083da:	6824      	ldr	r4, [r4, #0]
 80083dc:	2c00      	cmp	r4, #0
 80083de:	d1f7      	bne.n	80083d0 <_fwalk_sglue+0xc>
 80083e0:	4630      	mov	r0, r6
 80083e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083e6:	89ab      	ldrh	r3, [r5, #12]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d907      	bls.n	80083fc <_fwalk_sglue+0x38>
 80083ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083f0:	3301      	adds	r3, #1
 80083f2:	d003      	beq.n	80083fc <_fwalk_sglue+0x38>
 80083f4:	4629      	mov	r1, r5
 80083f6:	4638      	mov	r0, r7
 80083f8:	47c0      	blx	r8
 80083fa:	4306      	orrs	r6, r0
 80083fc:	3568      	adds	r5, #104	@ 0x68
 80083fe:	e7e9      	b.n	80083d4 <_fwalk_sglue+0x10>

08008400 <siprintf>:
 8008400:	b40e      	push	{r1, r2, r3}
 8008402:	b510      	push	{r4, lr}
 8008404:	b09d      	sub	sp, #116	@ 0x74
 8008406:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008408:	9002      	str	r0, [sp, #8]
 800840a:	9006      	str	r0, [sp, #24]
 800840c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008410:	480a      	ldr	r0, [pc, #40]	@ (800843c <siprintf+0x3c>)
 8008412:	9107      	str	r1, [sp, #28]
 8008414:	9104      	str	r1, [sp, #16]
 8008416:	490a      	ldr	r1, [pc, #40]	@ (8008440 <siprintf+0x40>)
 8008418:	f853 2b04 	ldr.w	r2, [r3], #4
 800841c:	9105      	str	r1, [sp, #20]
 800841e:	2400      	movs	r4, #0
 8008420:	a902      	add	r1, sp, #8
 8008422:	6800      	ldr	r0, [r0, #0]
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008428:	f002 fbcc 	bl	800abc4 <_svfiprintf_r>
 800842c:	9b02      	ldr	r3, [sp, #8]
 800842e:	701c      	strb	r4, [r3, #0]
 8008430:	b01d      	add	sp, #116	@ 0x74
 8008432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008436:	b003      	add	sp, #12
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	2000005c 	.word	0x2000005c
 8008440:	ffff0208 	.word	0xffff0208

08008444 <__sread>:
 8008444:	b510      	push	{r4, lr}
 8008446:	460c      	mov	r4, r1
 8008448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800844c:	f000 f87e 	bl	800854c <_read_r>
 8008450:	2800      	cmp	r0, #0
 8008452:	bfab      	itete	ge
 8008454:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008456:	89a3      	ldrhlt	r3, [r4, #12]
 8008458:	181b      	addge	r3, r3, r0
 800845a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800845e:	bfac      	ite	ge
 8008460:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008462:	81a3      	strhlt	r3, [r4, #12]
 8008464:	bd10      	pop	{r4, pc}

08008466 <__swrite>:
 8008466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800846a:	461f      	mov	r7, r3
 800846c:	898b      	ldrh	r3, [r1, #12]
 800846e:	05db      	lsls	r3, r3, #23
 8008470:	4605      	mov	r5, r0
 8008472:	460c      	mov	r4, r1
 8008474:	4616      	mov	r6, r2
 8008476:	d505      	bpl.n	8008484 <__swrite+0x1e>
 8008478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800847c:	2302      	movs	r3, #2
 800847e:	2200      	movs	r2, #0
 8008480:	f000 f852 	bl	8008528 <_lseek_r>
 8008484:	89a3      	ldrh	r3, [r4, #12]
 8008486:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800848a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800848e:	81a3      	strh	r3, [r4, #12]
 8008490:	4632      	mov	r2, r6
 8008492:	463b      	mov	r3, r7
 8008494:	4628      	mov	r0, r5
 8008496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800849a:	f000 b869 	b.w	8008570 <_write_r>

0800849e <__sseek>:
 800849e:	b510      	push	{r4, lr}
 80084a0:	460c      	mov	r4, r1
 80084a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084a6:	f000 f83f 	bl	8008528 <_lseek_r>
 80084aa:	1c43      	adds	r3, r0, #1
 80084ac:	89a3      	ldrh	r3, [r4, #12]
 80084ae:	bf15      	itete	ne
 80084b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084ba:	81a3      	strheq	r3, [r4, #12]
 80084bc:	bf18      	it	ne
 80084be:	81a3      	strhne	r3, [r4, #12]
 80084c0:	bd10      	pop	{r4, pc}

080084c2 <__sclose>:
 80084c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c6:	f000 b81f 	b.w	8008508 <_close_r>

080084ca <memset>:
 80084ca:	4402      	add	r2, r0
 80084cc:	4603      	mov	r3, r0
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d100      	bne.n	80084d4 <memset+0xa>
 80084d2:	4770      	bx	lr
 80084d4:	f803 1b01 	strb.w	r1, [r3], #1
 80084d8:	e7f9      	b.n	80084ce <memset+0x4>

080084da <strncmp>:
 80084da:	b510      	push	{r4, lr}
 80084dc:	b16a      	cbz	r2, 80084fa <strncmp+0x20>
 80084de:	3901      	subs	r1, #1
 80084e0:	1884      	adds	r4, r0, r2
 80084e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d103      	bne.n	80084f6 <strncmp+0x1c>
 80084ee:	42a0      	cmp	r0, r4
 80084f0:	d001      	beq.n	80084f6 <strncmp+0x1c>
 80084f2:	2a00      	cmp	r2, #0
 80084f4:	d1f5      	bne.n	80084e2 <strncmp+0x8>
 80084f6:	1ad0      	subs	r0, r2, r3
 80084f8:	bd10      	pop	{r4, pc}
 80084fa:	4610      	mov	r0, r2
 80084fc:	e7fc      	b.n	80084f8 <strncmp+0x1e>
	...

08008500 <_localeconv_r>:
 8008500:	4800      	ldr	r0, [pc, #0]	@ (8008504 <_localeconv_r+0x4>)
 8008502:	4770      	bx	lr
 8008504:	2000019c 	.word	0x2000019c

08008508 <_close_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d06      	ldr	r5, [pc, #24]	@ (8008524 <_close_r+0x1c>)
 800850c:	2300      	movs	r3, #0
 800850e:	4604      	mov	r4, r0
 8008510:	4608      	mov	r0, r1
 8008512:	602b      	str	r3, [r5, #0]
 8008514:	f7f9 fd98 	bl	8002048 <_close>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	d102      	bne.n	8008522 <_close_r+0x1a>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	b103      	cbz	r3, 8008522 <_close_r+0x1a>
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bd38      	pop	{r3, r4, r5, pc}
 8008524:	20000824 	.word	0x20000824

08008528 <_lseek_r>:
 8008528:	b538      	push	{r3, r4, r5, lr}
 800852a:	4d07      	ldr	r5, [pc, #28]	@ (8008548 <_lseek_r+0x20>)
 800852c:	4604      	mov	r4, r0
 800852e:	4608      	mov	r0, r1
 8008530:	4611      	mov	r1, r2
 8008532:	2200      	movs	r2, #0
 8008534:	602a      	str	r2, [r5, #0]
 8008536:	461a      	mov	r2, r3
 8008538:	f7f9 fdad 	bl	8002096 <_lseek>
 800853c:	1c43      	adds	r3, r0, #1
 800853e:	d102      	bne.n	8008546 <_lseek_r+0x1e>
 8008540:	682b      	ldr	r3, [r5, #0]
 8008542:	b103      	cbz	r3, 8008546 <_lseek_r+0x1e>
 8008544:	6023      	str	r3, [r4, #0]
 8008546:	bd38      	pop	{r3, r4, r5, pc}
 8008548:	20000824 	.word	0x20000824

0800854c <_read_r>:
 800854c:	b538      	push	{r3, r4, r5, lr}
 800854e:	4d07      	ldr	r5, [pc, #28]	@ (800856c <_read_r+0x20>)
 8008550:	4604      	mov	r4, r0
 8008552:	4608      	mov	r0, r1
 8008554:	4611      	mov	r1, r2
 8008556:	2200      	movs	r2, #0
 8008558:	602a      	str	r2, [r5, #0]
 800855a:	461a      	mov	r2, r3
 800855c:	f7f9 fd3b 	bl	8001fd6 <_read>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	d102      	bne.n	800856a <_read_r+0x1e>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	b103      	cbz	r3, 800856a <_read_r+0x1e>
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	20000824 	.word	0x20000824

08008570 <_write_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4d07      	ldr	r5, [pc, #28]	@ (8008590 <_write_r+0x20>)
 8008574:	4604      	mov	r4, r0
 8008576:	4608      	mov	r0, r1
 8008578:	4611      	mov	r1, r2
 800857a:	2200      	movs	r2, #0
 800857c:	602a      	str	r2, [r5, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	f7f9 fd46 	bl	8002010 <_write>
 8008584:	1c43      	adds	r3, r0, #1
 8008586:	d102      	bne.n	800858e <_write_r+0x1e>
 8008588:	682b      	ldr	r3, [r5, #0]
 800858a:	b103      	cbz	r3, 800858e <_write_r+0x1e>
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	20000824 	.word	0x20000824

08008594 <__errno>:
 8008594:	4b01      	ldr	r3, [pc, #4]	@ (800859c <__errno+0x8>)
 8008596:	6818      	ldr	r0, [r3, #0]
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop
 800859c:	2000005c 	.word	0x2000005c

080085a0 <__libc_init_array>:
 80085a0:	b570      	push	{r4, r5, r6, lr}
 80085a2:	4d0d      	ldr	r5, [pc, #52]	@ (80085d8 <__libc_init_array+0x38>)
 80085a4:	4c0d      	ldr	r4, [pc, #52]	@ (80085dc <__libc_init_array+0x3c>)
 80085a6:	1b64      	subs	r4, r4, r5
 80085a8:	10a4      	asrs	r4, r4, #2
 80085aa:	2600      	movs	r6, #0
 80085ac:	42a6      	cmp	r6, r4
 80085ae:	d109      	bne.n	80085c4 <__libc_init_array+0x24>
 80085b0:	4d0b      	ldr	r5, [pc, #44]	@ (80085e0 <__libc_init_array+0x40>)
 80085b2:	4c0c      	ldr	r4, [pc, #48]	@ (80085e4 <__libc_init_array+0x44>)
 80085b4:	f003 fb66 	bl	800bc84 <_init>
 80085b8:	1b64      	subs	r4, r4, r5
 80085ba:	10a4      	asrs	r4, r4, #2
 80085bc:	2600      	movs	r6, #0
 80085be:	42a6      	cmp	r6, r4
 80085c0:	d105      	bne.n	80085ce <__libc_init_array+0x2e>
 80085c2:	bd70      	pop	{r4, r5, r6, pc}
 80085c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80085c8:	4798      	blx	r3
 80085ca:	3601      	adds	r6, #1
 80085cc:	e7ee      	b.n	80085ac <__libc_init_array+0xc>
 80085ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80085d2:	4798      	blx	r3
 80085d4:	3601      	adds	r6, #1
 80085d6:	e7f2      	b.n	80085be <__libc_init_array+0x1e>
 80085d8:	0800c23c 	.word	0x0800c23c
 80085dc:	0800c23c 	.word	0x0800c23c
 80085e0:	0800c23c 	.word	0x0800c23c
 80085e4:	0800c240 	.word	0x0800c240

080085e8 <__retarget_lock_init_recursive>:
 80085e8:	4770      	bx	lr

080085ea <__retarget_lock_acquire_recursive>:
 80085ea:	4770      	bx	lr

080085ec <__retarget_lock_release_recursive>:
 80085ec:	4770      	bx	lr
	...

080085f0 <nanf>:
 80085f0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80085f8 <nanf+0x8>
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	7fc00000 	.word	0x7fc00000

080085fc <quorem>:
 80085fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008600:	6903      	ldr	r3, [r0, #16]
 8008602:	690c      	ldr	r4, [r1, #16]
 8008604:	42a3      	cmp	r3, r4
 8008606:	4607      	mov	r7, r0
 8008608:	db7e      	blt.n	8008708 <quorem+0x10c>
 800860a:	3c01      	subs	r4, #1
 800860c:	f101 0814 	add.w	r8, r1, #20
 8008610:	00a3      	lsls	r3, r4, #2
 8008612:	f100 0514 	add.w	r5, r0, #20
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800861c:	9301      	str	r3, [sp, #4]
 800861e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008622:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008626:	3301      	adds	r3, #1
 8008628:	429a      	cmp	r2, r3
 800862a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800862e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008632:	d32e      	bcc.n	8008692 <quorem+0x96>
 8008634:	f04f 0a00 	mov.w	sl, #0
 8008638:	46c4      	mov	ip, r8
 800863a:	46ae      	mov	lr, r5
 800863c:	46d3      	mov	fp, sl
 800863e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008642:	b298      	uxth	r0, r3
 8008644:	fb06 a000 	mla	r0, r6, r0, sl
 8008648:	0c02      	lsrs	r2, r0, #16
 800864a:	0c1b      	lsrs	r3, r3, #16
 800864c:	fb06 2303 	mla	r3, r6, r3, r2
 8008650:	f8de 2000 	ldr.w	r2, [lr]
 8008654:	b280      	uxth	r0, r0
 8008656:	b292      	uxth	r2, r2
 8008658:	1a12      	subs	r2, r2, r0
 800865a:	445a      	add	r2, fp
 800865c:	f8de 0000 	ldr.w	r0, [lr]
 8008660:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008664:	b29b      	uxth	r3, r3
 8008666:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800866a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800866e:	b292      	uxth	r2, r2
 8008670:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008674:	45e1      	cmp	r9, ip
 8008676:	f84e 2b04 	str.w	r2, [lr], #4
 800867a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800867e:	d2de      	bcs.n	800863e <quorem+0x42>
 8008680:	9b00      	ldr	r3, [sp, #0]
 8008682:	58eb      	ldr	r3, [r5, r3]
 8008684:	b92b      	cbnz	r3, 8008692 <quorem+0x96>
 8008686:	9b01      	ldr	r3, [sp, #4]
 8008688:	3b04      	subs	r3, #4
 800868a:	429d      	cmp	r5, r3
 800868c:	461a      	mov	r2, r3
 800868e:	d32f      	bcc.n	80086f0 <quorem+0xf4>
 8008690:	613c      	str	r4, [r7, #16]
 8008692:	4638      	mov	r0, r7
 8008694:	f001 f9c8 	bl	8009a28 <__mcmp>
 8008698:	2800      	cmp	r0, #0
 800869a:	db25      	blt.n	80086e8 <quorem+0xec>
 800869c:	4629      	mov	r1, r5
 800869e:	2000      	movs	r0, #0
 80086a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80086a4:	f8d1 c000 	ldr.w	ip, [r1]
 80086a8:	fa1f fe82 	uxth.w	lr, r2
 80086ac:	fa1f f38c 	uxth.w	r3, ip
 80086b0:	eba3 030e 	sub.w	r3, r3, lr
 80086b4:	4403      	add	r3, r0
 80086b6:	0c12      	lsrs	r2, r2, #16
 80086b8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80086bc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086c6:	45c1      	cmp	r9, r8
 80086c8:	f841 3b04 	str.w	r3, [r1], #4
 80086cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80086d0:	d2e6      	bcs.n	80086a0 <quorem+0xa4>
 80086d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086da:	b922      	cbnz	r2, 80086e6 <quorem+0xea>
 80086dc:	3b04      	subs	r3, #4
 80086de:	429d      	cmp	r5, r3
 80086e0:	461a      	mov	r2, r3
 80086e2:	d30b      	bcc.n	80086fc <quorem+0x100>
 80086e4:	613c      	str	r4, [r7, #16]
 80086e6:	3601      	adds	r6, #1
 80086e8:	4630      	mov	r0, r6
 80086ea:	b003      	add	sp, #12
 80086ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f0:	6812      	ldr	r2, [r2, #0]
 80086f2:	3b04      	subs	r3, #4
 80086f4:	2a00      	cmp	r2, #0
 80086f6:	d1cb      	bne.n	8008690 <quorem+0x94>
 80086f8:	3c01      	subs	r4, #1
 80086fa:	e7c6      	b.n	800868a <quorem+0x8e>
 80086fc:	6812      	ldr	r2, [r2, #0]
 80086fe:	3b04      	subs	r3, #4
 8008700:	2a00      	cmp	r2, #0
 8008702:	d1ef      	bne.n	80086e4 <quorem+0xe8>
 8008704:	3c01      	subs	r4, #1
 8008706:	e7ea      	b.n	80086de <quorem+0xe2>
 8008708:	2000      	movs	r0, #0
 800870a:	e7ee      	b.n	80086ea <quorem+0xee>
 800870c:	0000      	movs	r0, r0
	...

08008710 <_dtoa_r>:
 8008710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	69c7      	ldr	r7, [r0, #28]
 8008716:	b097      	sub	sp, #92	@ 0x5c
 8008718:	ed8d 0b04 	vstr	d0, [sp, #16]
 800871c:	ec55 4b10 	vmov	r4, r5, d0
 8008720:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008722:	9107      	str	r1, [sp, #28]
 8008724:	4681      	mov	r9, r0
 8008726:	920c      	str	r2, [sp, #48]	@ 0x30
 8008728:	9311      	str	r3, [sp, #68]	@ 0x44
 800872a:	b97f      	cbnz	r7, 800874c <_dtoa_r+0x3c>
 800872c:	2010      	movs	r0, #16
 800872e:	f000 fe09 	bl	8009344 <malloc>
 8008732:	4602      	mov	r2, r0
 8008734:	f8c9 001c 	str.w	r0, [r9, #28]
 8008738:	b920      	cbnz	r0, 8008744 <_dtoa_r+0x34>
 800873a:	4ba9      	ldr	r3, [pc, #676]	@ (80089e0 <_dtoa_r+0x2d0>)
 800873c:	21ef      	movs	r1, #239	@ 0xef
 800873e:	48a9      	ldr	r0, [pc, #676]	@ (80089e4 <_dtoa_r+0x2d4>)
 8008740:	f002 fc2a 	bl	800af98 <__assert_func>
 8008744:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008748:	6007      	str	r7, [r0, #0]
 800874a:	60c7      	str	r7, [r0, #12]
 800874c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008750:	6819      	ldr	r1, [r3, #0]
 8008752:	b159      	cbz	r1, 800876c <_dtoa_r+0x5c>
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	604a      	str	r2, [r1, #4]
 8008758:	2301      	movs	r3, #1
 800875a:	4093      	lsls	r3, r2
 800875c:	608b      	str	r3, [r1, #8]
 800875e:	4648      	mov	r0, r9
 8008760:	f000 fee6 	bl	8009530 <_Bfree>
 8008764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	1e2b      	subs	r3, r5, #0
 800876e:	bfb9      	ittee	lt
 8008770:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008774:	9305      	strlt	r3, [sp, #20]
 8008776:	2300      	movge	r3, #0
 8008778:	6033      	strge	r3, [r6, #0]
 800877a:	9f05      	ldr	r7, [sp, #20]
 800877c:	4b9a      	ldr	r3, [pc, #616]	@ (80089e8 <_dtoa_r+0x2d8>)
 800877e:	bfbc      	itt	lt
 8008780:	2201      	movlt	r2, #1
 8008782:	6032      	strlt	r2, [r6, #0]
 8008784:	43bb      	bics	r3, r7
 8008786:	d112      	bne.n	80087ae <_dtoa_r+0x9e>
 8008788:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800878a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800878e:	6013      	str	r3, [r2, #0]
 8008790:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008794:	4323      	orrs	r3, r4
 8008796:	f000 855a 	beq.w	800924e <_dtoa_r+0xb3e>
 800879a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800879c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80089fc <_dtoa_r+0x2ec>
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 855c 	beq.w	800925e <_dtoa_r+0xb4e>
 80087a6:	f10a 0303 	add.w	r3, sl, #3
 80087aa:	f000 bd56 	b.w	800925a <_dtoa_r+0xb4a>
 80087ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80087b2:	2200      	movs	r2, #0
 80087b4:	ec51 0b17 	vmov	r0, r1, d7
 80087b8:	2300      	movs	r3, #0
 80087ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80087be:	f7f8 f98b 	bl	8000ad8 <__aeabi_dcmpeq>
 80087c2:	4680      	mov	r8, r0
 80087c4:	b158      	cbz	r0, 80087de <_dtoa_r+0xce>
 80087c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80087c8:	2301      	movs	r3, #1
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087ce:	b113      	cbz	r3, 80087d6 <_dtoa_r+0xc6>
 80087d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80087d2:	4b86      	ldr	r3, [pc, #536]	@ (80089ec <_dtoa_r+0x2dc>)
 80087d4:	6013      	str	r3, [r2, #0]
 80087d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008a00 <_dtoa_r+0x2f0>
 80087da:	f000 bd40 	b.w	800925e <_dtoa_r+0xb4e>
 80087de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80087e2:	aa14      	add	r2, sp, #80	@ 0x50
 80087e4:	a915      	add	r1, sp, #84	@ 0x54
 80087e6:	4648      	mov	r0, r9
 80087e8:	f001 fa3e 	bl	8009c68 <__d2b>
 80087ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80087f0:	9002      	str	r0, [sp, #8]
 80087f2:	2e00      	cmp	r6, #0
 80087f4:	d078      	beq.n	80088e8 <_dtoa_r+0x1d8>
 80087f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80087fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008800:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008804:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008808:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800880c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008810:	4619      	mov	r1, r3
 8008812:	2200      	movs	r2, #0
 8008814:	4b76      	ldr	r3, [pc, #472]	@ (80089f0 <_dtoa_r+0x2e0>)
 8008816:	f7f7 fd3f 	bl	8000298 <__aeabi_dsub>
 800881a:	a36b      	add	r3, pc, #428	@ (adr r3, 80089c8 <_dtoa_r+0x2b8>)
 800881c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008820:	f7f7 fef2 	bl	8000608 <__aeabi_dmul>
 8008824:	a36a      	add	r3, pc, #424	@ (adr r3, 80089d0 <_dtoa_r+0x2c0>)
 8008826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882a:	f7f7 fd37 	bl	800029c <__adddf3>
 800882e:	4604      	mov	r4, r0
 8008830:	4630      	mov	r0, r6
 8008832:	460d      	mov	r5, r1
 8008834:	f7f7 fe7e 	bl	8000534 <__aeabi_i2d>
 8008838:	a367      	add	r3, pc, #412	@ (adr r3, 80089d8 <_dtoa_r+0x2c8>)
 800883a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883e:	f7f7 fee3 	bl	8000608 <__aeabi_dmul>
 8008842:	4602      	mov	r2, r0
 8008844:	460b      	mov	r3, r1
 8008846:	4620      	mov	r0, r4
 8008848:	4629      	mov	r1, r5
 800884a:	f7f7 fd27 	bl	800029c <__adddf3>
 800884e:	4604      	mov	r4, r0
 8008850:	460d      	mov	r5, r1
 8008852:	f7f8 f989 	bl	8000b68 <__aeabi_d2iz>
 8008856:	2200      	movs	r2, #0
 8008858:	4607      	mov	r7, r0
 800885a:	2300      	movs	r3, #0
 800885c:	4620      	mov	r0, r4
 800885e:	4629      	mov	r1, r5
 8008860:	f7f8 f944 	bl	8000aec <__aeabi_dcmplt>
 8008864:	b140      	cbz	r0, 8008878 <_dtoa_r+0x168>
 8008866:	4638      	mov	r0, r7
 8008868:	f7f7 fe64 	bl	8000534 <__aeabi_i2d>
 800886c:	4622      	mov	r2, r4
 800886e:	462b      	mov	r3, r5
 8008870:	f7f8 f932 	bl	8000ad8 <__aeabi_dcmpeq>
 8008874:	b900      	cbnz	r0, 8008878 <_dtoa_r+0x168>
 8008876:	3f01      	subs	r7, #1
 8008878:	2f16      	cmp	r7, #22
 800887a:	d852      	bhi.n	8008922 <_dtoa_r+0x212>
 800887c:	4b5d      	ldr	r3, [pc, #372]	@ (80089f4 <_dtoa_r+0x2e4>)
 800887e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008886:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800888a:	f7f8 f92f 	bl	8000aec <__aeabi_dcmplt>
 800888e:	2800      	cmp	r0, #0
 8008890:	d049      	beq.n	8008926 <_dtoa_r+0x216>
 8008892:	3f01      	subs	r7, #1
 8008894:	2300      	movs	r3, #0
 8008896:	9310      	str	r3, [sp, #64]	@ 0x40
 8008898:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800889a:	1b9b      	subs	r3, r3, r6
 800889c:	1e5a      	subs	r2, r3, #1
 800889e:	bf45      	ittet	mi
 80088a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80088a4:	9300      	strmi	r3, [sp, #0]
 80088a6:	2300      	movpl	r3, #0
 80088a8:	2300      	movmi	r3, #0
 80088aa:	9206      	str	r2, [sp, #24]
 80088ac:	bf54      	ite	pl
 80088ae:	9300      	strpl	r3, [sp, #0]
 80088b0:	9306      	strmi	r3, [sp, #24]
 80088b2:	2f00      	cmp	r7, #0
 80088b4:	db39      	blt.n	800892a <_dtoa_r+0x21a>
 80088b6:	9b06      	ldr	r3, [sp, #24]
 80088b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80088ba:	443b      	add	r3, r7
 80088bc:	9306      	str	r3, [sp, #24]
 80088be:	2300      	movs	r3, #0
 80088c0:	9308      	str	r3, [sp, #32]
 80088c2:	9b07      	ldr	r3, [sp, #28]
 80088c4:	2b09      	cmp	r3, #9
 80088c6:	d863      	bhi.n	8008990 <_dtoa_r+0x280>
 80088c8:	2b05      	cmp	r3, #5
 80088ca:	bfc4      	itt	gt
 80088cc:	3b04      	subgt	r3, #4
 80088ce:	9307      	strgt	r3, [sp, #28]
 80088d0:	9b07      	ldr	r3, [sp, #28]
 80088d2:	f1a3 0302 	sub.w	r3, r3, #2
 80088d6:	bfcc      	ite	gt
 80088d8:	2400      	movgt	r4, #0
 80088da:	2401      	movle	r4, #1
 80088dc:	2b03      	cmp	r3, #3
 80088de:	d863      	bhi.n	80089a8 <_dtoa_r+0x298>
 80088e0:	e8df f003 	tbb	[pc, r3]
 80088e4:	2b375452 	.word	0x2b375452
 80088e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80088ec:	441e      	add	r6, r3
 80088ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80088f2:	2b20      	cmp	r3, #32
 80088f4:	bfc1      	itttt	gt
 80088f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80088fa:	409f      	lslgt	r7, r3
 80088fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008900:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008904:	bfd6      	itet	le
 8008906:	f1c3 0320 	rsble	r3, r3, #32
 800890a:	ea47 0003 	orrgt.w	r0, r7, r3
 800890e:	fa04 f003 	lslle.w	r0, r4, r3
 8008912:	f7f7 fdff 	bl	8000514 <__aeabi_ui2d>
 8008916:	2201      	movs	r2, #1
 8008918:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800891c:	3e01      	subs	r6, #1
 800891e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008920:	e776      	b.n	8008810 <_dtoa_r+0x100>
 8008922:	2301      	movs	r3, #1
 8008924:	e7b7      	b.n	8008896 <_dtoa_r+0x186>
 8008926:	9010      	str	r0, [sp, #64]	@ 0x40
 8008928:	e7b6      	b.n	8008898 <_dtoa_r+0x188>
 800892a:	9b00      	ldr	r3, [sp, #0]
 800892c:	1bdb      	subs	r3, r3, r7
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	427b      	negs	r3, r7
 8008932:	9308      	str	r3, [sp, #32]
 8008934:	2300      	movs	r3, #0
 8008936:	930d      	str	r3, [sp, #52]	@ 0x34
 8008938:	e7c3      	b.n	80088c2 <_dtoa_r+0x1b2>
 800893a:	2301      	movs	r3, #1
 800893c:	9309      	str	r3, [sp, #36]	@ 0x24
 800893e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008940:	eb07 0b03 	add.w	fp, r7, r3
 8008944:	f10b 0301 	add.w	r3, fp, #1
 8008948:	2b01      	cmp	r3, #1
 800894a:	9303      	str	r3, [sp, #12]
 800894c:	bfb8      	it	lt
 800894e:	2301      	movlt	r3, #1
 8008950:	e006      	b.n	8008960 <_dtoa_r+0x250>
 8008952:	2301      	movs	r3, #1
 8008954:	9309      	str	r3, [sp, #36]	@ 0x24
 8008956:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008958:	2b00      	cmp	r3, #0
 800895a:	dd28      	ble.n	80089ae <_dtoa_r+0x29e>
 800895c:	469b      	mov	fp, r3
 800895e:	9303      	str	r3, [sp, #12]
 8008960:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008964:	2100      	movs	r1, #0
 8008966:	2204      	movs	r2, #4
 8008968:	f102 0514 	add.w	r5, r2, #20
 800896c:	429d      	cmp	r5, r3
 800896e:	d926      	bls.n	80089be <_dtoa_r+0x2ae>
 8008970:	6041      	str	r1, [r0, #4]
 8008972:	4648      	mov	r0, r9
 8008974:	f000 fd9c 	bl	80094b0 <_Balloc>
 8008978:	4682      	mov	sl, r0
 800897a:	2800      	cmp	r0, #0
 800897c:	d142      	bne.n	8008a04 <_dtoa_r+0x2f4>
 800897e:	4b1e      	ldr	r3, [pc, #120]	@ (80089f8 <_dtoa_r+0x2e8>)
 8008980:	4602      	mov	r2, r0
 8008982:	f240 11af 	movw	r1, #431	@ 0x1af
 8008986:	e6da      	b.n	800873e <_dtoa_r+0x2e>
 8008988:	2300      	movs	r3, #0
 800898a:	e7e3      	b.n	8008954 <_dtoa_r+0x244>
 800898c:	2300      	movs	r3, #0
 800898e:	e7d5      	b.n	800893c <_dtoa_r+0x22c>
 8008990:	2401      	movs	r4, #1
 8008992:	2300      	movs	r3, #0
 8008994:	9307      	str	r3, [sp, #28]
 8008996:	9409      	str	r4, [sp, #36]	@ 0x24
 8008998:	f04f 3bff 	mov.w	fp, #4294967295
 800899c:	2200      	movs	r2, #0
 800899e:	f8cd b00c 	str.w	fp, [sp, #12]
 80089a2:	2312      	movs	r3, #18
 80089a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80089a6:	e7db      	b.n	8008960 <_dtoa_r+0x250>
 80089a8:	2301      	movs	r3, #1
 80089aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ac:	e7f4      	b.n	8008998 <_dtoa_r+0x288>
 80089ae:	f04f 0b01 	mov.w	fp, #1
 80089b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80089b6:	465b      	mov	r3, fp
 80089b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80089bc:	e7d0      	b.n	8008960 <_dtoa_r+0x250>
 80089be:	3101      	adds	r1, #1
 80089c0:	0052      	lsls	r2, r2, #1
 80089c2:	e7d1      	b.n	8008968 <_dtoa_r+0x258>
 80089c4:	f3af 8000 	nop.w
 80089c8:	636f4361 	.word	0x636f4361
 80089cc:	3fd287a7 	.word	0x3fd287a7
 80089d0:	8b60c8b3 	.word	0x8b60c8b3
 80089d4:	3fc68a28 	.word	0x3fc68a28
 80089d8:	509f79fb 	.word	0x509f79fb
 80089dc:	3fd34413 	.word	0x3fd34413
 80089e0:	0800be52 	.word	0x0800be52
 80089e4:	0800be69 	.word	0x0800be69
 80089e8:	7ff00000 	.word	0x7ff00000
 80089ec:	0800be1d 	.word	0x0800be1d
 80089f0:	3ff80000 	.word	0x3ff80000
 80089f4:	0800c018 	.word	0x0800c018
 80089f8:	0800bec1 	.word	0x0800bec1
 80089fc:	0800be4e 	.word	0x0800be4e
 8008a00:	0800be1c 	.word	0x0800be1c
 8008a04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a08:	6018      	str	r0, [r3, #0]
 8008a0a:	9b03      	ldr	r3, [sp, #12]
 8008a0c:	2b0e      	cmp	r3, #14
 8008a0e:	f200 80a1 	bhi.w	8008b54 <_dtoa_r+0x444>
 8008a12:	2c00      	cmp	r4, #0
 8008a14:	f000 809e 	beq.w	8008b54 <_dtoa_r+0x444>
 8008a18:	2f00      	cmp	r7, #0
 8008a1a:	dd33      	ble.n	8008a84 <_dtoa_r+0x374>
 8008a1c:	4b9c      	ldr	r3, [pc, #624]	@ (8008c90 <_dtoa_r+0x580>)
 8008a1e:	f007 020f 	and.w	r2, r7, #15
 8008a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a26:	ed93 7b00 	vldr	d7, [r3]
 8008a2a:	05f8      	lsls	r0, r7, #23
 8008a2c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008a30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008a34:	d516      	bpl.n	8008a64 <_dtoa_r+0x354>
 8008a36:	4b97      	ldr	r3, [pc, #604]	@ (8008c94 <_dtoa_r+0x584>)
 8008a38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a40:	f7f7 ff0c 	bl	800085c <__aeabi_ddiv>
 8008a44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a48:	f004 040f 	and.w	r4, r4, #15
 8008a4c:	2603      	movs	r6, #3
 8008a4e:	4d91      	ldr	r5, [pc, #580]	@ (8008c94 <_dtoa_r+0x584>)
 8008a50:	b954      	cbnz	r4, 8008a68 <_dtoa_r+0x358>
 8008a52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a5a:	f7f7 feff 	bl	800085c <__aeabi_ddiv>
 8008a5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a62:	e028      	b.n	8008ab6 <_dtoa_r+0x3a6>
 8008a64:	2602      	movs	r6, #2
 8008a66:	e7f2      	b.n	8008a4e <_dtoa_r+0x33e>
 8008a68:	07e1      	lsls	r1, r4, #31
 8008a6a:	d508      	bpl.n	8008a7e <_dtoa_r+0x36e>
 8008a6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a74:	f7f7 fdc8 	bl	8000608 <__aeabi_dmul>
 8008a78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a7c:	3601      	adds	r6, #1
 8008a7e:	1064      	asrs	r4, r4, #1
 8008a80:	3508      	adds	r5, #8
 8008a82:	e7e5      	b.n	8008a50 <_dtoa_r+0x340>
 8008a84:	f000 80af 	beq.w	8008be6 <_dtoa_r+0x4d6>
 8008a88:	427c      	negs	r4, r7
 8008a8a:	4b81      	ldr	r3, [pc, #516]	@ (8008c90 <_dtoa_r+0x580>)
 8008a8c:	4d81      	ldr	r5, [pc, #516]	@ (8008c94 <_dtoa_r+0x584>)
 8008a8e:	f004 020f 	and.w	r2, r4, #15
 8008a92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a9e:	f7f7 fdb3 	bl	8000608 <__aeabi_dmul>
 8008aa2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008aa6:	1124      	asrs	r4, r4, #4
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	2602      	movs	r6, #2
 8008aac:	2c00      	cmp	r4, #0
 8008aae:	f040 808f 	bne.w	8008bd0 <_dtoa_r+0x4c0>
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1d3      	bne.n	8008a5e <_dtoa_r+0x34e>
 8008ab6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ab8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f000 8094 	beq.w	8008bea <_dtoa_r+0x4da>
 8008ac2:	4b75      	ldr	r3, [pc, #468]	@ (8008c98 <_dtoa_r+0x588>)
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	4629      	mov	r1, r5
 8008aca:	f7f8 f80f 	bl	8000aec <__aeabi_dcmplt>
 8008ace:	2800      	cmp	r0, #0
 8008ad0:	f000 808b 	beq.w	8008bea <_dtoa_r+0x4da>
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 8087 	beq.w	8008bea <_dtoa_r+0x4da>
 8008adc:	f1bb 0f00 	cmp.w	fp, #0
 8008ae0:	dd34      	ble.n	8008b4c <_dtoa_r+0x43c>
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	4b6d      	ldr	r3, [pc, #436]	@ (8008c9c <_dtoa_r+0x58c>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4629      	mov	r1, r5
 8008aea:	f7f7 fd8d 	bl	8000608 <__aeabi_dmul>
 8008aee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008af2:	f107 38ff 	add.w	r8, r7, #4294967295
 8008af6:	3601      	adds	r6, #1
 8008af8:	465c      	mov	r4, fp
 8008afa:	4630      	mov	r0, r6
 8008afc:	f7f7 fd1a 	bl	8000534 <__aeabi_i2d>
 8008b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b04:	f7f7 fd80 	bl	8000608 <__aeabi_dmul>
 8008b08:	4b65      	ldr	r3, [pc, #404]	@ (8008ca0 <_dtoa_r+0x590>)
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f7f7 fbc6 	bl	800029c <__adddf3>
 8008b10:	4605      	mov	r5, r0
 8008b12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008b16:	2c00      	cmp	r4, #0
 8008b18:	d16a      	bne.n	8008bf0 <_dtoa_r+0x4e0>
 8008b1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b1e:	4b61      	ldr	r3, [pc, #388]	@ (8008ca4 <_dtoa_r+0x594>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	f7f7 fbb9 	bl	8000298 <__aeabi_dsub>
 8008b26:	4602      	mov	r2, r0
 8008b28:	460b      	mov	r3, r1
 8008b2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b2e:	462a      	mov	r2, r5
 8008b30:	4633      	mov	r3, r6
 8008b32:	f7f7 fff9 	bl	8000b28 <__aeabi_dcmpgt>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	f040 8298 	bne.w	800906c <_dtoa_r+0x95c>
 8008b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b40:	462a      	mov	r2, r5
 8008b42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008b46:	f7f7 ffd1 	bl	8000aec <__aeabi_dcmplt>
 8008b4a:	bb38      	cbnz	r0, 8008b9c <_dtoa_r+0x48c>
 8008b4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008b50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f2c0 8157 	blt.w	8008e0a <_dtoa_r+0x6fa>
 8008b5c:	2f0e      	cmp	r7, #14
 8008b5e:	f300 8154 	bgt.w	8008e0a <_dtoa_r+0x6fa>
 8008b62:	4b4b      	ldr	r3, [pc, #300]	@ (8008c90 <_dtoa_r+0x580>)
 8008b64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b68:	ed93 7b00 	vldr	d7, [r3]
 8008b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	ed8d 7b00 	vstr	d7, [sp]
 8008b74:	f280 80e5 	bge.w	8008d42 <_dtoa_r+0x632>
 8008b78:	9b03      	ldr	r3, [sp, #12]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f300 80e1 	bgt.w	8008d42 <_dtoa_r+0x632>
 8008b80:	d10c      	bne.n	8008b9c <_dtoa_r+0x48c>
 8008b82:	4b48      	ldr	r3, [pc, #288]	@ (8008ca4 <_dtoa_r+0x594>)
 8008b84:	2200      	movs	r2, #0
 8008b86:	ec51 0b17 	vmov	r0, r1, d7
 8008b8a:	f7f7 fd3d 	bl	8000608 <__aeabi_dmul>
 8008b8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b92:	f7f7 ffbf 	bl	8000b14 <__aeabi_dcmpge>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	f000 8266 	beq.w	8009068 <_dtoa_r+0x958>
 8008b9c:	2400      	movs	r4, #0
 8008b9e:	4625      	mov	r5, r4
 8008ba0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ba2:	4656      	mov	r6, sl
 8008ba4:	ea6f 0803 	mvn.w	r8, r3
 8008ba8:	2700      	movs	r7, #0
 8008baa:	4621      	mov	r1, r4
 8008bac:	4648      	mov	r0, r9
 8008bae:	f000 fcbf 	bl	8009530 <_Bfree>
 8008bb2:	2d00      	cmp	r5, #0
 8008bb4:	f000 80bd 	beq.w	8008d32 <_dtoa_r+0x622>
 8008bb8:	b12f      	cbz	r7, 8008bc6 <_dtoa_r+0x4b6>
 8008bba:	42af      	cmp	r7, r5
 8008bbc:	d003      	beq.n	8008bc6 <_dtoa_r+0x4b6>
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	4648      	mov	r0, r9
 8008bc2:	f000 fcb5 	bl	8009530 <_Bfree>
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	4648      	mov	r0, r9
 8008bca:	f000 fcb1 	bl	8009530 <_Bfree>
 8008bce:	e0b0      	b.n	8008d32 <_dtoa_r+0x622>
 8008bd0:	07e2      	lsls	r2, r4, #31
 8008bd2:	d505      	bpl.n	8008be0 <_dtoa_r+0x4d0>
 8008bd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bd8:	f7f7 fd16 	bl	8000608 <__aeabi_dmul>
 8008bdc:	3601      	adds	r6, #1
 8008bde:	2301      	movs	r3, #1
 8008be0:	1064      	asrs	r4, r4, #1
 8008be2:	3508      	adds	r5, #8
 8008be4:	e762      	b.n	8008aac <_dtoa_r+0x39c>
 8008be6:	2602      	movs	r6, #2
 8008be8:	e765      	b.n	8008ab6 <_dtoa_r+0x3a6>
 8008bea:	9c03      	ldr	r4, [sp, #12]
 8008bec:	46b8      	mov	r8, r7
 8008bee:	e784      	b.n	8008afa <_dtoa_r+0x3ea>
 8008bf0:	4b27      	ldr	r3, [pc, #156]	@ (8008c90 <_dtoa_r+0x580>)
 8008bf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bfc:	4454      	add	r4, sl
 8008bfe:	2900      	cmp	r1, #0
 8008c00:	d054      	beq.n	8008cac <_dtoa_r+0x59c>
 8008c02:	4929      	ldr	r1, [pc, #164]	@ (8008ca8 <_dtoa_r+0x598>)
 8008c04:	2000      	movs	r0, #0
 8008c06:	f7f7 fe29 	bl	800085c <__aeabi_ddiv>
 8008c0a:	4633      	mov	r3, r6
 8008c0c:	462a      	mov	r2, r5
 8008c0e:	f7f7 fb43 	bl	8000298 <__aeabi_dsub>
 8008c12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c16:	4656      	mov	r6, sl
 8008c18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c1c:	f7f7 ffa4 	bl	8000b68 <__aeabi_d2iz>
 8008c20:	4605      	mov	r5, r0
 8008c22:	f7f7 fc87 	bl	8000534 <__aeabi_i2d>
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c2e:	f7f7 fb33 	bl	8000298 <__aeabi_dsub>
 8008c32:	3530      	adds	r5, #48	@ 0x30
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c3c:	f806 5b01 	strb.w	r5, [r6], #1
 8008c40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c44:	f7f7 ff52 	bl	8000aec <__aeabi_dcmplt>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d172      	bne.n	8008d32 <_dtoa_r+0x622>
 8008c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c50:	4911      	ldr	r1, [pc, #68]	@ (8008c98 <_dtoa_r+0x588>)
 8008c52:	2000      	movs	r0, #0
 8008c54:	f7f7 fb20 	bl	8000298 <__aeabi_dsub>
 8008c58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c5c:	f7f7 ff46 	bl	8000aec <__aeabi_dcmplt>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	f040 80b4 	bne.w	8008dce <_dtoa_r+0x6be>
 8008c66:	42a6      	cmp	r6, r4
 8008c68:	f43f af70 	beq.w	8008b4c <_dtoa_r+0x43c>
 8008c6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c70:	4b0a      	ldr	r3, [pc, #40]	@ (8008c9c <_dtoa_r+0x58c>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	f7f7 fcc8 	bl	8000608 <__aeabi_dmul>
 8008c78:	4b08      	ldr	r3, [pc, #32]	@ (8008c9c <_dtoa_r+0x58c>)
 8008c7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c7e:	2200      	movs	r2, #0
 8008c80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c84:	f7f7 fcc0 	bl	8000608 <__aeabi_dmul>
 8008c88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c8c:	e7c4      	b.n	8008c18 <_dtoa_r+0x508>
 8008c8e:	bf00      	nop
 8008c90:	0800c018 	.word	0x0800c018
 8008c94:	0800bff0 	.word	0x0800bff0
 8008c98:	3ff00000 	.word	0x3ff00000
 8008c9c:	40240000 	.word	0x40240000
 8008ca0:	401c0000 	.word	0x401c0000
 8008ca4:	40140000 	.word	0x40140000
 8008ca8:	3fe00000 	.word	0x3fe00000
 8008cac:	4631      	mov	r1, r6
 8008cae:	4628      	mov	r0, r5
 8008cb0:	f7f7 fcaa 	bl	8000608 <__aeabi_dmul>
 8008cb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008cb8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008cba:	4656      	mov	r6, sl
 8008cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cc0:	f7f7 ff52 	bl	8000b68 <__aeabi_d2iz>
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	f7f7 fc35 	bl	8000534 <__aeabi_i2d>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	460b      	mov	r3, r1
 8008cce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cd2:	f7f7 fae1 	bl	8000298 <__aeabi_dsub>
 8008cd6:	3530      	adds	r5, #48	@ 0x30
 8008cd8:	f806 5b01 	strb.w	r5, [r6], #1
 8008cdc:	4602      	mov	r2, r0
 8008cde:	460b      	mov	r3, r1
 8008ce0:	42a6      	cmp	r6, r4
 8008ce2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ce6:	f04f 0200 	mov.w	r2, #0
 8008cea:	d124      	bne.n	8008d36 <_dtoa_r+0x626>
 8008cec:	4baf      	ldr	r3, [pc, #700]	@ (8008fac <_dtoa_r+0x89c>)
 8008cee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008cf2:	f7f7 fad3 	bl	800029c <__adddf3>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cfe:	f7f7 ff13 	bl	8000b28 <__aeabi_dcmpgt>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d163      	bne.n	8008dce <_dtoa_r+0x6be>
 8008d06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d0a:	49a8      	ldr	r1, [pc, #672]	@ (8008fac <_dtoa_r+0x89c>)
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	f7f7 fac3 	bl	8000298 <__aeabi_dsub>
 8008d12:	4602      	mov	r2, r0
 8008d14:	460b      	mov	r3, r1
 8008d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d1a:	f7f7 fee7 	bl	8000aec <__aeabi_dcmplt>
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	f43f af14 	beq.w	8008b4c <_dtoa_r+0x43c>
 8008d24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008d26:	1e73      	subs	r3, r6, #1
 8008d28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d2e:	2b30      	cmp	r3, #48	@ 0x30
 8008d30:	d0f8      	beq.n	8008d24 <_dtoa_r+0x614>
 8008d32:	4647      	mov	r7, r8
 8008d34:	e03b      	b.n	8008dae <_dtoa_r+0x69e>
 8008d36:	4b9e      	ldr	r3, [pc, #632]	@ (8008fb0 <_dtoa_r+0x8a0>)
 8008d38:	f7f7 fc66 	bl	8000608 <__aeabi_dmul>
 8008d3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d40:	e7bc      	b.n	8008cbc <_dtoa_r+0x5ac>
 8008d42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d46:	4656      	mov	r6, sl
 8008d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	4629      	mov	r1, r5
 8008d50:	f7f7 fd84 	bl	800085c <__aeabi_ddiv>
 8008d54:	f7f7 ff08 	bl	8000b68 <__aeabi_d2iz>
 8008d58:	4680      	mov	r8, r0
 8008d5a:	f7f7 fbeb 	bl	8000534 <__aeabi_i2d>
 8008d5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d62:	f7f7 fc51 	bl	8000608 <__aeabi_dmul>
 8008d66:	4602      	mov	r2, r0
 8008d68:	460b      	mov	r3, r1
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	4629      	mov	r1, r5
 8008d6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d72:	f7f7 fa91 	bl	8000298 <__aeabi_dsub>
 8008d76:	f806 4b01 	strb.w	r4, [r6], #1
 8008d7a:	9d03      	ldr	r5, [sp, #12]
 8008d7c:	eba6 040a 	sub.w	r4, r6, sl
 8008d80:	42a5      	cmp	r5, r4
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	d133      	bne.n	8008df0 <_dtoa_r+0x6e0>
 8008d88:	f7f7 fa88 	bl	800029c <__adddf3>
 8008d8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d90:	4604      	mov	r4, r0
 8008d92:	460d      	mov	r5, r1
 8008d94:	f7f7 fec8 	bl	8000b28 <__aeabi_dcmpgt>
 8008d98:	b9c0      	cbnz	r0, 8008dcc <_dtoa_r+0x6bc>
 8008d9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d9e:	4620      	mov	r0, r4
 8008da0:	4629      	mov	r1, r5
 8008da2:	f7f7 fe99 	bl	8000ad8 <__aeabi_dcmpeq>
 8008da6:	b110      	cbz	r0, 8008dae <_dtoa_r+0x69e>
 8008da8:	f018 0f01 	tst.w	r8, #1
 8008dac:	d10e      	bne.n	8008dcc <_dtoa_r+0x6bc>
 8008dae:	9902      	ldr	r1, [sp, #8]
 8008db0:	4648      	mov	r0, r9
 8008db2:	f000 fbbd 	bl	8009530 <_Bfree>
 8008db6:	2300      	movs	r3, #0
 8008db8:	7033      	strb	r3, [r6, #0]
 8008dba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008dbc:	3701      	adds	r7, #1
 8008dbe:	601f      	str	r7, [r3, #0]
 8008dc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f000 824b 	beq.w	800925e <_dtoa_r+0xb4e>
 8008dc8:	601e      	str	r6, [r3, #0]
 8008dca:	e248      	b.n	800925e <_dtoa_r+0xb4e>
 8008dcc:	46b8      	mov	r8, r7
 8008dce:	4633      	mov	r3, r6
 8008dd0:	461e      	mov	r6, r3
 8008dd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dd6:	2a39      	cmp	r2, #57	@ 0x39
 8008dd8:	d106      	bne.n	8008de8 <_dtoa_r+0x6d8>
 8008dda:	459a      	cmp	sl, r3
 8008ddc:	d1f8      	bne.n	8008dd0 <_dtoa_r+0x6c0>
 8008dde:	2230      	movs	r2, #48	@ 0x30
 8008de0:	f108 0801 	add.w	r8, r8, #1
 8008de4:	f88a 2000 	strb.w	r2, [sl]
 8008de8:	781a      	ldrb	r2, [r3, #0]
 8008dea:	3201      	adds	r2, #1
 8008dec:	701a      	strb	r2, [r3, #0]
 8008dee:	e7a0      	b.n	8008d32 <_dtoa_r+0x622>
 8008df0:	4b6f      	ldr	r3, [pc, #444]	@ (8008fb0 <_dtoa_r+0x8a0>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	f7f7 fc08 	bl	8000608 <__aeabi_dmul>
 8008df8:	2200      	movs	r2, #0
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	4604      	mov	r4, r0
 8008dfe:	460d      	mov	r5, r1
 8008e00:	f7f7 fe6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d09f      	beq.n	8008d48 <_dtoa_r+0x638>
 8008e08:	e7d1      	b.n	8008dae <_dtoa_r+0x69e>
 8008e0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e0c:	2a00      	cmp	r2, #0
 8008e0e:	f000 80ea 	beq.w	8008fe6 <_dtoa_r+0x8d6>
 8008e12:	9a07      	ldr	r2, [sp, #28]
 8008e14:	2a01      	cmp	r2, #1
 8008e16:	f300 80cd 	bgt.w	8008fb4 <_dtoa_r+0x8a4>
 8008e1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008e1c:	2a00      	cmp	r2, #0
 8008e1e:	f000 80c1 	beq.w	8008fa4 <_dtoa_r+0x894>
 8008e22:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008e26:	9c08      	ldr	r4, [sp, #32]
 8008e28:	9e00      	ldr	r6, [sp, #0]
 8008e2a:	9a00      	ldr	r2, [sp, #0]
 8008e2c:	441a      	add	r2, r3
 8008e2e:	9200      	str	r2, [sp, #0]
 8008e30:	9a06      	ldr	r2, [sp, #24]
 8008e32:	2101      	movs	r1, #1
 8008e34:	441a      	add	r2, r3
 8008e36:	4648      	mov	r0, r9
 8008e38:	9206      	str	r2, [sp, #24]
 8008e3a:	f000 fc77 	bl	800972c <__i2b>
 8008e3e:	4605      	mov	r5, r0
 8008e40:	b166      	cbz	r6, 8008e5c <_dtoa_r+0x74c>
 8008e42:	9b06      	ldr	r3, [sp, #24]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	dd09      	ble.n	8008e5c <_dtoa_r+0x74c>
 8008e48:	42b3      	cmp	r3, r6
 8008e4a:	9a00      	ldr	r2, [sp, #0]
 8008e4c:	bfa8      	it	ge
 8008e4e:	4633      	movge	r3, r6
 8008e50:	1ad2      	subs	r2, r2, r3
 8008e52:	9200      	str	r2, [sp, #0]
 8008e54:	9a06      	ldr	r2, [sp, #24]
 8008e56:	1af6      	subs	r6, r6, r3
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	9306      	str	r3, [sp, #24]
 8008e5c:	9b08      	ldr	r3, [sp, #32]
 8008e5e:	b30b      	cbz	r3, 8008ea4 <_dtoa_r+0x794>
 8008e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 80c6 	beq.w	8008ff4 <_dtoa_r+0x8e4>
 8008e68:	2c00      	cmp	r4, #0
 8008e6a:	f000 80c0 	beq.w	8008fee <_dtoa_r+0x8de>
 8008e6e:	4629      	mov	r1, r5
 8008e70:	4622      	mov	r2, r4
 8008e72:	4648      	mov	r0, r9
 8008e74:	f000 fd12 	bl	800989c <__pow5mult>
 8008e78:	9a02      	ldr	r2, [sp, #8]
 8008e7a:	4601      	mov	r1, r0
 8008e7c:	4605      	mov	r5, r0
 8008e7e:	4648      	mov	r0, r9
 8008e80:	f000 fc6a 	bl	8009758 <__multiply>
 8008e84:	9902      	ldr	r1, [sp, #8]
 8008e86:	4680      	mov	r8, r0
 8008e88:	4648      	mov	r0, r9
 8008e8a:	f000 fb51 	bl	8009530 <_Bfree>
 8008e8e:	9b08      	ldr	r3, [sp, #32]
 8008e90:	1b1b      	subs	r3, r3, r4
 8008e92:	9308      	str	r3, [sp, #32]
 8008e94:	f000 80b1 	beq.w	8008ffa <_dtoa_r+0x8ea>
 8008e98:	9a08      	ldr	r2, [sp, #32]
 8008e9a:	4641      	mov	r1, r8
 8008e9c:	4648      	mov	r0, r9
 8008e9e:	f000 fcfd 	bl	800989c <__pow5mult>
 8008ea2:	9002      	str	r0, [sp, #8]
 8008ea4:	2101      	movs	r1, #1
 8008ea6:	4648      	mov	r0, r9
 8008ea8:	f000 fc40 	bl	800972c <__i2b>
 8008eac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008eae:	4604      	mov	r4, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 81d8 	beq.w	8009266 <_dtoa_r+0xb56>
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	4601      	mov	r1, r0
 8008eba:	4648      	mov	r0, r9
 8008ebc:	f000 fcee 	bl	800989c <__pow5mult>
 8008ec0:	9b07      	ldr	r3, [sp, #28]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	f300 809f 	bgt.w	8009008 <_dtoa_r+0x8f8>
 8008eca:	9b04      	ldr	r3, [sp, #16]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	f040 8097 	bne.w	8009000 <_dtoa_r+0x8f0>
 8008ed2:	9b05      	ldr	r3, [sp, #20]
 8008ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f040 8093 	bne.w	8009004 <_dtoa_r+0x8f4>
 8008ede:	9b05      	ldr	r3, [sp, #20]
 8008ee0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ee4:	0d1b      	lsrs	r3, r3, #20
 8008ee6:	051b      	lsls	r3, r3, #20
 8008ee8:	b133      	cbz	r3, 8008ef8 <_dtoa_r+0x7e8>
 8008eea:	9b00      	ldr	r3, [sp, #0]
 8008eec:	3301      	adds	r3, #1
 8008eee:	9300      	str	r3, [sp, #0]
 8008ef0:	9b06      	ldr	r3, [sp, #24]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	9306      	str	r3, [sp, #24]
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	9308      	str	r3, [sp, #32]
 8008efa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 81b8 	beq.w	8009272 <_dtoa_r+0xb62>
 8008f02:	6923      	ldr	r3, [r4, #16]
 8008f04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f08:	6918      	ldr	r0, [r3, #16]
 8008f0a:	f000 fbc3 	bl	8009694 <__hi0bits>
 8008f0e:	f1c0 0020 	rsb	r0, r0, #32
 8008f12:	9b06      	ldr	r3, [sp, #24]
 8008f14:	4418      	add	r0, r3
 8008f16:	f010 001f 	ands.w	r0, r0, #31
 8008f1a:	f000 8082 	beq.w	8009022 <_dtoa_r+0x912>
 8008f1e:	f1c0 0320 	rsb	r3, r0, #32
 8008f22:	2b04      	cmp	r3, #4
 8008f24:	dd73      	ble.n	800900e <_dtoa_r+0x8fe>
 8008f26:	9b00      	ldr	r3, [sp, #0]
 8008f28:	f1c0 001c 	rsb	r0, r0, #28
 8008f2c:	4403      	add	r3, r0
 8008f2e:	9300      	str	r3, [sp, #0]
 8008f30:	9b06      	ldr	r3, [sp, #24]
 8008f32:	4403      	add	r3, r0
 8008f34:	4406      	add	r6, r0
 8008f36:	9306      	str	r3, [sp, #24]
 8008f38:	9b00      	ldr	r3, [sp, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	dd05      	ble.n	8008f4a <_dtoa_r+0x83a>
 8008f3e:	9902      	ldr	r1, [sp, #8]
 8008f40:	461a      	mov	r2, r3
 8008f42:	4648      	mov	r0, r9
 8008f44:	f000 fd04 	bl	8009950 <__lshift>
 8008f48:	9002      	str	r0, [sp, #8]
 8008f4a:	9b06      	ldr	r3, [sp, #24]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	dd05      	ble.n	8008f5c <_dtoa_r+0x84c>
 8008f50:	4621      	mov	r1, r4
 8008f52:	461a      	mov	r2, r3
 8008f54:	4648      	mov	r0, r9
 8008f56:	f000 fcfb 	bl	8009950 <__lshift>
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d061      	beq.n	8009026 <_dtoa_r+0x916>
 8008f62:	9802      	ldr	r0, [sp, #8]
 8008f64:	4621      	mov	r1, r4
 8008f66:	f000 fd5f 	bl	8009a28 <__mcmp>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	da5b      	bge.n	8009026 <_dtoa_r+0x916>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	9902      	ldr	r1, [sp, #8]
 8008f72:	220a      	movs	r2, #10
 8008f74:	4648      	mov	r0, r9
 8008f76:	f000 fafd 	bl	8009574 <__multadd>
 8008f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f7c:	9002      	str	r0, [sp, #8]
 8008f7e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 8177 	beq.w	8009276 <_dtoa_r+0xb66>
 8008f88:	4629      	mov	r1, r5
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	220a      	movs	r2, #10
 8008f8e:	4648      	mov	r0, r9
 8008f90:	f000 faf0 	bl	8009574 <__multadd>
 8008f94:	f1bb 0f00 	cmp.w	fp, #0
 8008f98:	4605      	mov	r5, r0
 8008f9a:	dc6f      	bgt.n	800907c <_dtoa_r+0x96c>
 8008f9c:	9b07      	ldr	r3, [sp, #28]
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	dc49      	bgt.n	8009036 <_dtoa_r+0x926>
 8008fa2:	e06b      	b.n	800907c <_dtoa_r+0x96c>
 8008fa4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008fa6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008faa:	e73c      	b.n	8008e26 <_dtoa_r+0x716>
 8008fac:	3fe00000 	.word	0x3fe00000
 8008fb0:	40240000 	.word	0x40240000
 8008fb4:	9b03      	ldr	r3, [sp, #12]
 8008fb6:	1e5c      	subs	r4, r3, #1
 8008fb8:	9b08      	ldr	r3, [sp, #32]
 8008fba:	42a3      	cmp	r3, r4
 8008fbc:	db09      	blt.n	8008fd2 <_dtoa_r+0x8c2>
 8008fbe:	1b1c      	subs	r4, r3, r4
 8008fc0:	9b03      	ldr	r3, [sp, #12]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f6bf af30 	bge.w	8008e28 <_dtoa_r+0x718>
 8008fc8:	9b00      	ldr	r3, [sp, #0]
 8008fca:	9a03      	ldr	r2, [sp, #12]
 8008fcc:	1a9e      	subs	r6, r3, r2
 8008fce:	2300      	movs	r3, #0
 8008fd0:	e72b      	b.n	8008e2a <_dtoa_r+0x71a>
 8008fd2:	9b08      	ldr	r3, [sp, #32]
 8008fd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008fd6:	9408      	str	r4, [sp, #32]
 8008fd8:	1ae3      	subs	r3, r4, r3
 8008fda:	441a      	add	r2, r3
 8008fdc:	9e00      	ldr	r6, [sp, #0]
 8008fde:	9b03      	ldr	r3, [sp, #12]
 8008fe0:	920d      	str	r2, [sp, #52]	@ 0x34
 8008fe2:	2400      	movs	r4, #0
 8008fe4:	e721      	b.n	8008e2a <_dtoa_r+0x71a>
 8008fe6:	9c08      	ldr	r4, [sp, #32]
 8008fe8:	9e00      	ldr	r6, [sp, #0]
 8008fea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008fec:	e728      	b.n	8008e40 <_dtoa_r+0x730>
 8008fee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008ff2:	e751      	b.n	8008e98 <_dtoa_r+0x788>
 8008ff4:	9a08      	ldr	r2, [sp, #32]
 8008ff6:	9902      	ldr	r1, [sp, #8]
 8008ff8:	e750      	b.n	8008e9c <_dtoa_r+0x78c>
 8008ffa:	f8cd 8008 	str.w	r8, [sp, #8]
 8008ffe:	e751      	b.n	8008ea4 <_dtoa_r+0x794>
 8009000:	2300      	movs	r3, #0
 8009002:	e779      	b.n	8008ef8 <_dtoa_r+0x7e8>
 8009004:	9b04      	ldr	r3, [sp, #16]
 8009006:	e777      	b.n	8008ef8 <_dtoa_r+0x7e8>
 8009008:	2300      	movs	r3, #0
 800900a:	9308      	str	r3, [sp, #32]
 800900c:	e779      	b.n	8008f02 <_dtoa_r+0x7f2>
 800900e:	d093      	beq.n	8008f38 <_dtoa_r+0x828>
 8009010:	9a00      	ldr	r2, [sp, #0]
 8009012:	331c      	adds	r3, #28
 8009014:	441a      	add	r2, r3
 8009016:	9200      	str	r2, [sp, #0]
 8009018:	9a06      	ldr	r2, [sp, #24]
 800901a:	441a      	add	r2, r3
 800901c:	441e      	add	r6, r3
 800901e:	9206      	str	r2, [sp, #24]
 8009020:	e78a      	b.n	8008f38 <_dtoa_r+0x828>
 8009022:	4603      	mov	r3, r0
 8009024:	e7f4      	b.n	8009010 <_dtoa_r+0x900>
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	46b8      	mov	r8, r7
 800902c:	dc20      	bgt.n	8009070 <_dtoa_r+0x960>
 800902e:	469b      	mov	fp, r3
 8009030:	9b07      	ldr	r3, [sp, #28]
 8009032:	2b02      	cmp	r3, #2
 8009034:	dd1e      	ble.n	8009074 <_dtoa_r+0x964>
 8009036:	f1bb 0f00 	cmp.w	fp, #0
 800903a:	f47f adb1 	bne.w	8008ba0 <_dtoa_r+0x490>
 800903e:	4621      	mov	r1, r4
 8009040:	465b      	mov	r3, fp
 8009042:	2205      	movs	r2, #5
 8009044:	4648      	mov	r0, r9
 8009046:	f000 fa95 	bl	8009574 <__multadd>
 800904a:	4601      	mov	r1, r0
 800904c:	4604      	mov	r4, r0
 800904e:	9802      	ldr	r0, [sp, #8]
 8009050:	f000 fcea 	bl	8009a28 <__mcmp>
 8009054:	2800      	cmp	r0, #0
 8009056:	f77f ada3 	ble.w	8008ba0 <_dtoa_r+0x490>
 800905a:	4656      	mov	r6, sl
 800905c:	2331      	movs	r3, #49	@ 0x31
 800905e:	f806 3b01 	strb.w	r3, [r6], #1
 8009062:	f108 0801 	add.w	r8, r8, #1
 8009066:	e59f      	b.n	8008ba8 <_dtoa_r+0x498>
 8009068:	9c03      	ldr	r4, [sp, #12]
 800906a:	46b8      	mov	r8, r7
 800906c:	4625      	mov	r5, r4
 800906e:	e7f4      	b.n	800905a <_dtoa_r+0x94a>
 8009070:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009076:	2b00      	cmp	r3, #0
 8009078:	f000 8101 	beq.w	800927e <_dtoa_r+0xb6e>
 800907c:	2e00      	cmp	r6, #0
 800907e:	dd05      	ble.n	800908c <_dtoa_r+0x97c>
 8009080:	4629      	mov	r1, r5
 8009082:	4632      	mov	r2, r6
 8009084:	4648      	mov	r0, r9
 8009086:	f000 fc63 	bl	8009950 <__lshift>
 800908a:	4605      	mov	r5, r0
 800908c:	9b08      	ldr	r3, [sp, #32]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d05c      	beq.n	800914c <_dtoa_r+0xa3c>
 8009092:	6869      	ldr	r1, [r5, #4]
 8009094:	4648      	mov	r0, r9
 8009096:	f000 fa0b 	bl	80094b0 <_Balloc>
 800909a:	4606      	mov	r6, r0
 800909c:	b928      	cbnz	r0, 80090aa <_dtoa_r+0x99a>
 800909e:	4b82      	ldr	r3, [pc, #520]	@ (80092a8 <_dtoa_r+0xb98>)
 80090a0:	4602      	mov	r2, r0
 80090a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80090a6:	f7ff bb4a 	b.w	800873e <_dtoa_r+0x2e>
 80090aa:	692a      	ldr	r2, [r5, #16]
 80090ac:	3202      	adds	r2, #2
 80090ae:	0092      	lsls	r2, r2, #2
 80090b0:	f105 010c 	add.w	r1, r5, #12
 80090b4:	300c      	adds	r0, #12
 80090b6:	f001 ff57 	bl	800af68 <memcpy>
 80090ba:	2201      	movs	r2, #1
 80090bc:	4631      	mov	r1, r6
 80090be:	4648      	mov	r0, r9
 80090c0:	f000 fc46 	bl	8009950 <__lshift>
 80090c4:	f10a 0301 	add.w	r3, sl, #1
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	eb0a 030b 	add.w	r3, sl, fp
 80090ce:	9308      	str	r3, [sp, #32]
 80090d0:	9b04      	ldr	r3, [sp, #16]
 80090d2:	f003 0301 	and.w	r3, r3, #1
 80090d6:	462f      	mov	r7, r5
 80090d8:	9306      	str	r3, [sp, #24]
 80090da:	4605      	mov	r5, r0
 80090dc:	9b00      	ldr	r3, [sp, #0]
 80090de:	9802      	ldr	r0, [sp, #8]
 80090e0:	4621      	mov	r1, r4
 80090e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80090e6:	f7ff fa89 	bl	80085fc <quorem>
 80090ea:	4603      	mov	r3, r0
 80090ec:	3330      	adds	r3, #48	@ 0x30
 80090ee:	9003      	str	r0, [sp, #12]
 80090f0:	4639      	mov	r1, r7
 80090f2:	9802      	ldr	r0, [sp, #8]
 80090f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f6:	f000 fc97 	bl	8009a28 <__mcmp>
 80090fa:	462a      	mov	r2, r5
 80090fc:	9004      	str	r0, [sp, #16]
 80090fe:	4621      	mov	r1, r4
 8009100:	4648      	mov	r0, r9
 8009102:	f000 fcad 	bl	8009a60 <__mdiff>
 8009106:	68c2      	ldr	r2, [r0, #12]
 8009108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800910a:	4606      	mov	r6, r0
 800910c:	bb02      	cbnz	r2, 8009150 <_dtoa_r+0xa40>
 800910e:	4601      	mov	r1, r0
 8009110:	9802      	ldr	r0, [sp, #8]
 8009112:	f000 fc89 	bl	8009a28 <__mcmp>
 8009116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009118:	4602      	mov	r2, r0
 800911a:	4631      	mov	r1, r6
 800911c:	4648      	mov	r0, r9
 800911e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009120:	9309      	str	r3, [sp, #36]	@ 0x24
 8009122:	f000 fa05 	bl	8009530 <_Bfree>
 8009126:	9b07      	ldr	r3, [sp, #28]
 8009128:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800912a:	9e00      	ldr	r6, [sp, #0]
 800912c:	ea42 0103 	orr.w	r1, r2, r3
 8009130:	9b06      	ldr	r3, [sp, #24]
 8009132:	4319      	orrs	r1, r3
 8009134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009136:	d10d      	bne.n	8009154 <_dtoa_r+0xa44>
 8009138:	2b39      	cmp	r3, #57	@ 0x39
 800913a:	d027      	beq.n	800918c <_dtoa_r+0xa7c>
 800913c:	9a04      	ldr	r2, [sp, #16]
 800913e:	2a00      	cmp	r2, #0
 8009140:	dd01      	ble.n	8009146 <_dtoa_r+0xa36>
 8009142:	9b03      	ldr	r3, [sp, #12]
 8009144:	3331      	adds	r3, #49	@ 0x31
 8009146:	f88b 3000 	strb.w	r3, [fp]
 800914a:	e52e      	b.n	8008baa <_dtoa_r+0x49a>
 800914c:	4628      	mov	r0, r5
 800914e:	e7b9      	b.n	80090c4 <_dtoa_r+0x9b4>
 8009150:	2201      	movs	r2, #1
 8009152:	e7e2      	b.n	800911a <_dtoa_r+0xa0a>
 8009154:	9904      	ldr	r1, [sp, #16]
 8009156:	2900      	cmp	r1, #0
 8009158:	db04      	blt.n	8009164 <_dtoa_r+0xa54>
 800915a:	9807      	ldr	r0, [sp, #28]
 800915c:	4301      	orrs	r1, r0
 800915e:	9806      	ldr	r0, [sp, #24]
 8009160:	4301      	orrs	r1, r0
 8009162:	d120      	bne.n	80091a6 <_dtoa_r+0xa96>
 8009164:	2a00      	cmp	r2, #0
 8009166:	ddee      	ble.n	8009146 <_dtoa_r+0xa36>
 8009168:	9902      	ldr	r1, [sp, #8]
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	2201      	movs	r2, #1
 800916e:	4648      	mov	r0, r9
 8009170:	f000 fbee 	bl	8009950 <__lshift>
 8009174:	4621      	mov	r1, r4
 8009176:	9002      	str	r0, [sp, #8]
 8009178:	f000 fc56 	bl	8009a28 <__mcmp>
 800917c:	2800      	cmp	r0, #0
 800917e:	9b00      	ldr	r3, [sp, #0]
 8009180:	dc02      	bgt.n	8009188 <_dtoa_r+0xa78>
 8009182:	d1e0      	bne.n	8009146 <_dtoa_r+0xa36>
 8009184:	07da      	lsls	r2, r3, #31
 8009186:	d5de      	bpl.n	8009146 <_dtoa_r+0xa36>
 8009188:	2b39      	cmp	r3, #57	@ 0x39
 800918a:	d1da      	bne.n	8009142 <_dtoa_r+0xa32>
 800918c:	2339      	movs	r3, #57	@ 0x39
 800918e:	f88b 3000 	strb.w	r3, [fp]
 8009192:	4633      	mov	r3, r6
 8009194:	461e      	mov	r6, r3
 8009196:	3b01      	subs	r3, #1
 8009198:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800919c:	2a39      	cmp	r2, #57	@ 0x39
 800919e:	d04e      	beq.n	800923e <_dtoa_r+0xb2e>
 80091a0:	3201      	adds	r2, #1
 80091a2:	701a      	strb	r2, [r3, #0]
 80091a4:	e501      	b.n	8008baa <_dtoa_r+0x49a>
 80091a6:	2a00      	cmp	r2, #0
 80091a8:	dd03      	ble.n	80091b2 <_dtoa_r+0xaa2>
 80091aa:	2b39      	cmp	r3, #57	@ 0x39
 80091ac:	d0ee      	beq.n	800918c <_dtoa_r+0xa7c>
 80091ae:	3301      	adds	r3, #1
 80091b0:	e7c9      	b.n	8009146 <_dtoa_r+0xa36>
 80091b2:	9a00      	ldr	r2, [sp, #0]
 80091b4:	9908      	ldr	r1, [sp, #32]
 80091b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80091ba:	428a      	cmp	r2, r1
 80091bc:	d028      	beq.n	8009210 <_dtoa_r+0xb00>
 80091be:	9902      	ldr	r1, [sp, #8]
 80091c0:	2300      	movs	r3, #0
 80091c2:	220a      	movs	r2, #10
 80091c4:	4648      	mov	r0, r9
 80091c6:	f000 f9d5 	bl	8009574 <__multadd>
 80091ca:	42af      	cmp	r7, r5
 80091cc:	9002      	str	r0, [sp, #8]
 80091ce:	f04f 0300 	mov.w	r3, #0
 80091d2:	f04f 020a 	mov.w	r2, #10
 80091d6:	4639      	mov	r1, r7
 80091d8:	4648      	mov	r0, r9
 80091da:	d107      	bne.n	80091ec <_dtoa_r+0xadc>
 80091dc:	f000 f9ca 	bl	8009574 <__multadd>
 80091e0:	4607      	mov	r7, r0
 80091e2:	4605      	mov	r5, r0
 80091e4:	9b00      	ldr	r3, [sp, #0]
 80091e6:	3301      	adds	r3, #1
 80091e8:	9300      	str	r3, [sp, #0]
 80091ea:	e777      	b.n	80090dc <_dtoa_r+0x9cc>
 80091ec:	f000 f9c2 	bl	8009574 <__multadd>
 80091f0:	4629      	mov	r1, r5
 80091f2:	4607      	mov	r7, r0
 80091f4:	2300      	movs	r3, #0
 80091f6:	220a      	movs	r2, #10
 80091f8:	4648      	mov	r0, r9
 80091fa:	f000 f9bb 	bl	8009574 <__multadd>
 80091fe:	4605      	mov	r5, r0
 8009200:	e7f0      	b.n	80091e4 <_dtoa_r+0xad4>
 8009202:	f1bb 0f00 	cmp.w	fp, #0
 8009206:	bfcc      	ite	gt
 8009208:	465e      	movgt	r6, fp
 800920a:	2601      	movle	r6, #1
 800920c:	4456      	add	r6, sl
 800920e:	2700      	movs	r7, #0
 8009210:	9902      	ldr	r1, [sp, #8]
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	2201      	movs	r2, #1
 8009216:	4648      	mov	r0, r9
 8009218:	f000 fb9a 	bl	8009950 <__lshift>
 800921c:	4621      	mov	r1, r4
 800921e:	9002      	str	r0, [sp, #8]
 8009220:	f000 fc02 	bl	8009a28 <__mcmp>
 8009224:	2800      	cmp	r0, #0
 8009226:	dcb4      	bgt.n	8009192 <_dtoa_r+0xa82>
 8009228:	d102      	bne.n	8009230 <_dtoa_r+0xb20>
 800922a:	9b00      	ldr	r3, [sp, #0]
 800922c:	07db      	lsls	r3, r3, #31
 800922e:	d4b0      	bmi.n	8009192 <_dtoa_r+0xa82>
 8009230:	4633      	mov	r3, r6
 8009232:	461e      	mov	r6, r3
 8009234:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009238:	2a30      	cmp	r2, #48	@ 0x30
 800923a:	d0fa      	beq.n	8009232 <_dtoa_r+0xb22>
 800923c:	e4b5      	b.n	8008baa <_dtoa_r+0x49a>
 800923e:	459a      	cmp	sl, r3
 8009240:	d1a8      	bne.n	8009194 <_dtoa_r+0xa84>
 8009242:	2331      	movs	r3, #49	@ 0x31
 8009244:	f108 0801 	add.w	r8, r8, #1
 8009248:	f88a 3000 	strb.w	r3, [sl]
 800924c:	e4ad      	b.n	8008baa <_dtoa_r+0x49a>
 800924e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009250:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80092ac <_dtoa_r+0xb9c>
 8009254:	b11b      	cbz	r3, 800925e <_dtoa_r+0xb4e>
 8009256:	f10a 0308 	add.w	r3, sl, #8
 800925a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800925c:	6013      	str	r3, [r2, #0]
 800925e:	4650      	mov	r0, sl
 8009260:	b017      	add	sp, #92	@ 0x5c
 8009262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009266:	9b07      	ldr	r3, [sp, #28]
 8009268:	2b01      	cmp	r3, #1
 800926a:	f77f ae2e 	ble.w	8008eca <_dtoa_r+0x7ba>
 800926e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009270:	9308      	str	r3, [sp, #32]
 8009272:	2001      	movs	r0, #1
 8009274:	e64d      	b.n	8008f12 <_dtoa_r+0x802>
 8009276:	f1bb 0f00 	cmp.w	fp, #0
 800927a:	f77f aed9 	ble.w	8009030 <_dtoa_r+0x920>
 800927e:	4656      	mov	r6, sl
 8009280:	9802      	ldr	r0, [sp, #8]
 8009282:	4621      	mov	r1, r4
 8009284:	f7ff f9ba 	bl	80085fc <quorem>
 8009288:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800928c:	f806 3b01 	strb.w	r3, [r6], #1
 8009290:	eba6 020a 	sub.w	r2, r6, sl
 8009294:	4593      	cmp	fp, r2
 8009296:	ddb4      	ble.n	8009202 <_dtoa_r+0xaf2>
 8009298:	9902      	ldr	r1, [sp, #8]
 800929a:	2300      	movs	r3, #0
 800929c:	220a      	movs	r2, #10
 800929e:	4648      	mov	r0, r9
 80092a0:	f000 f968 	bl	8009574 <__multadd>
 80092a4:	9002      	str	r0, [sp, #8]
 80092a6:	e7eb      	b.n	8009280 <_dtoa_r+0xb70>
 80092a8:	0800bec1 	.word	0x0800bec1
 80092ac:	0800be45 	.word	0x0800be45

080092b0 <_free_r>:
 80092b0:	b538      	push	{r3, r4, r5, lr}
 80092b2:	4605      	mov	r5, r0
 80092b4:	2900      	cmp	r1, #0
 80092b6:	d041      	beq.n	800933c <_free_r+0x8c>
 80092b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092bc:	1f0c      	subs	r4, r1, #4
 80092be:	2b00      	cmp	r3, #0
 80092c0:	bfb8      	it	lt
 80092c2:	18e4      	addlt	r4, r4, r3
 80092c4:	f000 f8e8 	bl	8009498 <__malloc_lock>
 80092c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009340 <_free_r+0x90>)
 80092ca:	6813      	ldr	r3, [r2, #0]
 80092cc:	b933      	cbnz	r3, 80092dc <_free_r+0x2c>
 80092ce:	6063      	str	r3, [r4, #4]
 80092d0:	6014      	str	r4, [r2, #0]
 80092d2:	4628      	mov	r0, r5
 80092d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092d8:	f000 b8e4 	b.w	80094a4 <__malloc_unlock>
 80092dc:	42a3      	cmp	r3, r4
 80092de:	d908      	bls.n	80092f2 <_free_r+0x42>
 80092e0:	6820      	ldr	r0, [r4, #0]
 80092e2:	1821      	adds	r1, r4, r0
 80092e4:	428b      	cmp	r3, r1
 80092e6:	bf01      	itttt	eq
 80092e8:	6819      	ldreq	r1, [r3, #0]
 80092ea:	685b      	ldreq	r3, [r3, #4]
 80092ec:	1809      	addeq	r1, r1, r0
 80092ee:	6021      	streq	r1, [r4, #0]
 80092f0:	e7ed      	b.n	80092ce <_free_r+0x1e>
 80092f2:	461a      	mov	r2, r3
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	b10b      	cbz	r3, 80092fc <_free_r+0x4c>
 80092f8:	42a3      	cmp	r3, r4
 80092fa:	d9fa      	bls.n	80092f2 <_free_r+0x42>
 80092fc:	6811      	ldr	r1, [r2, #0]
 80092fe:	1850      	adds	r0, r2, r1
 8009300:	42a0      	cmp	r0, r4
 8009302:	d10b      	bne.n	800931c <_free_r+0x6c>
 8009304:	6820      	ldr	r0, [r4, #0]
 8009306:	4401      	add	r1, r0
 8009308:	1850      	adds	r0, r2, r1
 800930a:	4283      	cmp	r3, r0
 800930c:	6011      	str	r1, [r2, #0]
 800930e:	d1e0      	bne.n	80092d2 <_free_r+0x22>
 8009310:	6818      	ldr	r0, [r3, #0]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	6053      	str	r3, [r2, #4]
 8009316:	4408      	add	r0, r1
 8009318:	6010      	str	r0, [r2, #0]
 800931a:	e7da      	b.n	80092d2 <_free_r+0x22>
 800931c:	d902      	bls.n	8009324 <_free_r+0x74>
 800931e:	230c      	movs	r3, #12
 8009320:	602b      	str	r3, [r5, #0]
 8009322:	e7d6      	b.n	80092d2 <_free_r+0x22>
 8009324:	6820      	ldr	r0, [r4, #0]
 8009326:	1821      	adds	r1, r4, r0
 8009328:	428b      	cmp	r3, r1
 800932a:	bf04      	itt	eq
 800932c:	6819      	ldreq	r1, [r3, #0]
 800932e:	685b      	ldreq	r3, [r3, #4]
 8009330:	6063      	str	r3, [r4, #4]
 8009332:	bf04      	itt	eq
 8009334:	1809      	addeq	r1, r1, r0
 8009336:	6021      	streq	r1, [r4, #0]
 8009338:	6054      	str	r4, [r2, #4]
 800933a:	e7ca      	b.n	80092d2 <_free_r+0x22>
 800933c:	bd38      	pop	{r3, r4, r5, pc}
 800933e:	bf00      	nop
 8009340:	20000830 	.word	0x20000830

08009344 <malloc>:
 8009344:	4b02      	ldr	r3, [pc, #8]	@ (8009350 <malloc+0xc>)
 8009346:	4601      	mov	r1, r0
 8009348:	6818      	ldr	r0, [r3, #0]
 800934a:	f000 b825 	b.w	8009398 <_malloc_r>
 800934e:	bf00      	nop
 8009350:	2000005c 	.word	0x2000005c

08009354 <sbrk_aligned>:
 8009354:	b570      	push	{r4, r5, r6, lr}
 8009356:	4e0f      	ldr	r6, [pc, #60]	@ (8009394 <sbrk_aligned+0x40>)
 8009358:	460c      	mov	r4, r1
 800935a:	6831      	ldr	r1, [r6, #0]
 800935c:	4605      	mov	r5, r0
 800935e:	b911      	cbnz	r1, 8009366 <sbrk_aligned+0x12>
 8009360:	f001 fdf2 	bl	800af48 <_sbrk_r>
 8009364:	6030      	str	r0, [r6, #0]
 8009366:	4621      	mov	r1, r4
 8009368:	4628      	mov	r0, r5
 800936a:	f001 fded 	bl	800af48 <_sbrk_r>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	d103      	bne.n	800937a <sbrk_aligned+0x26>
 8009372:	f04f 34ff 	mov.w	r4, #4294967295
 8009376:	4620      	mov	r0, r4
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	1cc4      	adds	r4, r0, #3
 800937c:	f024 0403 	bic.w	r4, r4, #3
 8009380:	42a0      	cmp	r0, r4
 8009382:	d0f8      	beq.n	8009376 <sbrk_aligned+0x22>
 8009384:	1a21      	subs	r1, r4, r0
 8009386:	4628      	mov	r0, r5
 8009388:	f001 fdde 	bl	800af48 <_sbrk_r>
 800938c:	3001      	adds	r0, #1
 800938e:	d1f2      	bne.n	8009376 <sbrk_aligned+0x22>
 8009390:	e7ef      	b.n	8009372 <sbrk_aligned+0x1e>
 8009392:	bf00      	nop
 8009394:	2000082c 	.word	0x2000082c

08009398 <_malloc_r>:
 8009398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800939c:	1ccd      	adds	r5, r1, #3
 800939e:	f025 0503 	bic.w	r5, r5, #3
 80093a2:	3508      	adds	r5, #8
 80093a4:	2d0c      	cmp	r5, #12
 80093a6:	bf38      	it	cc
 80093a8:	250c      	movcc	r5, #12
 80093aa:	2d00      	cmp	r5, #0
 80093ac:	4606      	mov	r6, r0
 80093ae:	db01      	blt.n	80093b4 <_malloc_r+0x1c>
 80093b0:	42a9      	cmp	r1, r5
 80093b2:	d904      	bls.n	80093be <_malloc_r+0x26>
 80093b4:	230c      	movs	r3, #12
 80093b6:	6033      	str	r3, [r6, #0]
 80093b8:	2000      	movs	r0, #0
 80093ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009494 <_malloc_r+0xfc>
 80093c2:	f000 f869 	bl	8009498 <__malloc_lock>
 80093c6:	f8d8 3000 	ldr.w	r3, [r8]
 80093ca:	461c      	mov	r4, r3
 80093cc:	bb44      	cbnz	r4, 8009420 <_malloc_r+0x88>
 80093ce:	4629      	mov	r1, r5
 80093d0:	4630      	mov	r0, r6
 80093d2:	f7ff ffbf 	bl	8009354 <sbrk_aligned>
 80093d6:	1c43      	adds	r3, r0, #1
 80093d8:	4604      	mov	r4, r0
 80093da:	d158      	bne.n	800948e <_malloc_r+0xf6>
 80093dc:	f8d8 4000 	ldr.w	r4, [r8]
 80093e0:	4627      	mov	r7, r4
 80093e2:	2f00      	cmp	r7, #0
 80093e4:	d143      	bne.n	800946e <_malloc_r+0xd6>
 80093e6:	2c00      	cmp	r4, #0
 80093e8:	d04b      	beq.n	8009482 <_malloc_r+0xea>
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	4639      	mov	r1, r7
 80093ee:	4630      	mov	r0, r6
 80093f0:	eb04 0903 	add.w	r9, r4, r3
 80093f4:	f001 fda8 	bl	800af48 <_sbrk_r>
 80093f8:	4581      	cmp	r9, r0
 80093fa:	d142      	bne.n	8009482 <_malloc_r+0xea>
 80093fc:	6821      	ldr	r1, [r4, #0]
 80093fe:	1a6d      	subs	r5, r5, r1
 8009400:	4629      	mov	r1, r5
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff ffa6 	bl	8009354 <sbrk_aligned>
 8009408:	3001      	adds	r0, #1
 800940a:	d03a      	beq.n	8009482 <_malloc_r+0xea>
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	442b      	add	r3, r5
 8009410:	6023      	str	r3, [r4, #0]
 8009412:	f8d8 3000 	ldr.w	r3, [r8]
 8009416:	685a      	ldr	r2, [r3, #4]
 8009418:	bb62      	cbnz	r2, 8009474 <_malloc_r+0xdc>
 800941a:	f8c8 7000 	str.w	r7, [r8]
 800941e:	e00f      	b.n	8009440 <_malloc_r+0xa8>
 8009420:	6822      	ldr	r2, [r4, #0]
 8009422:	1b52      	subs	r2, r2, r5
 8009424:	d420      	bmi.n	8009468 <_malloc_r+0xd0>
 8009426:	2a0b      	cmp	r2, #11
 8009428:	d917      	bls.n	800945a <_malloc_r+0xc2>
 800942a:	1961      	adds	r1, r4, r5
 800942c:	42a3      	cmp	r3, r4
 800942e:	6025      	str	r5, [r4, #0]
 8009430:	bf18      	it	ne
 8009432:	6059      	strne	r1, [r3, #4]
 8009434:	6863      	ldr	r3, [r4, #4]
 8009436:	bf08      	it	eq
 8009438:	f8c8 1000 	streq.w	r1, [r8]
 800943c:	5162      	str	r2, [r4, r5]
 800943e:	604b      	str	r3, [r1, #4]
 8009440:	4630      	mov	r0, r6
 8009442:	f000 f82f 	bl	80094a4 <__malloc_unlock>
 8009446:	f104 000b 	add.w	r0, r4, #11
 800944a:	1d23      	adds	r3, r4, #4
 800944c:	f020 0007 	bic.w	r0, r0, #7
 8009450:	1ac2      	subs	r2, r0, r3
 8009452:	bf1c      	itt	ne
 8009454:	1a1b      	subne	r3, r3, r0
 8009456:	50a3      	strne	r3, [r4, r2]
 8009458:	e7af      	b.n	80093ba <_malloc_r+0x22>
 800945a:	6862      	ldr	r2, [r4, #4]
 800945c:	42a3      	cmp	r3, r4
 800945e:	bf0c      	ite	eq
 8009460:	f8c8 2000 	streq.w	r2, [r8]
 8009464:	605a      	strne	r2, [r3, #4]
 8009466:	e7eb      	b.n	8009440 <_malloc_r+0xa8>
 8009468:	4623      	mov	r3, r4
 800946a:	6864      	ldr	r4, [r4, #4]
 800946c:	e7ae      	b.n	80093cc <_malloc_r+0x34>
 800946e:	463c      	mov	r4, r7
 8009470:	687f      	ldr	r7, [r7, #4]
 8009472:	e7b6      	b.n	80093e2 <_malloc_r+0x4a>
 8009474:	461a      	mov	r2, r3
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	42a3      	cmp	r3, r4
 800947a:	d1fb      	bne.n	8009474 <_malloc_r+0xdc>
 800947c:	2300      	movs	r3, #0
 800947e:	6053      	str	r3, [r2, #4]
 8009480:	e7de      	b.n	8009440 <_malloc_r+0xa8>
 8009482:	230c      	movs	r3, #12
 8009484:	6033      	str	r3, [r6, #0]
 8009486:	4630      	mov	r0, r6
 8009488:	f000 f80c 	bl	80094a4 <__malloc_unlock>
 800948c:	e794      	b.n	80093b8 <_malloc_r+0x20>
 800948e:	6005      	str	r5, [r0, #0]
 8009490:	e7d6      	b.n	8009440 <_malloc_r+0xa8>
 8009492:	bf00      	nop
 8009494:	20000830 	.word	0x20000830

08009498 <__malloc_lock>:
 8009498:	4801      	ldr	r0, [pc, #4]	@ (80094a0 <__malloc_lock+0x8>)
 800949a:	f7ff b8a6 	b.w	80085ea <__retarget_lock_acquire_recursive>
 800949e:	bf00      	nop
 80094a0:	20000828 	.word	0x20000828

080094a4 <__malloc_unlock>:
 80094a4:	4801      	ldr	r0, [pc, #4]	@ (80094ac <__malloc_unlock+0x8>)
 80094a6:	f7ff b8a1 	b.w	80085ec <__retarget_lock_release_recursive>
 80094aa:	bf00      	nop
 80094ac:	20000828 	.word	0x20000828

080094b0 <_Balloc>:
 80094b0:	b570      	push	{r4, r5, r6, lr}
 80094b2:	69c6      	ldr	r6, [r0, #28]
 80094b4:	4604      	mov	r4, r0
 80094b6:	460d      	mov	r5, r1
 80094b8:	b976      	cbnz	r6, 80094d8 <_Balloc+0x28>
 80094ba:	2010      	movs	r0, #16
 80094bc:	f7ff ff42 	bl	8009344 <malloc>
 80094c0:	4602      	mov	r2, r0
 80094c2:	61e0      	str	r0, [r4, #28]
 80094c4:	b920      	cbnz	r0, 80094d0 <_Balloc+0x20>
 80094c6:	4b18      	ldr	r3, [pc, #96]	@ (8009528 <_Balloc+0x78>)
 80094c8:	4818      	ldr	r0, [pc, #96]	@ (800952c <_Balloc+0x7c>)
 80094ca:	216b      	movs	r1, #107	@ 0x6b
 80094cc:	f001 fd64 	bl	800af98 <__assert_func>
 80094d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094d4:	6006      	str	r6, [r0, #0]
 80094d6:	60c6      	str	r6, [r0, #12]
 80094d8:	69e6      	ldr	r6, [r4, #28]
 80094da:	68f3      	ldr	r3, [r6, #12]
 80094dc:	b183      	cbz	r3, 8009500 <_Balloc+0x50>
 80094de:	69e3      	ldr	r3, [r4, #28]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094e6:	b9b8      	cbnz	r0, 8009518 <_Balloc+0x68>
 80094e8:	2101      	movs	r1, #1
 80094ea:	fa01 f605 	lsl.w	r6, r1, r5
 80094ee:	1d72      	adds	r2, r6, #5
 80094f0:	0092      	lsls	r2, r2, #2
 80094f2:	4620      	mov	r0, r4
 80094f4:	f001 fd6e 	bl	800afd4 <_calloc_r>
 80094f8:	b160      	cbz	r0, 8009514 <_Balloc+0x64>
 80094fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094fe:	e00e      	b.n	800951e <_Balloc+0x6e>
 8009500:	2221      	movs	r2, #33	@ 0x21
 8009502:	2104      	movs	r1, #4
 8009504:	4620      	mov	r0, r4
 8009506:	f001 fd65 	bl	800afd4 <_calloc_r>
 800950a:	69e3      	ldr	r3, [r4, #28]
 800950c:	60f0      	str	r0, [r6, #12]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1e4      	bne.n	80094de <_Balloc+0x2e>
 8009514:	2000      	movs	r0, #0
 8009516:	bd70      	pop	{r4, r5, r6, pc}
 8009518:	6802      	ldr	r2, [r0, #0]
 800951a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800951e:	2300      	movs	r3, #0
 8009520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009524:	e7f7      	b.n	8009516 <_Balloc+0x66>
 8009526:	bf00      	nop
 8009528:	0800be52 	.word	0x0800be52
 800952c:	0800bed2 	.word	0x0800bed2

08009530 <_Bfree>:
 8009530:	b570      	push	{r4, r5, r6, lr}
 8009532:	69c6      	ldr	r6, [r0, #28]
 8009534:	4605      	mov	r5, r0
 8009536:	460c      	mov	r4, r1
 8009538:	b976      	cbnz	r6, 8009558 <_Bfree+0x28>
 800953a:	2010      	movs	r0, #16
 800953c:	f7ff ff02 	bl	8009344 <malloc>
 8009540:	4602      	mov	r2, r0
 8009542:	61e8      	str	r0, [r5, #28]
 8009544:	b920      	cbnz	r0, 8009550 <_Bfree+0x20>
 8009546:	4b09      	ldr	r3, [pc, #36]	@ (800956c <_Bfree+0x3c>)
 8009548:	4809      	ldr	r0, [pc, #36]	@ (8009570 <_Bfree+0x40>)
 800954a:	218f      	movs	r1, #143	@ 0x8f
 800954c:	f001 fd24 	bl	800af98 <__assert_func>
 8009550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009554:	6006      	str	r6, [r0, #0]
 8009556:	60c6      	str	r6, [r0, #12]
 8009558:	b13c      	cbz	r4, 800956a <_Bfree+0x3a>
 800955a:	69eb      	ldr	r3, [r5, #28]
 800955c:	6862      	ldr	r2, [r4, #4]
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009564:	6021      	str	r1, [r4, #0]
 8009566:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800956a:	bd70      	pop	{r4, r5, r6, pc}
 800956c:	0800be52 	.word	0x0800be52
 8009570:	0800bed2 	.word	0x0800bed2

08009574 <__multadd>:
 8009574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009578:	690d      	ldr	r5, [r1, #16]
 800957a:	4607      	mov	r7, r0
 800957c:	460c      	mov	r4, r1
 800957e:	461e      	mov	r6, r3
 8009580:	f101 0c14 	add.w	ip, r1, #20
 8009584:	2000      	movs	r0, #0
 8009586:	f8dc 3000 	ldr.w	r3, [ip]
 800958a:	b299      	uxth	r1, r3
 800958c:	fb02 6101 	mla	r1, r2, r1, r6
 8009590:	0c1e      	lsrs	r6, r3, #16
 8009592:	0c0b      	lsrs	r3, r1, #16
 8009594:	fb02 3306 	mla	r3, r2, r6, r3
 8009598:	b289      	uxth	r1, r1
 800959a:	3001      	adds	r0, #1
 800959c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80095a0:	4285      	cmp	r5, r0
 80095a2:	f84c 1b04 	str.w	r1, [ip], #4
 80095a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80095aa:	dcec      	bgt.n	8009586 <__multadd+0x12>
 80095ac:	b30e      	cbz	r6, 80095f2 <__multadd+0x7e>
 80095ae:	68a3      	ldr	r3, [r4, #8]
 80095b0:	42ab      	cmp	r3, r5
 80095b2:	dc19      	bgt.n	80095e8 <__multadd+0x74>
 80095b4:	6861      	ldr	r1, [r4, #4]
 80095b6:	4638      	mov	r0, r7
 80095b8:	3101      	adds	r1, #1
 80095ba:	f7ff ff79 	bl	80094b0 <_Balloc>
 80095be:	4680      	mov	r8, r0
 80095c0:	b928      	cbnz	r0, 80095ce <__multadd+0x5a>
 80095c2:	4602      	mov	r2, r0
 80095c4:	4b0c      	ldr	r3, [pc, #48]	@ (80095f8 <__multadd+0x84>)
 80095c6:	480d      	ldr	r0, [pc, #52]	@ (80095fc <__multadd+0x88>)
 80095c8:	21ba      	movs	r1, #186	@ 0xba
 80095ca:	f001 fce5 	bl	800af98 <__assert_func>
 80095ce:	6922      	ldr	r2, [r4, #16]
 80095d0:	3202      	adds	r2, #2
 80095d2:	f104 010c 	add.w	r1, r4, #12
 80095d6:	0092      	lsls	r2, r2, #2
 80095d8:	300c      	adds	r0, #12
 80095da:	f001 fcc5 	bl	800af68 <memcpy>
 80095de:	4621      	mov	r1, r4
 80095e0:	4638      	mov	r0, r7
 80095e2:	f7ff ffa5 	bl	8009530 <_Bfree>
 80095e6:	4644      	mov	r4, r8
 80095e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095ec:	3501      	adds	r5, #1
 80095ee:	615e      	str	r6, [r3, #20]
 80095f0:	6125      	str	r5, [r4, #16]
 80095f2:	4620      	mov	r0, r4
 80095f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095f8:	0800bec1 	.word	0x0800bec1
 80095fc:	0800bed2 	.word	0x0800bed2

08009600 <__s2b>:
 8009600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009604:	460c      	mov	r4, r1
 8009606:	4615      	mov	r5, r2
 8009608:	461f      	mov	r7, r3
 800960a:	2209      	movs	r2, #9
 800960c:	3308      	adds	r3, #8
 800960e:	4606      	mov	r6, r0
 8009610:	fb93 f3f2 	sdiv	r3, r3, r2
 8009614:	2100      	movs	r1, #0
 8009616:	2201      	movs	r2, #1
 8009618:	429a      	cmp	r2, r3
 800961a:	db09      	blt.n	8009630 <__s2b+0x30>
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff ff47 	bl	80094b0 <_Balloc>
 8009622:	b940      	cbnz	r0, 8009636 <__s2b+0x36>
 8009624:	4602      	mov	r2, r0
 8009626:	4b19      	ldr	r3, [pc, #100]	@ (800968c <__s2b+0x8c>)
 8009628:	4819      	ldr	r0, [pc, #100]	@ (8009690 <__s2b+0x90>)
 800962a:	21d3      	movs	r1, #211	@ 0xd3
 800962c:	f001 fcb4 	bl	800af98 <__assert_func>
 8009630:	0052      	lsls	r2, r2, #1
 8009632:	3101      	adds	r1, #1
 8009634:	e7f0      	b.n	8009618 <__s2b+0x18>
 8009636:	9b08      	ldr	r3, [sp, #32]
 8009638:	6143      	str	r3, [r0, #20]
 800963a:	2d09      	cmp	r5, #9
 800963c:	f04f 0301 	mov.w	r3, #1
 8009640:	6103      	str	r3, [r0, #16]
 8009642:	dd16      	ble.n	8009672 <__s2b+0x72>
 8009644:	f104 0909 	add.w	r9, r4, #9
 8009648:	46c8      	mov	r8, r9
 800964a:	442c      	add	r4, r5
 800964c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009650:	4601      	mov	r1, r0
 8009652:	3b30      	subs	r3, #48	@ 0x30
 8009654:	220a      	movs	r2, #10
 8009656:	4630      	mov	r0, r6
 8009658:	f7ff ff8c 	bl	8009574 <__multadd>
 800965c:	45a0      	cmp	r8, r4
 800965e:	d1f5      	bne.n	800964c <__s2b+0x4c>
 8009660:	f1a5 0408 	sub.w	r4, r5, #8
 8009664:	444c      	add	r4, r9
 8009666:	1b2d      	subs	r5, r5, r4
 8009668:	1963      	adds	r3, r4, r5
 800966a:	42bb      	cmp	r3, r7
 800966c:	db04      	blt.n	8009678 <__s2b+0x78>
 800966e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009672:	340a      	adds	r4, #10
 8009674:	2509      	movs	r5, #9
 8009676:	e7f6      	b.n	8009666 <__s2b+0x66>
 8009678:	f814 3b01 	ldrb.w	r3, [r4], #1
 800967c:	4601      	mov	r1, r0
 800967e:	3b30      	subs	r3, #48	@ 0x30
 8009680:	220a      	movs	r2, #10
 8009682:	4630      	mov	r0, r6
 8009684:	f7ff ff76 	bl	8009574 <__multadd>
 8009688:	e7ee      	b.n	8009668 <__s2b+0x68>
 800968a:	bf00      	nop
 800968c:	0800bec1 	.word	0x0800bec1
 8009690:	0800bed2 	.word	0x0800bed2

08009694 <__hi0bits>:
 8009694:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009698:	4603      	mov	r3, r0
 800969a:	bf36      	itet	cc
 800969c:	0403      	lslcc	r3, r0, #16
 800969e:	2000      	movcs	r0, #0
 80096a0:	2010      	movcc	r0, #16
 80096a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80096a6:	bf3c      	itt	cc
 80096a8:	021b      	lslcc	r3, r3, #8
 80096aa:	3008      	addcc	r0, #8
 80096ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096b0:	bf3c      	itt	cc
 80096b2:	011b      	lslcc	r3, r3, #4
 80096b4:	3004      	addcc	r0, #4
 80096b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096ba:	bf3c      	itt	cc
 80096bc:	009b      	lslcc	r3, r3, #2
 80096be:	3002      	addcc	r0, #2
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	db05      	blt.n	80096d0 <__hi0bits+0x3c>
 80096c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80096c8:	f100 0001 	add.w	r0, r0, #1
 80096cc:	bf08      	it	eq
 80096ce:	2020      	moveq	r0, #32
 80096d0:	4770      	bx	lr

080096d2 <__lo0bits>:
 80096d2:	6803      	ldr	r3, [r0, #0]
 80096d4:	4602      	mov	r2, r0
 80096d6:	f013 0007 	ands.w	r0, r3, #7
 80096da:	d00b      	beq.n	80096f4 <__lo0bits+0x22>
 80096dc:	07d9      	lsls	r1, r3, #31
 80096de:	d421      	bmi.n	8009724 <__lo0bits+0x52>
 80096e0:	0798      	lsls	r0, r3, #30
 80096e2:	bf49      	itett	mi
 80096e4:	085b      	lsrmi	r3, r3, #1
 80096e6:	089b      	lsrpl	r3, r3, #2
 80096e8:	2001      	movmi	r0, #1
 80096ea:	6013      	strmi	r3, [r2, #0]
 80096ec:	bf5c      	itt	pl
 80096ee:	6013      	strpl	r3, [r2, #0]
 80096f0:	2002      	movpl	r0, #2
 80096f2:	4770      	bx	lr
 80096f4:	b299      	uxth	r1, r3
 80096f6:	b909      	cbnz	r1, 80096fc <__lo0bits+0x2a>
 80096f8:	0c1b      	lsrs	r3, r3, #16
 80096fa:	2010      	movs	r0, #16
 80096fc:	b2d9      	uxtb	r1, r3
 80096fe:	b909      	cbnz	r1, 8009704 <__lo0bits+0x32>
 8009700:	3008      	adds	r0, #8
 8009702:	0a1b      	lsrs	r3, r3, #8
 8009704:	0719      	lsls	r1, r3, #28
 8009706:	bf04      	itt	eq
 8009708:	091b      	lsreq	r3, r3, #4
 800970a:	3004      	addeq	r0, #4
 800970c:	0799      	lsls	r1, r3, #30
 800970e:	bf04      	itt	eq
 8009710:	089b      	lsreq	r3, r3, #2
 8009712:	3002      	addeq	r0, #2
 8009714:	07d9      	lsls	r1, r3, #31
 8009716:	d403      	bmi.n	8009720 <__lo0bits+0x4e>
 8009718:	085b      	lsrs	r3, r3, #1
 800971a:	f100 0001 	add.w	r0, r0, #1
 800971e:	d003      	beq.n	8009728 <__lo0bits+0x56>
 8009720:	6013      	str	r3, [r2, #0]
 8009722:	4770      	bx	lr
 8009724:	2000      	movs	r0, #0
 8009726:	4770      	bx	lr
 8009728:	2020      	movs	r0, #32
 800972a:	4770      	bx	lr

0800972c <__i2b>:
 800972c:	b510      	push	{r4, lr}
 800972e:	460c      	mov	r4, r1
 8009730:	2101      	movs	r1, #1
 8009732:	f7ff febd 	bl	80094b0 <_Balloc>
 8009736:	4602      	mov	r2, r0
 8009738:	b928      	cbnz	r0, 8009746 <__i2b+0x1a>
 800973a:	4b05      	ldr	r3, [pc, #20]	@ (8009750 <__i2b+0x24>)
 800973c:	4805      	ldr	r0, [pc, #20]	@ (8009754 <__i2b+0x28>)
 800973e:	f240 1145 	movw	r1, #325	@ 0x145
 8009742:	f001 fc29 	bl	800af98 <__assert_func>
 8009746:	2301      	movs	r3, #1
 8009748:	6144      	str	r4, [r0, #20]
 800974a:	6103      	str	r3, [r0, #16]
 800974c:	bd10      	pop	{r4, pc}
 800974e:	bf00      	nop
 8009750:	0800bec1 	.word	0x0800bec1
 8009754:	0800bed2 	.word	0x0800bed2

08009758 <__multiply>:
 8009758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800975c:	4617      	mov	r7, r2
 800975e:	690a      	ldr	r2, [r1, #16]
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	429a      	cmp	r2, r3
 8009764:	bfa8      	it	ge
 8009766:	463b      	movge	r3, r7
 8009768:	4689      	mov	r9, r1
 800976a:	bfa4      	itt	ge
 800976c:	460f      	movge	r7, r1
 800976e:	4699      	movge	r9, r3
 8009770:	693d      	ldr	r5, [r7, #16]
 8009772:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	eb05 060a 	add.w	r6, r5, sl
 800977e:	42b3      	cmp	r3, r6
 8009780:	b085      	sub	sp, #20
 8009782:	bfb8      	it	lt
 8009784:	3101      	addlt	r1, #1
 8009786:	f7ff fe93 	bl	80094b0 <_Balloc>
 800978a:	b930      	cbnz	r0, 800979a <__multiply+0x42>
 800978c:	4602      	mov	r2, r0
 800978e:	4b41      	ldr	r3, [pc, #260]	@ (8009894 <__multiply+0x13c>)
 8009790:	4841      	ldr	r0, [pc, #260]	@ (8009898 <__multiply+0x140>)
 8009792:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009796:	f001 fbff 	bl	800af98 <__assert_func>
 800979a:	f100 0414 	add.w	r4, r0, #20
 800979e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80097a2:	4623      	mov	r3, r4
 80097a4:	2200      	movs	r2, #0
 80097a6:	4573      	cmp	r3, lr
 80097a8:	d320      	bcc.n	80097ec <__multiply+0x94>
 80097aa:	f107 0814 	add.w	r8, r7, #20
 80097ae:	f109 0114 	add.w	r1, r9, #20
 80097b2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80097b6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80097ba:	9302      	str	r3, [sp, #8]
 80097bc:	1beb      	subs	r3, r5, r7
 80097be:	3b15      	subs	r3, #21
 80097c0:	f023 0303 	bic.w	r3, r3, #3
 80097c4:	3304      	adds	r3, #4
 80097c6:	3715      	adds	r7, #21
 80097c8:	42bd      	cmp	r5, r7
 80097ca:	bf38      	it	cc
 80097cc:	2304      	movcc	r3, #4
 80097ce:	9301      	str	r3, [sp, #4]
 80097d0:	9b02      	ldr	r3, [sp, #8]
 80097d2:	9103      	str	r1, [sp, #12]
 80097d4:	428b      	cmp	r3, r1
 80097d6:	d80c      	bhi.n	80097f2 <__multiply+0x9a>
 80097d8:	2e00      	cmp	r6, #0
 80097da:	dd03      	ble.n	80097e4 <__multiply+0x8c>
 80097dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d055      	beq.n	8009890 <__multiply+0x138>
 80097e4:	6106      	str	r6, [r0, #16]
 80097e6:	b005      	add	sp, #20
 80097e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ec:	f843 2b04 	str.w	r2, [r3], #4
 80097f0:	e7d9      	b.n	80097a6 <__multiply+0x4e>
 80097f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80097f6:	f1ba 0f00 	cmp.w	sl, #0
 80097fa:	d01f      	beq.n	800983c <__multiply+0xe4>
 80097fc:	46c4      	mov	ip, r8
 80097fe:	46a1      	mov	r9, r4
 8009800:	2700      	movs	r7, #0
 8009802:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009806:	f8d9 3000 	ldr.w	r3, [r9]
 800980a:	fa1f fb82 	uxth.w	fp, r2
 800980e:	b29b      	uxth	r3, r3
 8009810:	fb0a 330b 	mla	r3, sl, fp, r3
 8009814:	443b      	add	r3, r7
 8009816:	f8d9 7000 	ldr.w	r7, [r9]
 800981a:	0c12      	lsrs	r2, r2, #16
 800981c:	0c3f      	lsrs	r7, r7, #16
 800981e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009822:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009826:	b29b      	uxth	r3, r3
 8009828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800982c:	4565      	cmp	r5, ip
 800982e:	f849 3b04 	str.w	r3, [r9], #4
 8009832:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009836:	d8e4      	bhi.n	8009802 <__multiply+0xaa>
 8009838:	9b01      	ldr	r3, [sp, #4]
 800983a:	50e7      	str	r7, [r4, r3]
 800983c:	9b03      	ldr	r3, [sp, #12]
 800983e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009842:	3104      	adds	r1, #4
 8009844:	f1b9 0f00 	cmp.w	r9, #0
 8009848:	d020      	beq.n	800988c <__multiply+0x134>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	4647      	mov	r7, r8
 800984e:	46a4      	mov	ip, r4
 8009850:	f04f 0a00 	mov.w	sl, #0
 8009854:	f8b7 b000 	ldrh.w	fp, [r7]
 8009858:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800985c:	fb09 220b 	mla	r2, r9, fp, r2
 8009860:	4452      	add	r2, sl
 8009862:	b29b      	uxth	r3, r3
 8009864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009868:	f84c 3b04 	str.w	r3, [ip], #4
 800986c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009870:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009874:	f8bc 3000 	ldrh.w	r3, [ip]
 8009878:	fb09 330a 	mla	r3, r9, sl, r3
 800987c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009880:	42bd      	cmp	r5, r7
 8009882:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009886:	d8e5      	bhi.n	8009854 <__multiply+0xfc>
 8009888:	9a01      	ldr	r2, [sp, #4]
 800988a:	50a3      	str	r3, [r4, r2]
 800988c:	3404      	adds	r4, #4
 800988e:	e79f      	b.n	80097d0 <__multiply+0x78>
 8009890:	3e01      	subs	r6, #1
 8009892:	e7a1      	b.n	80097d8 <__multiply+0x80>
 8009894:	0800bec1 	.word	0x0800bec1
 8009898:	0800bed2 	.word	0x0800bed2

0800989c <__pow5mult>:
 800989c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a0:	4615      	mov	r5, r2
 80098a2:	f012 0203 	ands.w	r2, r2, #3
 80098a6:	4607      	mov	r7, r0
 80098a8:	460e      	mov	r6, r1
 80098aa:	d007      	beq.n	80098bc <__pow5mult+0x20>
 80098ac:	4c25      	ldr	r4, [pc, #148]	@ (8009944 <__pow5mult+0xa8>)
 80098ae:	3a01      	subs	r2, #1
 80098b0:	2300      	movs	r3, #0
 80098b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098b6:	f7ff fe5d 	bl	8009574 <__multadd>
 80098ba:	4606      	mov	r6, r0
 80098bc:	10ad      	asrs	r5, r5, #2
 80098be:	d03d      	beq.n	800993c <__pow5mult+0xa0>
 80098c0:	69fc      	ldr	r4, [r7, #28]
 80098c2:	b97c      	cbnz	r4, 80098e4 <__pow5mult+0x48>
 80098c4:	2010      	movs	r0, #16
 80098c6:	f7ff fd3d 	bl	8009344 <malloc>
 80098ca:	4602      	mov	r2, r0
 80098cc:	61f8      	str	r0, [r7, #28]
 80098ce:	b928      	cbnz	r0, 80098dc <__pow5mult+0x40>
 80098d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009948 <__pow5mult+0xac>)
 80098d2:	481e      	ldr	r0, [pc, #120]	@ (800994c <__pow5mult+0xb0>)
 80098d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80098d8:	f001 fb5e 	bl	800af98 <__assert_func>
 80098dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098e0:	6004      	str	r4, [r0, #0]
 80098e2:	60c4      	str	r4, [r0, #12]
 80098e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80098e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098ec:	b94c      	cbnz	r4, 8009902 <__pow5mult+0x66>
 80098ee:	f240 2171 	movw	r1, #625	@ 0x271
 80098f2:	4638      	mov	r0, r7
 80098f4:	f7ff ff1a 	bl	800972c <__i2b>
 80098f8:	2300      	movs	r3, #0
 80098fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80098fe:	4604      	mov	r4, r0
 8009900:	6003      	str	r3, [r0, #0]
 8009902:	f04f 0900 	mov.w	r9, #0
 8009906:	07eb      	lsls	r3, r5, #31
 8009908:	d50a      	bpl.n	8009920 <__pow5mult+0x84>
 800990a:	4631      	mov	r1, r6
 800990c:	4622      	mov	r2, r4
 800990e:	4638      	mov	r0, r7
 8009910:	f7ff ff22 	bl	8009758 <__multiply>
 8009914:	4631      	mov	r1, r6
 8009916:	4680      	mov	r8, r0
 8009918:	4638      	mov	r0, r7
 800991a:	f7ff fe09 	bl	8009530 <_Bfree>
 800991e:	4646      	mov	r6, r8
 8009920:	106d      	asrs	r5, r5, #1
 8009922:	d00b      	beq.n	800993c <__pow5mult+0xa0>
 8009924:	6820      	ldr	r0, [r4, #0]
 8009926:	b938      	cbnz	r0, 8009938 <__pow5mult+0x9c>
 8009928:	4622      	mov	r2, r4
 800992a:	4621      	mov	r1, r4
 800992c:	4638      	mov	r0, r7
 800992e:	f7ff ff13 	bl	8009758 <__multiply>
 8009932:	6020      	str	r0, [r4, #0]
 8009934:	f8c0 9000 	str.w	r9, [r0]
 8009938:	4604      	mov	r4, r0
 800993a:	e7e4      	b.n	8009906 <__pow5mult+0x6a>
 800993c:	4630      	mov	r0, r6
 800993e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009942:	bf00      	nop
 8009944:	0800bfe4 	.word	0x0800bfe4
 8009948:	0800be52 	.word	0x0800be52
 800994c:	0800bed2 	.word	0x0800bed2

08009950 <__lshift>:
 8009950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009954:	460c      	mov	r4, r1
 8009956:	6849      	ldr	r1, [r1, #4]
 8009958:	6923      	ldr	r3, [r4, #16]
 800995a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800995e:	68a3      	ldr	r3, [r4, #8]
 8009960:	4607      	mov	r7, r0
 8009962:	4691      	mov	r9, r2
 8009964:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009968:	f108 0601 	add.w	r6, r8, #1
 800996c:	42b3      	cmp	r3, r6
 800996e:	db0b      	blt.n	8009988 <__lshift+0x38>
 8009970:	4638      	mov	r0, r7
 8009972:	f7ff fd9d 	bl	80094b0 <_Balloc>
 8009976:	4605      	mov	r5, r0
 8009978:	b948      	cbnz	r0, 800998e <__lshift+0x3e>
 800997a:	4602      	mov	r2, r0
 800997c:	4b28      	ldr	r3, [pc, #160]	@ (8009a20 <__lshift+0xd0>)
 800997e:	4829      	ldr	r0, [pc, #164]	@ (8009a24 <__lshift+0xd4>)
 8009980:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009984:	f001 fb08 	bl	800af98 <__assert_func>
 8009988:	3101      	adds	r1, #1
 800998a:	005b      	lsls	r3, r3, #1
 800998c:	e7ee      	b.n	800996c <__lshift+0x1c>
 800998e:	2300      	movs	r3, #0
 8009990:	f100 0114 	add.w	r1, r0, #20
 8009994:	f100 0210 	add.w	r2, r0, #16
 8009998:	4618      	mov	r0, r3
 800999a:	4553      	cmp	r3, sl
 800999c:	db33      	blt.n	8009a06 <__lshift+0xb6>
 800999e:	6920      	ldr	r0, [r4, #16]
 80099a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099a4:	f104 0314 	add.w	r3, r4, #20
 80099a8:	f019 091f 	ands.w	r9, r9, #31
 80099ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80099b4:	d02b      	beq.n	8009a0e <__lshift+0xbe>
 80099b6:	f1c9 0e20 	rsb	lr, r9, #32
 80099ba:	468a      	mov	sl, r1
 80099bc:	2200      	movs	r2, #0
 80099be:	6818      	ldr	r0, [r3, #0]
 80099c0:	fa00 f009 	lsl.w	r0, r0, r9
 80099c4:	4310      	orrs	r0, r2
 80099c6:	f84a 0b04 	str.w	r0, [sl], #4
 80099ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ce:	459c      	cmp	ip, r3
 80099d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80099d4:	d8f3      	bhi.n	80099be <__lshift+0x6e>
 80099d6:	ebac 0304 	sub.w	r3, ip, r4
 80099da:	3b15      	subs	r3, #21
 80099dc:	f023 0303 	bic.w	r3, r3, #3
 80099e0:	3304      	adds	r3, #4
 80099e2:	f104 0015 	add.w	r0, r4, #21
 80099e6:	4560      	cmp	r0, ip
 80099e8:	bf88      	it	hi
 80099ea:	2304      	movhi	r3, #4
 80099ec:	50ca      	str	r2, [r1, r3]
 80099ee:	b10a      	cbz	r2, 80099f4 <__lshift+0xa4>
 80099f0:	f108 0602 	add.w	r6, r8, #2
 80099f4:	3e01      	subs	r6, #1
 80099f6:	4638      	mov	r0, r7
 80099f8:	612e      	str	r6, [r5, #16]
 80099fa:	4621      	mov	r1, r4
 80099fc:	f7ff fd98 	bl	8009530 <_Bfree>
 8009a00:	4628      	mov	r0, r5
 8009a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a06:	f842 0f04 	str.w	r0, [r2, #4]!
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	e7c5      	b.n	800999a <__lshift+0x4a>
 8009a0e:	3904      	subs	r1, #4
 8009a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a14:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a18:	459c      	cmp	ip, r3
 8009a1a:	d8f9      	bhi.n	8009a10 <__lshift+0xc0>
 8009a1c:	e7ea      	b.n	80099f4 <__lshift+0xa4>
 8009a1e:	bf00      	nop
 8009a20:	0800bec1 	.word	0x0800bec1
 8009a24:	0800bed2 	.word	0x0800bed2

08009a28 <__mcmp>:
 8009a28:	690a      	ldr	r2, [r1, #16]
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	6900      	ldr	r0, [r0, #16]
 8009a2e:	1a80      	subs	r0, r0, r2
 8009a30:	b530      	push	{r4, r5, lr}
 8009a32:	d10e      	bne.n	8009a52 <__mcmp+0x2a>
 8009a34:	3314      	adds	r3, #20
 8009a36:	3114      	adds	r1, #20
 8009a38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009a3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009a40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009a44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a48:	4295      	cmp	r5, r2
 8009a4a:	d003      	beq.n	8009a54 <__mcmp+0x2c>
 8009a4c:	d205      	bcs.n	8009a5a <__mcmp+0x32>
 8009a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a52:	bd30      	pop	{r4, r5, pc}
 8009a54:	42a3      	cmp	r3, r4
 8009a56:	d3f3      	bcc.n	8009a40 <__mcmp+0x18>
 8009a58:	e7fb      	b.n	8009a52 <__mcmp+0x2a>
 8009a5a:	2001      	movs	r0, #1
 8009a5c:	e7f9      	b.n	8009a52 <__mcmp+0x2a>
	...

08009a60 <__mdiff>:
 8009a60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	4689      	mov	r9, r1
 8009a66:	4606      	mov	r6, r0
 8009a68:	4611      	mov	r1, r2
 8009a6a:	4648      	mov	r0, r9
 8009a6c:	4614      	mov	r4, r2
 8009a6e:	f7ff ffdb 	bl	8009a28 <__mcmp>
 8009a72:	1e05      	subs	r5, r0, #0
 8009a74:	d112      	bne.n	8009a9c <__mdiff+0x3c>
 8009a76:	4629      	mov	r1, r5
 8009a78:	4630      	mov	r0, r6
 8009a7a:	f7ff fd19 	bl	80094b0 <_Balloc>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	b928      	cbnz	r0, 8009a8e <__mdiff+0x2e>
 8009a82:	4b3f      	ldr	r3, [pc, #252]	@ (8009b80 <__mdiff+0x120>)
 8009a84:	f240 2137 	movw	r1, #567	@ 0x237
 8009a88:	483e      	ldr	r0, [pc, #248]	@ (8009b84 <__mdiff+0x124>)
 8009a8a:	f001 fa85 	bl	800af98 <__assert_func>
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a94:	4610      	mov	r0, r2
 8009a96:	b003      	add	sp, #12
 8009a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9c:	bfbc      	itt	lt
 8009a9e:	464b      	movlt	r3, r9
 8009aa0:	46a1      	movlt	r9, r4
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009aa8:	bfba      	itte	lt
 8009aaa:	461c      	movlt	r4, r3
 8009aac:	2501      	movlt	r5, #1
 8009aae:	2500      	movge	r5, #0
 8009ab0:	f7ff fcfe 	bl	80094b0 <_Balloc>
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	b918      	cbnz	r0, 8009ac0 <__mdiff+0x60>
 8009ab8:	4b31      	ldr	r3, [pc, #196]	@ (8009b80 <__mdiff+0x120>)
 8009aba:	f240 2145 	movw	r1, #581	@ 0x245
 8009abe:	e7e3      	b.n	8009a88 <__mdiff+0x28>
 8009ac0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ac4:	6926      	ldr	r6, [r4, #16]
 8009ac6:	60c5      	str	r5, [r0, #12]
 8009ac8:	f109 0310 	add.w	r3, r9, #16
 8009acc:	f109 0514 	add.w	r5, r9, #20
 8009ad0:	f104 0e14 	add.w	lr, r4, #20
 8009ad4:	f100 0b14 	add.w	fp, r0, #20
 8009ad8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009adc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ae0:	9301      	str	r3, [sp, #4]
 8009ae2:	46d9      	mov	r9, fp
 8009ae4:	f04f 0c00 	mov.w	ip, #0
 8009ae8:	9b01      	ldr	r3, [sp, #4]
 8009aea:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009aee:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009af2:	9301      	str	r3, [sp, #4]
 8009af4:	fa1f f38a 	uxth.w	r3, sl
 8009af8:	4619      	mov	r1, r3
 8009afa:	b283      	uxth	r3, r0
 8009afc:	1acb      	subs	r3, r1, r3
 8009afe:	0c00      	lsrs	r0, r0, #16
 8009b00:	4463      	add	r3, ip
 8009b02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009b06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009b0a:	b29b      	uxth	r3, r3
 8009b0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009b10:	4576      	cmp	r6, lr
 8009b12:	f849 3b04 	str.w	r3, [r9], #4
 8009b16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b1a:	d8e5      	bhi.n	8009ae8 <__mdiff+0x88>
 8009b1c:	1b33      	subs	r3, r6, r4
 8009b1e:	3b15      	subs	r3, #21
 8009b20:	f023 0303 	bic.w	r3, r3, #3
 8009b24:	3415      	adds	r4, #21
 8009b26:	3304      	adds	r3, #4
 8009b28:	42a6      	cmp	r6, r4
 8009b2a:	bf38      	it	cc
 8009b2c:	2304      	movcc	r3, #4
 8009b2e:	441d      	add	r5, r3
 8009b30:	445b      	add	r3, fp
 8009b32:	461e      	mov	r6, r3
 8009b34:	462c      	mov	r4, r5
 8009b36:	4544      	cmp	r4, r8
 8009b38:	d30e      	bcc.n	8009b58 <__mdiff+0xf8>
 8009b3a:	f108 0103 	add.w	r1, r8, #3
 8009b3e:	1b49      	subs	r1, r1, r5
 8009b40:	f021 0103 	bic.w	r1, r1, #3
 8009b44:	3d03      	subs	r5, #3
 8009b46:	45a8      	cmp	r8, r5
 8009b48:	bf38      	it	cc
 8009b4a:	2100      	movcc	r1, #0
 8009b4c:	440b      	add	r3, r1
 8009b4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b52:	b191      	cbz	r1, 8009b7a <__mdiff+0x11a>
 8009b54:	6117      	str	r7, [r2, #16]
 8009b56:	e79d      	b.n	8009a94 <__mdiff+0x34>
 8009b58:	f854 1b04 	ldr.w	r1, [r4], #4
 8009b5c:	46e6      	mov	lr, ip
 8009b5e:	0c08      	lsrs	r0, r1, #16
 8009b60:	fa1c fc81 	uxtah	ip, ip, r1
 8009b64:	4471      	add	r1, lr
 8009b66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009b6a:	b289      	uxth	r1, r1
 8009b6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b70:	f846 1b04 	str.w	r1, [r6], #4
 8009b74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b78:	e7dd      	b.n	8009b36 <__mdiff+0xd6>
 8009b7a:	3f01      	subs	r7, #1
 8009b7c:	e7e7      	b.n	8009b4e <__mdiff+0xee>
 8009b7e:	bf00      	nop
 8009b80:	0800bec1 	.word	0x0800bec1
 8009b84:	0800bed2 	.word	0x0800bed2

08009b88 <__ulp>:
 8009b88:	b082      	sub	sp, #8
 8009b8a:	ed8d 0b00 	vstr	d0, [sp]
 8009b8e:	9a01      	ldr	r2, [sp, #4]
 8009b90:	4b0f      	ldr	r3, [pc, #60]	@ (8009bd0 <__ulp+0x48>)
 8009b92:	4013      	ands	r3, r2
 8009b94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	dc08      	bgt.n	8009bae <__ulp+0x26>
 8009b9c:	425b      	negs	r3, r3
 8009b9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009ba2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009ba6:	da04      	bge.n	8009bb2 <__ulp+0x2a>
 8009ba8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009bac:	4113      	asrs	r3, r2
 8009bae:	2200      	movs	r2, #0
 8009bb0:	e008      	b.n	8009bc4 <__ulp+0x3c>
 8009bb2:	f1a2 0314 	sub.w	r3, r2, #20
 8009bb6:	2b1e      	cmp	r3, #30
 8009bb8:	bfda      	itte	le
 8009bba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009bbe:	40da      	lsrle	r2, r3
 8009bc0:	2201      	movgt	r2, #1
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	4610      	mov	r0, r2
 8009bc8:	ec41 0b10 	vmov	d0, r0, r1
 8009bcc:	b002      	add	sp, #8
 8009bce:	4770      	bx	lr
 8009bd0:	7ff00000 	.word	0x7ff00000

08009bd4 <__b2d>:
 8009bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd8:	6906      	ldr	r6, [r0, #16]
 8009bda:	f100 0814 	add.w	r8, r0, #20
 8009bde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009be2:	1f37      	subs	r7, r6, #4
 8009be4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009be8:	4610      	mov	r0, r2
 8009bea:	f7ff fd53 	bl	8009694 <__hi0bits>
 8009bee:	f1c0 0320 	rsb	r3, r0, #32
 8009bf2:	280a      	cmp	r0, #10
 8009bf4:	600b      	str	r3, [r1, #0]
 8009bf6:	491b      	ldr	r1, [pc, #108]	@ (8009c64 <__b2d+0x90>)
 8009bf8:	dc15      	bgt.n	8009c26 <__b2d+0x52>
 8009bfa:	f1c0 0c0b 	rsb	ip, r0, #11
 8009bfe:	fa22 f30c 	lsr.w	r3, r2, ip
 8009c02:	45b8      	cmp	r8, r7
 8009c04:	ea43 0501 	orr.w	r5, r3, r1
 8009c08:	bf34      	ite	cc
 8009c0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009c0e:	2300      	movcs	r3, #0
 8009c10:	3015      	adds	r0, #21
 8009c12:	fa02 f000 	lsl.w	r0, r2, r0
 8009c16:	fa23 f30c 	lsr.w	r3, r3, ip
 8009c1a:	4303      	orrs	r3, r0
 8009c1c:	461c      	mov	r4, r3
 8009c1e:	ec45 4b10 	vmov	d0, r4, r5
 8009c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c26:	45b8      	cmp	r8, r7
 8009c28:	bf3a      	itte	cc
 8009c2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009c2e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009c32:	2300      	movcs	r3, #0
 8009c34:	380b      	subs	r0, #11
 8009c36:	d012      	beq.n	8009c5e <__b2d+0x8a>
 8009c38:	f1c0 0120 	rsb	r1, r0, #32
 8009c3c:	fa23 f401 	lsr.w	r4, r3, r1
 8009c40:	4082      	lsls	r2, r0
 8009c42:	4322      	orrs	r2, r4
 8009c44:	4547      	cmp	r7, r8
 8009c46:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009c4a:	bf8c      	ite	hi
 8009c4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009c50:	2200      	movls	r2, #0
 8009c52:	4083      	lsls	r3, r0
 8009c54:	40ca      	lsrs	r2, r1
 8009c56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	e7de      	b.n	8009c1c <__b2d+0x48>
 8009c5e:	ea42 0501 	orr.w	r5, r2, r1
 8009c62:	e7db      	b.n	8009c1c <__b2d+0x48>
 8009c64:	3ff00000 	.word	0x3ff00000

08009c68 <__d2b>:
 8009c68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c6c:	460f      	mov	r7, r1
 8009c6e:	2101      	movs	r1, #1
 8009c70:	ec59 8b10 	vmov	r8, r9, d0
 8009c74:	4616      	mov	r6, r2
 8009c76:	f7ff fc1b 	bl	80094b0 <_Balloc>
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	b930      	cbnz	r0, 8009c8c <__d2b+0x24>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	4b23      	ldr	r3, [pc, #140]	@ (8009d10 <__d2b+0xa8>)
 8009c82:	4824      	ldr	r0, [pc, #144]	@ (8009d14 <__d2b+0xac>)
 8009c84:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c88:	f001 f986 	bl	800af98 <__assert_func>
 8009c8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c94:	b10d      	cbz	r5, 8009c9a <__d2b+0x32>
 8009c96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	f1b8 0300 	subs.w	r3, r8, #0
 8009ca0:	d023      	beq.n	8009cea <__d2b+0x82>
 8009ca2:	4668      	mov	r0, sp
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	f7ff fd14 	bl	80096d2 <__lo0bits>
 8009caa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009cae:	b1d0      	cbz	r0, 8009ce6 <__d2b+0x7e>
 8009cb0:	f1c0 0320 	rsb	r3, r0, #32
 8009cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8009cb8:	430b      	orrs	r3, r1
 8009cba:	40c2      	lsrs	r2, r0
 8009cbc:	6163      	str	r3, [r4, #20]
 8009cbe:	9201      	str	r2, [sp, #4]
 8009cc0:	9b01      	ldr	r3, [sp, #4]
 8009cc2:	61a3      	str	r3, [r4, #24]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	bf0c      	ite	eq
 8009cc8:	2201      	moveq	r2, #1
 8009cca:	2202      	movne	r2, #2
 8009ccc:	6122      	str	r2, [r4, #16]
 8009cce:	b1a5      	cbz	r5, 8009cfa <__d2b+0x92>
 8009cd0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009cd4:	4405      	add	r5, r0
 8009cd6:	603d      	str	r5, [r7, #0]
 8009cd8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009cdc:	6030      	str	r0, [r6, #0]
 8009cde:	4620      	mov	r0, r4
 8009ce0:	b003      	add	sp, #12
 8009ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ce6:	6161      	str	r1, [r4, #20]
 8009ce8:	e7ea      	b.n	8009cc0 <__d2b+0x58>
 8009cea:	a801      	add	r0, sp, #4
 8009cec:	f7ff fcf1 	bl	80096d2 <__lo0bits>
 8009cf0:	9b01      	ldr	r3, [sp, #4]
 8009cf2:	6163      	str	r3, [r4, #20]
 8009cf4:	3020      	adds	r0, #32
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	e7e8      	b.n	8009ccc <__d2b+0x64>
 8009cfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009d02:	6038      	str	r0, [r7, #0]
 8009d04:	6918      	ldr	r0, [r3, #16]
 8009d06:	f7ff fcc5 	bl	8009694 <__hi0bits>
 8009d0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d0e:	e7e5      	b.n	8009cdc <__d2b+0x74>
 8009d10:	0800bec1 	.word	0x0800bec1
 8009d14:	0800bed2 	.word	0x0800bed2

08009d18 <__ratio>:
 8009d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1c:	b085      	sub	sp, #20
 8009d1e:	e9cd 1000 	strd	r1, r0, [sp]
 8009d22:	a902      	add	r1, sp, #8
 8009d24:	f7ff ff56 	bl	8009bd4 <__b2d>
 8009d28:	9800      	ldr	r0, [sp, #0]
 8009d2a:	a903      	add	r1, sp, #12
 8009d2c:	ec55 4b10 	vmov	r4, r5, d0
 8009d30:	f7ff ff50 	bl	8009bd4 <__b2d>
 8009d34:	9b01      	ldr	r3, [sp, #4]
 8009d36:	6919      	ldr	r1, [r3, #16]
 8009d38:	9b00      	ldr	r3, [sp, #0]
 8009d3a:	691b      	ldr	r3, [r3, #16]
 8009d3c:	1ac9      	subs	r1, r1, r3
 8009d3e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009d42:	1a9b      	subs	r3, r3, r2
 8009d44:	ec5b ab10 	vmov	sl, fp, d0
 8009d48:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	bfce      	itee	gt
 8009d50:	462a      	movgt	r2, r5
 8009d52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d56:	465a      	movle	r2, fp
 8009d58:	462f      	mov	r7, r5
 8009d5a:	46d9      	mov	r9, fp
 8009d5c:	bfcc      	ite	gt
 8009d5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d62:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009d66:	464b      	mov	r3, r9
 8009d68:	4652      	mov	r2, sl
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	4639      	mov	r1, r7
 8009d6e:	f7f6 fd75 	bl	800085c <__aeabi_ddiv>
 8009d72:	ec41 0b10 	vmov	d0, r0, r1
 8009d76:	b005      	add	sp, #20
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d7c <__copybits>:
 8009d7c:	3901      	subs	r1, #1
 8009d7e:	b570      	push	{r4, r5, r6, lr}
 8009d80:	1149      	asrs	r1, r1, #5
 8009d82:	6914      	ldr	r4, [r2, #16]
 8009d84:	3101      	adds	r1, #1
 8009d86:	f102 0314 	add.w	r3, r2, #20
 8009d8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d92:	1f05      	subs	r5, r0, #4
 8009d94:	42a3      	cmp	r3, r4
 8009d96:	d30c      	bcc.n	8009db2 <__copybits+0x36>
 8009d98:	1aa3      	subs	r3, r4, r2
 8009d9a:	3b11      	subs	r3, #17
 8009d9c:	f023 0303 	bic.w	r3, r3, #3
 8009da0:	3211      	adds	r2, #17
 8009da2:	42a2      	cmp	r2, r4
 8009da4:	bf88      	it	hi
 8009da6:	2300      	movhi	r3, #0
 8009da8:	4418      	add	r0, r3
 8009daa:	2300      	movs	r3, #0
 8009dac:	4288      	cmp	r0, r1
 8009dae:	d305      	bcc.n	8009dbc <__copybits+0x40>
 8009db0:	bd70      	pop	{r4, r5, r6, pc}
 8009db2:	f853 6b04 	ldr.w	r6, [r3], #4
 8009db6:	f845 6f04 	str.w	r6, [r5, #4]!
 8009dba:	e7eb      	b.n	8009d94 <__copybits+0x18>
 8009dbc:	f840 3b04 	str.w	r3, [r0], #4
 8009dc0:	e7f4      	b.n	8009dac <__copybits+0x30>

08009dc2 <__any_on>:
 8009dc2:	f100 0214 	add.w	r2, r0, #20
 8009dc6:	6900      	ldr	r0, [r0, #16]
 8009dc8:	114b      	asrs	r3, r1, #5
 8009dca:	4298      	cmp	r0, r3
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	db11      	blt.n	8009df4 <__any_on+0x32>
 8009dd0:	dd0a      	ble.n	8009de8 <__any_on+0x26>
 8009dd2:	f011 011f 	ands.w	r1, r1, #31
 8009dd6:	d007      	beq.n	8009de8 <__any_on+0x26>
 8009dd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ddc:	fa24 f001 	lsr.w	r0, r4, r1
 8009de0:	fa00 f101 	lsl.w	r1, r0, r1
 8009de4:	428c      	cmp	r4, r1
 8009de6:	d10b      	bne.n	8009e00 <__any_on+0x3e>
 8009de8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d803      	bhi.n	8009df8 <__any_on+0x36>
 8009df0:	2000      	movs	r0, #0
 8009df2:	bd10      	pop	{r4, pc}
 8009df4:	4603      	mov	r3, r0
 8009df6:	e7f7      	b.n	8009de8 <__any_on+0x26>
 8009df8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009dfc:	2900      	cmp	r1, #0
 8009dfe:	d0f5      	beq.n	8009dec <__any_on+0x2a>
 8009e00:	2001      	movs	r0, #1
 8009e02:	e7f6      	b.n	8009df2 <__any_on+0x30>

08009e04 <sulp>:
 8009e04:	b570      	push	{r4, r5, r6, lr}
 8009e06:	4604      	mov	r4, r0
 8009e08:	460d      	mov	r5, r1
 8009e0a:	ec45 4b10 	vmov	d0, r4, r5
 8009e0e:	4616      	mov	r6, r2
 8009e10:	f7ff feba 	bl	8009b88 <__ulp>
 8009e14:	ec51 0b10 	vmov	r0, r1, d0
 8009e18:	b17e      	cbz	r6, 8009e3a <sulp+0x36>
 8009e1a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009e1e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	dd09      	ble.n	8009e3a <sulp+0x36>
 8009e26:	051b      	lsls	r3, r3, #20
 8009e28:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009e2c:	2400      	movs	r4, #0
 8009e2e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009e32:	4622      	mov	r2, r4
 8009e34:	462b      	mov	r3, r5
 8009e36:	f7f6 fbe7 	bl	8000608 <__aeabi_dmul>
 8009e3a:	ec41 0b10 	vmov	d0, r0, r1
 8009e3e:	bd70      	pop	{r4, r5, r6, pc}

08009e40 <_strtod_l>:
 8009e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e44:	b09f      	sub	sp, #124	@ 0x7c
 8009e46:	460c      	mov	r4, r1
 8009e48:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	921a      	str	r2, [sp, #104]	@ 0x68
 8009e4e:	9005      	str	r0, [sp, #20]
 8009e50:	f04f 0a00 	mov.w	sl, #0
 8009e54:	f04f 0b00 	mov.w	fp, #0
 8009e58:	460a      	mov	r2, r1
 8009e5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e5c:	7811      	ldrb	r1, [r2, #0]
 8009e5e:	292b      	cmp	r1, #43	@ 0x2b
 8009e60:	d04a      	beq.n	8009ef8 <_strtod_l+0xb8>
 8009e62:	d838      	bhi.n	8009ed6 <_strtod_l+0x96>
 8009e64:	290d      	cmp	r1, #13
 8009e66:	d832      	bhi.n	8009ece <_strtod_l+0x8e>
 8009e68:	2908      	cmp	r1, #8
 8009e6a:	d832      	bhi.n	8009ed2 <_strtod_l+0x92>
 8009e6c:	2900      	cmp	r1, #0
 8009e6e:	d03b      	beq.n	8009ee8 <_strtod_l+0xa8>
 8009e70:	2200      	movs	r2, #0
 8009e72:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009e76:	782a      	ldrb	r2, [r5, #0]
 8009e78:	2a30      	cmp	r2, #48	@ 0x30
 8009e7a:	f040 80b2 	bne.w	8009fe2 <_strtod_l+0x1a2>
 8009e7e:	786a      	ldrb	r2, [r5, #1]
 8009e80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009e84:	2a58      	cmp	r2, #88	@ 0x58
 8009e86:	d16e      	bne.n	8009f66 <_strtod_l+0x126>
 8009e88:	9302      	str	r3, [sp, #8]
 8009e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e8c:	9301      	str	r3, [sp, #4]
 8009e8e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e90:	9300      	str	r3, [sp, #0]
 8009e92:	4a8f      	ldr	r2, [pc, #572]	@ (800a0d0 <_strtod_l+0x290>)
 8009e94:	9805      	ldr	r0, [sp, #20]
 8009e96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e98:	a919      	add	r1, sp, #100	@ 0x64
 8009e9a:	f001 f917 	bl	800b0cc <__gethex>
 8009e9e:	f010 060f 	ands.w	r6, r0, #15
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	d005      	beq.n	8009eb2 <_strtod_l+0x72>
 8009ea6:	2e06      	cmp	r6, #6
 8009ea8:	d128      	bne.n	8009efc <_strtod_l+0xbc>
 8009eaa:	3501      	adds	r5, #1
 8009eac:	2300      	movs	r3, #0
 8009eae:	9519      	str	r5, [sp, #100]	@ 0x64
 8009eb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009eb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	f040 858e 	bne.w	800a9d6 <_strtod_l+0xb96>
 8009eba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ebc:	b1cb      	cbz	r3, 8009ef2 <_strtod_l+0xb2>
 8009ebe:	4652      	mov	r2, sl
 8009ec0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009ec4:	ec43 2b10 	vmov	d0, r2, r3
 8009ec8:	b01f      	add	sp, #124	@ 0x7c
 8009eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ece:	2920      	cmp	r1, #32
 8009ed0:	d1ce      	bne.n	8009e70 <_strtod_l+0x30>
 8009ed2:	3201      	adds	r2, #1
 8009ed4:	e7c1      	b.n	8009e5a <_strtod_l+0x1a>
 8009ed6:	292d      	cmp	r1, #45	@ 0x2d
 8009ed8:	d1ca      	bne.n	8009e70 <_strtod_l+0x30>
 8009eda:	2101      	movs	r1, #1
 8009edc:	910e      	str	r1, [sp, #56]	@ 0x38
 8009ede:	1c51      	adds	r1, r2, #1
 8009ee0:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ee2:	7852      	ldrb	r2, [r2, #1]
 8009ee4:	2a00      	cmp	r2, #0
 8009ee6:	d1c5      	bne.n	8009e74 <_strtod_l+0x34>
 8009ee8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009eea:	9419      	str	r4, [sp, #100]	@ 0x64
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	f040 8570 	bne.w	800a9d2 <_strtod_l+0xb92>
 8009ef2:	4652      	mov	r2, sl
 8009ef4:	465b      	mov	r3, fp
 8009ef6:	e7e5      	b.n	8009ec4 <_strtod_l+0x84>
 8009ef8:	2100      	movs	r1, #0
 8009efa:	e7ef      	b.n	8009edc <_strtod_l+0x9c>
 8009efc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009efe:	b13a      	cbz	r2, 8009f10 <_strtod_l+0xd0>
 8009f00:	2135      	movs	r1, #53	@ 0x35
 8009f02:	a81c      	add	r0, sp, #112	@ 0x70
 8009f04:	f7ff ff3a 	bl	8009d7c <__copybits>
 8009f08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f0a:	9805      	ldr	r0, [sp, #20]
 8009f0c:	f7ff fb10 	bl	8009530 <_Bfree>
 8009f10:	3e01      	subs	r6, #1
 8009f12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009f14:	2e04      	cmp	r6, #4
 8009f16:	d806      	bhi.n	8009f26 <_strtod_l+0xe6>
 8009f18:	e8df f006 	tbb	[pc, r6]
 8009f1c:	201d0314 	.word	0x201d0314
 8009f20:	14          	.byte	0x14
 8009f21:	00          	.byte	0x00
 8009f22:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009f26:	05e1      	lsls	r1, r4, #23
 8009f28:	bf48      	it	mi
 8009f2a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009f2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f32:	0d1b      	lsrs	r3, r3, #20
 8009f34:	051b      	lsls	r3, r3, #20
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1bb      	bne.n	8009eb2 <_strtod_l+0x72>
 8009f3a:	f7fe fb2b 	bl	8008594 <__errno>
 8009f3e:	2322      	movs	r3, #34	@ 0x22
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	e7b6      	b.n	8009eb2 <_strtod_l+0x72>
 8009f44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009f48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009f4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009f50:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009f54:	e7e7      	b.n	8009f26 <_strtod_l+0xe6>
 8009f56:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a0d8 <_strtod_l+0x298>
 8009f5a:	e7e4      	b.n	8009f26 <_strtod_l+0xe6>
 8009f5c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009f60:	f04f 3aff 	mov.w	sl, #4294967295
 8009f64:	e7df      	b.n	8009f26 <_strtod_l+0xe6>
 8009f66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f68:	1c5a      	adds	r2, r3, #1
 8009f6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f6c:	785b      	ldrb	r3, [r3, #1]
 8009f6e:	2b30      	cmp	r3, #48	@ 0x30
 8009f70:	d0f9      	beq.n	8009f66 <_strtod_l+0x126>
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d09d      	beq.n	8009eb2 <_strtod_l+0x72>
 8009f76:	2301      	movs	r3, #1
 8009f78:	2700      	movs	r7, #0
 8009f7a:	9308      	str	r3, [sp, #32]
 8009f7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f80:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009f82:	46b9      	mov	r9, r7
 8009f84:	220a      	movs	r2, #10
 8009f86:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009f88:	7805      	ldrb	r5, [r0, #0]
 8009f8a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009f8e:	b2d9      	uxtb	r1, r3
 8009f90:	2909      	cmp	r1, #9
 8009f92:	d928      	bls.n	8009fe6 <_strtod_l+0x1a6>
 8009f94:	494f      	ldr	r1, [pc, #316]	@ (800a0d4 <_strtod_l+0x294>)
 8009f96:	2201      	movs	r2, #1
 8009f98:	f7fe fa9f 	bl	80084da <strncmp>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	d032      	beq.n	800a006 <_strtod_l+0x1c6>
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	462a      	mov	r2, r5
 8009fa4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fa6:	464d      	mov	r5, r9
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2a65      	cmp	r2, #101	@ 0x65
 8009fac:	d001      	beq.n	8009fb2 <_strtod_l+0x172>
 8009fae:	2a45      	cmp	r2, #69	@ 0x45
 8009fb0:	d114      	bne.n	8009fdc <_strtod_l+0x19c>
 8009fb2:	b91d      	cbnz	r5, 8009fbc <_strtod_l+0x17c>
 8009fb4:	9a08      	ldr	r2, [sp, #32]
 8009fb6:	4302      	orrs	r2, r0
 8009fb8:	d096      	beq.n	8009ee8 <_strtod_l+0xa8>
 8009fba:	2500      	movs	r5, #0
 8009fbc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009fbe:	1c62      	adds	r2, r4, #1
 8009fc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fc2:	7862      	ldrb	r2, [r4, #1]
 8009fc4:	2a2b      	cmp	r2, #43	@ 0x2b
 8009fc6:	d07a      	beq.n	800a0be <_strtod_l+0x27e>
 8009fc8:	2a2d      	cmp	r2, #45	@ 0x2d
 8009fca:	d07e      	beq.n	800a0ca <_strtod_l+0x28a>
 8009fcc:	f04f 0c00 	mov.w	ip, #0
 8009fd0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009fd4:	2909      	cmp	r1, #9
 8009fd6:	f240 8085 	bls.w	800a0e4 <_strtod_l+0x2a4>
 8009fda:	9419      	str	r4, [sp, #100]	@ 0x64
 8009fdc:	f04f 0800 	mov.w	r8, #0
 8009fe0:	e0a5      	b.n	800a12e <_strtod_l+0x2ee>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	e7c8      	b.n	8009f78 <_strtod_l+0x138>
 8009fe6:	f1b9 0f08 	cmp.w	r9, #8
 8009fea:	bfd8      	it	le
 8009fec:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009fee:	f100 0001 	add.w	r0, r0, #1
 8009ff2:	bfda      	itte	le
 8009ff4:	fb02 3301 	mlale	r3, r2, r1, r3
 8009ff8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009ffa:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009ffe:	f109 0901 	add.w	r9, r9, #1
 800a002:	9019      	str	r0, [sp, #100]	@ 0x64
 800a004:	e7bf      	b.n	8009f86 <_strtod_l+0x146>
 800a006:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a008:	1c5a      	adds	r2, r3, #1
 800a00a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a00c:	785a      	ldrb	r2, [r3, #1]
 800a00e:	f1b9 0f00 	cmp.w	r9, #0
 800a012:	d03b      	beq.n	800a08c <_strtod_l+0x24c>
 800a014:	900a      	str	r0, [sp, #40]	@ 0x28
 800a016:	464d      	mov	r5, r9
 800a018:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a01c:	2b09      	cmp	r3, #9
 800a01e:	d912      	bls.n	800a046 <_strtod_l+0x206>
 800a020:	2301      	movs	r3, #1
 800a022:	e7c2      	b.n	8009faa <_strtod_l+0x16a>
 800a024:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a026:	1c5a      	adds	r2, r3, #1
 800a028:	9219      	str	r2, [sp, #100]	@ 0x64
 800a02a:	785a      	ldrb	r2, [r3, #1]
 800a02c:	3001      	adds	r0, #1
 800a02e:	2a30      	cmp	r2, #48	@ 0x30
 800a030:	d0f8      	beq.n	800a024 <_strtod_l+0x1e4>
 800a032:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a036:	2b08      	cmp	r3, #8
 800a038:	f200 84d2 	bhi.w	800a9e0 <_strtod_l+0xba0>
 800a03c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a03e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a040:	2000      	movs	r0, #0
 800a042:	930c      	str	r3, [sp, #48]	@ 0x30
 800a044:	4605      	mov	r5, r0
 800a046:	3a30      	subs	r2, #48	@ 0x30
 800a048:	f100 0301 	add.w	r3, r0, #1
 800a04c:	d018      	beq.n	800a080 <_strtod_l+0x240>
 800a04e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a050:	4419      	add	r1, r3
 800a052:	910a      	str	r1, [sp, #40]	@ 0x28
 800a054:	462e      	mov	r6, r5
 800a056:	f04f 0e0a 	mov.w	lr, #10
 800a05a:	1c71      	adds	r1, r6, #1
 800a05c:	eba1 0c05 	sub.w	ip, r1, r5
 800a060:	4563      	cmp	r3, ip
 800a062:	dc15      	bgt.n	800a090 <_strtod_l+0x250>
 800a064:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a068:	182b      	adds	r3, r5, r0
 800a06a:	2b08      	cmp	r3, #8
 800a06c:	f105 0501 	add.w	r5, r5, #1
 800a070:	4405      	add	r5, r0
 800a072:	dc1a      	bgt.n	800a0aa <_strtod_l+0x26a>
 800a074:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a076:	230a      	movs	r3, #10
 800a078:	fb03 2301 	mla	r3, r3, r1, r2
 800a07c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a07e:	2300      	movs	r3, #0
 800a080:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a082:	1c51      	adds	r1, r2, #1
 800a084:	9119      	str	r1, [sp, #100]	@ 0x64
 800a086:	7852      	ldrb	r2, [r2, #1]
 800a088:	4618      	mov	r0, r3
 800a08a:	e7c5      	b.n	800a018 <_strtod_l+0x1d8>
 800a08c:	4648      	mov	r0, r9
 800a08e:	e7ce      	b.n	800a02e <_strtod_l+0x1ee>
 800a090:	2e08      	cmp	r6, #8
 800a092:	dc05      	bgt.n	800a0a0 <_strtod_l+0x260>
 800a094:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a096:	fb0e f606 	mul.w	r6, lr, r6
 800a09a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a09c:	460e      	mov	r6, r1
 800a09e:	e7dc      	b.n	800a05a <_strtod_l+0x21a>
 800a0a0:	2910      	cmp	r1, #16
 800a0a2:	bfd8      	it	le
 800a0a4:	fb0e f707 	mulle.w	r7, lr, r7
 800a0a8:	e7f8      	b.n	800a09c <_strtod_l+0x25c>
 800a0aa:	2b0f      	cmp	r3, #15
 800a0ac:	bfdc      	itt	le
 800a0ae:	230a      	movle	r3, #10
 800a0b0:	fb03 2707 	mlale	r7, r3, r7, r2
 800a0b4:	e7e3      	b.n	800a07e <_strtod_l+0x23e>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e77a      	b.n	8009fb4 <_strtod_l+0x174>
 800a0be:	f04f 0c00 	mov.w	ip, #0
 800a0c2:	1ca2      	adds	r2, r4, #2
 800a0c4:	9219      	str	r2, [sp, #100]	@ 0x64
 800a0c6:	78a2      	ldrb	r2, [r4, #2]
 800a0c8:	e782      	b.n	8009fd0 <_strtod_l+0x190>
 800a0ca:	f04f 0c01 	mov.w	ip, #1
 800a0ce:	e7f8      	b.n	800a0c2 <_strtod_l+0x282>
 800a0d0:	0800c0f4 	.word	0x0800c0f4
 800a0d4:	0800bf2b 	.word	0x0800bf2b
 800a0d8:	7ff00000 	.word	0x7ff00000
 800a0dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0de:	1c51      	adds	r1, r2, #1
 800a0e0:	9119      	str	r1, [sp, #100]	@ 0x64
 800a0e2:	7852      	ldrb	r2, [r2, #1]
 800a0e4:	2a30      	cmp	r2, #48	@ 0x30
 800a0e6:	d0f9      	beq.n	800a0dc <_strtod_l+0x29c>
 800a0e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a0ec:	2908      	cmp	r1, #8
 800a0ee:	f63f af75 	bhi.w	8009fdc <_strtod_l+0x19c>
 800a0f2:	3a30      	subs	r2, #48	@ 0x30
 800a0f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0f8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a0fa:	f04f 080a 	mov.w	r8, #10
 800a0fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a100:	1c56      	adds	r6, r2, #1
 800a102:	9619      	str	r6, [sp, #100]	@ 0x64
 800a104:	7852      	ldrb	r2, [r2, #1]
 800a106:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a10a:	f1be 0f09 	cmp.w	lr, #9
 800a10e:	d939      	bls.n	800a184 <_strtod_l+0x344>
 800a110:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a112:	1a76      	subs	r6, r6, r1
 800a114:	2e08      	cmp	r6, #8
 800a116:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a11a:	dc03      	bgt.n	800a124 <_strtod_l+0x2e4>
 800a11c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a11e:	4588      	cmp	r8, r1
 800a120:	bfa8      	it	ge
 800a122:	4688      	movge	r8, r1
 800a124:	f1bc 0f00 	cmp.w	ip, #0
 800a128:	d001      	beq.n	800a12e <_strtod_l+0x2ee>
 800a12a:	f1c8 0800 	rsb	r8, r8, #0
 800a12e:	2d00      	cmp	r5, #0
 800a130:	d14e      	bne.n	800a1d0 <_strtod_l+0x390>
 800a132:	9908      	ldr	r1, [sp, #32]
 800a134:	4308      	orrs	r0, r1
 800a136:	f47f aebc 	bne.w	8009eb2 <_strtod_l+0x72>
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f47f aed4 	bne.w	8009ee8 <_strtod_l+0xa8>
 800a140:	2a69      	cmp	r2, #105	@ 0x69
 800a142:	d028      	beq.n	800a196 <_strtod_l+0x356>
 800a144:	dc25      	bgt.n	800a192 <_strtod_l+0x352>
 800a146:	2a49      	cmp	r2, #73	@ 0x49
 800a148:	d025      	beq.n	800a196 <_strtod_l+0x356>
 800a14a:	2a4e      	cmp	r2, #78	@ 0x4e
 800a14c:	f47f aecc 	bne.w	8009ee8 <_strtod_l+0xa8>
 800a150:	499a      	ldr	r1, [pc, #616]	@ (800a3bc <_strtod_l+0x57c>)
 800a152:	a819      	add	r0, sp, #100	@ 0x64
 800a154:	f001 f9dc 	bl	800b510 <__match>
 800a158:	2800      	cmp	r0, #0
 800a15a:	f43f aec5 	beq.w	8009ee8 <_strtod_l+0xa8>
 800a15e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	2b28      	cmp	r3, #40	@ 0x28
 800a164:	d12e      	bne.n	800a1c4 <_strtod_l+0x384>
 800a166:	4996      	ldr	r1, [pc, #600]	@ (800a3c0 <_strtod_l+0x580>)
 800a168:	aa1c      	add	r2, sp, #112	@ 0x70
 800a16a:	a819      	add	r0, sp, #100	@ 0x64
 800a16c:	f001 f9e4 	bl	800b538 <__hexnan>
 800a170:	2805      	cmp	r0, #5
 800a172:	d127      	bne.n	800a1c4 <_strtod_l+0x384>
 800a174:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a176:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a17a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a17e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a182:	e696      	b.n	8009eb2 <_strtod_l+0x72>
 800a184:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a186:	fb08 2101 	mla	r1, r8, r1, r2
 800a18a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a18e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a190:	e7b5      	b.n	800a0fe <_strtod_l+0x2be>
 800a192:	2a6e      	cmp	r2, #110	@ 0x6e
 800a194:	e7da      	b.n	800a14c <_strtod_l+0x30c>
 800a196:	498b      	ldr	r1, [pc, #556]	@ (800a3c4 <_strtod_l+0x584>)
 800a198:	a819      	add	r0, sp, #100	@ 0x64
 800a19a:	f001 f9b9 	bl	800b510 <__match>
 800a19e:	2800      	cmp	r0, #0
 800a1a0:	f43f aea2 	beq.w	8009ee8 <_strtod_l+0xa8>
 800a1a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1a6:	4988      	ldr	r1, [pc, #544]	@ (800a3c8 <_strtod_l+0x588>)
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	a819      	add	r0, sp, #100	@ 0x64
 800a1ac:	9319      	str	r3, [sp, #100]	@ 0x64
 800a1ae:	f001 f9af 	bl	800b510 <__match>
 800a1b2:	b910      	cbnz	r0, 800a1ba <_strtod_l+0x37a>
 800a1b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800a1ba:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a3d8 <_strtod_l+0x598>
 800a1be:	f04f 0a00 	mov.w	sl, #0
 800a1c2:	e676      	b.n	8009eb2 <_strtod_l+0x72>
 800a1c4:	4881      	ldr	r0, [pc, #516]	@ (800a3cc <_strtod_l+0x58c>)
 800a1c6:	f000 fedf 	bl	800af88 <nan>
 800a1ca:	ec5b ab10 	vmov	sl, fp, d0
 800a1ce:	e670      	b.n	8009eb2 <_strtod_l+0x72>
 800a1d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a1d4:	eba8 0303 	sub.w	r3, r8, r3
 800a1d8:	f1b9 0f00 	cmp.w	r9, #0
 800a1dc:	bf08      	it	eq
 800a1de:	46a9      	moveq	r9, r5
 800a1e0:	2d10      	cmp	r5, #16
 800a1e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1e4:	462c      	mov	r4, r5
 800a1e6:	bfa8      	it	ge
 800a1e8:	2410      	movge	r4, #16
 800a1ea:	f7f6 f993 	bl	8000514 <__aeabi_ui2d>
 800a1ee:	2d09      	cmp	r5, #9
 800a1f0:	4682      	mov	sl, r0
 800a1f2:	468b      	mov	fp, r1
 800a1f4:	dc13      	bgt.n	800a21e <_strtod_l+0x3de>
 800a1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	f43f ae5a 	beq.w	8009eb2 <_strtod_l+0x72>
 800a1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a200:	dd78      	ble.n	800a2f4 <_strtod_l+0x4b4>
 800a202:	2b16      	cmp	r3, #22
 800a204:	dc5f      	bgt.n	800a2c6 <_strtod_l+0x486>
 800a206:	4972      	ldr	r1, [pc, #456]	@ (800a3d0 <_strtod_l+0x590>)
 800a208:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a20c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a210:	4652      	mov	r2, sl
 800a212:	465b      	mov	r3, fp
 800a214:	f7f6 f9f8 	bl	8000608 <__aeabi_dmul>
 800a218:	4682      	mov	sl, r0
 800a21a:	468b      	mov	fp, r1
 800a21c:	e649      	b.n	8009eb2 <_strtod_l+0x72>
 800a21e:	4b6c      	ldr	r3, [pc, #432]	@ (800a3d0 <_strtod_l+0x590>)
 800a220:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a224:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a228:	f7f6 f9ee 	bl	8000608 <__aeabi_dmul>
 800a22c:	4682      	mov	sl, r0
 800a22e:	4638      	mov	r0, r7
 800a230:	468b      	mov	fp, r1
 800a232:	f7f6 f96f 	bl	8000514 <__aeabi_ui2d>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4650      	mov	r0, sl
 800a23c:	4659      	mov	r1, fp
 800a23e:	f7f6 f82d 	bl	800029c <__adddf3>
 800a242:	2d0f      	cmp	r5, #15
 800a244:	4682      	mov	sl, r0
 800a246:	468b      	mov	fp, r1
 800a248:	ddd5      	ble.n	800a1f6 <_strtod_l+0x3b6>
 800a24a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a24c:	1b2c      	subs	r4, r5, r4
 800a24e:	441c      	add	r4, r3
 800a250:	2c00      	cmp	r4, #0
 800a252:	f340 8093 	ble.w	800a37c <_strtod_l+0x53c>
 800a256:	f014 030f 	ands.w	r3, r4, #15
 800a25a:	d00a      	beq.n	800a272 <_strtod_l+0x432>
 800a25c:	495c      	ldr	r1, [pc, #368]	@ (800a3d0 <_strtod_l+0x590>)
 800a25e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a262:	4652      	mov	r2, sl
 800a264:	465b      	mov	r3, fp
 800a266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a26a:	f7f6 f9cd 	bl	8000608 <__aeabi_dmul>
 800a26e:	4682      	mov	sl, r0
 800a270:	468b      	mov	fp, r1
 800a272:	f034 040f 	bics.w	r4, r4, #15
 800a276:	d073      	beq.n	800a360 <_strtod_l+0x520>
 800a278:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a27c:	dd49      	ble.n	800a312 <_strtod_l+0x4d2>
 800a27e:	2400      	movs	r4, #0
 800a280:	46a0      	mov	r8, r4
 800a282:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a284:	46a1      	mov	r9, r4
 800a286:	9a05      	ldr	r2, [sp, #20]
 800a288:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a3d8 <_strtod_l+0x598>
 800a28c:	2322      	movs	r3, #34	@ 0x22
 800a28e:	6013      	str	r3, [r2, #0]
 800a290:	f04f 0a00 	mov.w	sl, #0
 800a294:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a296:	2b00      	cmp	r3, #0
 800a298:	f43f ae0b 	beq.w	8009eb2 <_strtod_l+0x72>
 800a29c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a29e:	9805      	ldr	r0, [sp, #20]
 800a2a0:	f7ff f946 	bl	8009530 <_Bfree>
 800a2a4:	9805      	ldr	r0, [sp, #20]
 800a2a6:	4649      	mov	r1, r9
 800a2a8:	f7ff f942 	bl	8009530 <_Bfree>
 800a2ac:	9805      	ldr	r0, [sp, #20]
 800a2ae:	4641      	mov	r1, r8
 800a2b0:	f7ff f93e 	bl	8009530 <_Bfree>
 800a2b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2b6:	9805      	ldr	r0, [sp, #20]
 800a2b8:	f7ff f93a 	bl	8009530 <_Bfree>
 800a2bc:	9805      	ldr	r0, [sp, #20]
 800a2be:	4621      	mov	r1, r4
 800a2c0:	f7ff f936 	bl	8009530 <_Bfree>
 800a2c4:	e5f5      	b.n	8009eb2 <_strtod_l+0x72>
 800a2c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	dbbc      	blt.n	800a24a <_strtod_l+0x40a>
 800a2d0:	4c3f      	ldr	r4, [pc, #252]	@ (800a3d0 <_strtod_l+0x590>)
 800a2d2:	f1c5 050f 	rsb	r5, r5, #15
 800a2d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a2da:	4652      	mov	r2, sl
 800a2dc:	465b      	mov	r3, fp
 800a2de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2e2:	f7f6 f991 	bl	8000608 <__aeabi_dmul>
 800a2e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2e8:	1b5d      	subs	r5, r3, r5
 800a2ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a2ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a2f2:	e78f      	b.n	800a214 <_strtod_l+0x3d4>
 800a2f4:	3316      	adds	r3, #22
 800a2f6:	dba8      	blt.n	800a24a <_strtod_l+0x40a>
 800a2f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2fa:	eba3 0808 	sub.w	r8, r3, r8
 800a2fe:	4b34      	ldr	r3, [pc, #208]	@ (800a3d0 <_strtod_l+0x590>)
 800a300:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a304:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a308:	4650      	mov	r0, sl
 800a30a:	4659      	mov	r1, fp
 800a30c:	f7f6 faa6 	bl	800085c <__aeabi_ddiv>
 800a310:	e782      	b.n	800a218 <_strtod_l+0x3d8>
 800a312:	2300      	movs	r3, #0
 800a314:	4f2f      	ldr	r7, [pc, #188]	@ (800a3d4 <_strtod_l+0x594>)
 800a316:	1124      	asrs	r4, r4, #4
 800a318:	4650      	mov	r0, sl
 800a31a:	4659      	mov	r1, fp
 800a31c:	461e      	mov	r6, r3
 800a31e:	2c01      	cmp	r4, #1
 800a320:	dc21      	bgt.n	800a366 <_strtod_l+0x526>
 800a322:	b10b      	cbz	r3, 800a328 <_strtod_l+0x4e8>
 800a324:	4682      	mov	sl, r0
 800a326:	468b      	mov	fp, r1
 800a328:	492a      	ldr	r1, [pc, #168]	@ (800a3d4 <_strtod_l+0x594>)
 800a32a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a32e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a332:	4652      	mov	r2, sl
 800a334:	465b      	mov	r3, fp
 800a336:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a33a:	f7f6 f965 	bl	8000608 <__aeabi_dmul>
 800a33e:	4b26      	ldr	r3, [pc, #152]	@ (800a3d8 <_strtod_l+0x598>)
 800a340:	460a      	mov	r2, r1
 800a342:	400b      	ands	r3, r1
 800a344:	4925      	ldr	r1, [pc, #148]	@ (800a3dc <_strtod_l+0x59c>)
 800a346:	428b      	cmp	r3, r1
 800a348:	4682      	mov	sl, r0
 800a34a:	d898      	bhi.n	800a27e <_strtod_l+0x43e>
 800a34c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a350:	428b      	cmp	r3, r1
 800a352:	bf86      	itte	hi
 800a354:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a3e0 <_strtod_l+0x5a0>
 800a358:	f04f 3aff 	movhi.w	sl, #4294967295
 800a35c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a360:	2300      	movs	r3, #0
 800a362:	9308      	str	r3, [sp, #32]
 800a364:	e076      	b.n	800a454 <_strtod_l+0x614>
 800a366:	07e2      	lsls	r2, r4, #31
 800a368:	d504      	bpl.n	800a374 <_strtod_l+0x534>
 800a36a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a36e:	f7f6 f94b 	bl	8000608 <__aeabi_dmul>
 800a372:	2301      	movs	r3, #1
 800a374:	3601      	adds	r6, #1
 800a376:	1064      	asrs	r4, r4, #1
 800a378:	3708      	adds	r7, #8
 800a37a:	e7d0      	b.n	800a31e <_strtod_l+0x4de>
 800a37c:	d0f0      	beq.n	800a360 <_strtod_l+0x520>
 800a37e:	4264      	negs	r4, r4
 800a380:	f014 020f 	ands.w	r2, r4, #15
 800a384:	d00a      	beq.n	800a39c <_strtod_l+0x55c>
 800a386:	4b12      	ldr	r3, [pc, #72]	@ (800a3d0 <_strtod_l+0x590>)
 800a388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a38c:	4650      	mov	r0, sl
 800a38e:	4659      	mov	r1, fp
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	f7f6 fa62 	bl	800085c <__aeabi_ddiv>
 800a398:	4682      	mov	sl, r0
 800a39a:	468b      	mov	fp, r1
 800a39c:	1124      	asrs	r4, r4, #4
 800a39e:	d0df      	beq.n	800a360 <_strtod_l+0x520>
 800a3a0:	2c1f      	cmp	r4, #31
 800a3a2:	dd1f      	ble.n	800a3e4 <_strtod_l+0x5a4>
 800a3a4:	2400      	movs	r4, #0
 800a3a6:	46a0      	mov	r8, r4
 800a3a8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a3aa:	46a1      	mov	r9, r4
 800a3ac:	9a05      	ldr	r2, [sp, #20]
 800a3ae:	2322      	movs	r3, #34	@ 0x22
 800a3b0:	f04f 0a00 	mov.w	sl, #0
 800a3b4:	f04f 0b00 	mov.w	fp, #0
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	e76b      	b.n	800a294 <_strtod_l+0x454>
 800a3bc:	0800be19 	.word	0x0800be19
 800a3c0:	0800c0e0 	.word	0x0800c0e0
 800a3c4:	0800be11 	.word	0x0800be11
 800a3c8:	0800be48 	.word	0x0800be48
 800a3cc:	0800bf81 	.word	0x0800bf81
 800a3d0:	0800c018 	.word	0x0800c018
 800a3d4:	0800bff0 	.word	0x0800bff0
 800a3d8:	7ff00000 	.word	0x7ff00000
 800a3dc:	7ca00000 	.word	0x7ca00000
 800a3e0:	7fefffff 	.word	0x7fefffff
 800a3e4:	f014 0310 	ands.w	r3, r4, #16
 800a3e8:	bf18      	it	ne
 800a3ea:	236a      	movne	r3, #106	@ 0x6a
 800a3ec:	4ea9      	ldr	r6, [pc, #676]	@ (800a694 <_strtod_l+0x854>)
 800a3ee:	9308      	str	r3, [sp, #32]
 800a3f0:	4650      	mov	r0, sl
 800a3f2:	4659      	mov	r1, fp
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	07e7      	lsls	r7, r4, #31
 800a3f8:	d504      	bpl.n	800a404 <_strtod_l+0x5c4>
 800a3fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a3fe:	f7f6 f903 	bl	8000608 <__aeabi_dmul>
 800a402:	2301      	movs	r3, #1
 800a404:	1064      	asrs	r4, r4, #1
 800a406:	f106 0608 	add.w	r6, r6, #8
 800a40a:	d1f4      	bne.n	800a3f6 <_strtod_l+0x5b6>
 800a40c:	b10b      	cbz	r3, 800a412 <_strtod_l+0x5d2>
 800a40e:	4682      	mov	sl, r0
 800a410:	468b      	mov	fp, r1
 800a412:	9b08      	ldr	r3, [sp, #32]
 800a414:	b1b3      	cbz	r3, 800a444 <_strtod_l+0x604>
 800a416:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a41a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a41e:	2b00      	cmp	r3, #0
 800a420:	4659      	mov	r1, fp
 800a422:	dd0f      	ble.n	800a444 <_strtod_l+0x604>
 800a424:	2b1f      	cmp	r3, #31
 800a426:	dd56      	ble.n	800a4d6 <_strtod_l+0x696>
 800a428:	2b34      	cmp	r3, #52	@ 0x34
 800a42a:	bfde      	ittt	le
 800a42c:	f04f 33ff 	movle.w	r3, #4294967295
 800a430:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a434:	4093      	lslle	r3, r2
 800a436:	f04f 0a00 	mov.w	sl, #0
 800a43a:	bfcc      	ite	gt
 800a43c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a440:	ea03 0b01 	andle.w	fp, r3, r1
 800a444:	2200      	movs	r2, #0
 800a446:	2300      	movs	r3, #0
 800a448:	4650      	mov	r0, sl
 800a44a:	4659      	mov	r1, fp
 800a44c:	f7f6 fb44 	bl	8000ad8 <__aeabi_dcmpeq>
 800a450:	2800      	cmp	r0, #0
 800a452:	d1a7      	bne.n	800a3a4 <_strtod_l+0x564>
 800a454:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a456:	9300      	str	r3, [sp, #0]
 800a458:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a45a:	9805      	ldr	r0, [sp, #20]
 800a45c:	462b      	mov	r3, r5
 800a45e:	464a      	mov	r2, r9
 800a460:	f7ff f8ce 	bl	8009600 <__s2b>
 800a464:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a466:	2800      	cmp	r0, #0
 800a468:	f43f af09 	beq.w	800a27e <_strtod_l+0x43e>
 800a46c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a46e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a470:	2a00      	cmp	r2, #0
 800a472:	eba3 0308 	sub.w	r3, r3, r8
 800a476:	bfa8      	it	ge
 800a478:	2300      	movge	r3, #0
 800a47a:	9312      	str	r3, [sp, #72]	@ 0x48
 800a47c:	2400      	movs	r4, #0
 800a47e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a482:	9316      	str	r3, [sp, #88]	@ 0x58
 800a484:	46a0      	mov	r8, r4
 800a486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a488:	9805      	ldr	r0, [sp, #20]
 800a48a:	6859      	ldr	r1, [r3, #4]
 800a48c:	f7ff f810 	bl	80094b0 <_Balloc>
 800a490:	4681      	mov	r9, r0
 800a492:	2800      	cmp	r0, #0
 800a494:	f43f aef7 	beq.w	800a286 <_strtod_l+0x446>
 800a498:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a49a:	691a      	ldr	r2, [r3, #16]
 800a49c:	3202      	adds	r2, #2
 800a49e:	f103 010c 	add.w	r1, r3, #12
 800a4a2:	0092      	lsls	r2, r2, #2
 800a4a4:	300c      	adds	r0, #12
 800a4a6:	f000 fd5f 	bl	800af68 <memcpy>
 800a4aa:	ec4b ab10 	vmov	d0, sl, fp
 800a4ae:	9805      	ldr	r0, [sp, #20]
 800a4b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a4b2:	a91b      	add	r1, sp, #108	@ 0x6c
 800a4b4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a4b8:	f7ff fbd6 	bl	8009c68 <__d2b>
 800a4bc:	901a      	str	r0, [sp, #104]	@ 0x68
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	f43f aee1 	beq.w	800a286 <_strtod_l+0x446>
 800a4c4:	9805      	ldr	r0, [sp, #20]
 800a4c6:	2101      	movs	r1, #1
 800a4c8:	f7ff f930 	bl	800972c <__i2b>
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	b948      	cbnz	r0, 800a4e4 <_strtod_l+0x6a4>
 800a4d0:	f04f 0800 	mov.w	r8, #0
 800a4d4:	e6d7      	b.n	800a286 <_strtod_l+0x446>
 800a4d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4da:	fa02 f303 	lsl.w	r3, r2, r3
 800a4de:	ea03 0a0a 	and.w	sl, r3, sl
 800a4e2:	e7af      	b.n	800a444 <_strtod_l+0x604>
 800a4e4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a4e6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a4e8:	2d00      	cmp	r5, #0
 800a4ea:	bfab      	itete	ge
 800a4ec:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a4ee:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a4f0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a4f2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a4f4:	bfac      	ite	ge
 800a4f6:	18ef      	addge	r7, r5, r3
 800a4f8:	1b5e      	sublt	r6, r3, r5
 800a4fa:	9b08      	ldr	r3, [sp, #32]
 800a4fc:	1aed      	subs	r5, r5, r3
 800a4fe:	4415      	add	r5, r2
 800a500:	4b65      	ldr	r3, [pc, #404]	@ (800a698 <_strtod_l+0x858>)
 800a502:	3d01      	subs	r5, #1
 800a504:	429d      	cmp	r5, r3
 800a506:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a50a:	da50      	bge.n	800a5ae <_strtod_l+0x76e>
 800a50c:	1b5b      	subs	r3, r3, r5
 800a50e:	2b1f      	cmp	r3, #31
 800a510:	eba2 0203 	sub.w	r2, r2, r3
 800a514:	f04f 0101 	mov.w	r1, #1
 800a518:	dc3d      	bgt.n	800a596 <_strtod_l+0x756>
 800a51a:	fa01 f303 	lsl.w	r3, r1, r3
 800a51e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a520:	2300      	movs	r3, #0
 800a522:	9310      	str	r3, [sp, #64]	@ 0x40
 800a524:	18bd      	adds	r5, r7, r2
 800a526:	9b08      	ldr	r3, [sp, #32]
 800a528:	42af      	cmp	r7, r5
 800a52a:	4416      	add	r6, r2
 800a52c:	441e      	add	r6, r3
 800a52e:	463b      	mov	r3, r7
 800a530:	bfa8      	it	ge
 800a532:	462b      	movge	r3, r5
 800a534:	42b3      	cmp	r3, r6
 800a536:	bfa8      	it	ge
 800a538:	4633      	movge	r3, r6
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	bfc2      	ittt	gt
 800a53e:	1aed      	subgt	r5, r5, r3
 800a540:	1af6      	subgt	r6, r6, r3
 800a542:	1aff      	subgt	r7, r7, r3
 800a544:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a546:	2b00      	cmp	r3, #0
 800a548:	dd16      	ble.n	800a578 <_strtod_l+0x738>
 800a54a:	4641      	mov	r1, r8
 800a54c:	9805      	ldr	r0, [sp, #20]
 800a54e:	461a      	mov	r2, r3
 800a550:	f7ff f9a4 	bl	800989c <__pow5mult>
 800a554:	4680      	mov	r8, r0
 800a556:	2800      	cmp	r0, #0
 800a558:	d0ba      	beq.n	800a4d0 <_strtod_l+0x690>
 800a55a:	4601      	mov	r1, r0
 800a55c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a55e:	9805      	ldr	r0, [sp, #20]
 800a560:	f7ff f8fa 	bl	8009758 <__multiply>
 800a564:	900a      	str	r0, [sp, #40]	@ 0x28
 800a566:	2800      	cmp	r0, #0
 800a568:	f43f ae8d 	beq.w	800a286 <_strtod_l+0x446>
 800a56c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a56e:	9805      	ldr	r0, [sp, #20]
 800a570:	f7fe ffde 	bl	8009530 <_Bfree>
 800a574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a576:	931a      	str	r3, [sp, #104]	@ 0x68
 800a578:	2d00      	cmp	r5, #0
 800a57a:	dc1d      	bgt.n	800a5b8 <_strtod_l+0x778>
 800a57c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a57e:	2b00      	cmp	r3, #0
 800a580:	dd23      	ble.n	800a5ca <_strtod_l+0x78a>
 800a582:	4649      	mov	r1, r9
 800a584:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a586:	9805      	ldr	r0, [sp, #20]
 800a588:	f7ff f988 	bl	800989c <__pow5mult>
 800a58c:	4681      	mov	r9, r0
 800a58e:	b9e0      	cbnz	r0, 800a5ca <_strtod_l+0x78a>
 800a590:	f04f 0900 	mov.w	r9, #0
 800a594:	e677      	b.n	800a286 <_strtod_l+0x446>
 800a596:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a59a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a59e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a5a2:	35e2      	adds	r5, #226	@ 0xe2
 800a5a4:	fa01 f305 	lsl.w	r3, r1, r5
 800a5a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a5ac:	e7ba      	b.n	800a524 <_strtod_l+0x6e4>
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a5b6:	e7b5      	b.n	800a524 <_strtod_l+0x6e4>
 800a5b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5ba:	9805      	ldr	r0, [sp, #20]
 800a5bc:	462a      	mov	r2, r5
 800a5be:	f7ff f9c7 	bl	8009950 <__lshift>
 800a5c2:	901a      	str	r0, [sp, #104]	@ 0x68
 800a5c4:	2800      	cmp	r0, #0
 800a5c6:	d1d9      	bne.n	800a57c <_strtod_l+0x73c>
 800a5c8:	e65d      	b.n	800a286 <_strtod_l+0x446>
 800a5ca:	2e00      	cmp	r6, #0
 800a5cc:	dd07      	ble.n	800a5de <_strtod_l+0x79e>
 800a5ce:	4649      	mov	r1, r9
 800a5d0:	9805      	ldr	r0, [sp, #20]
 800a5d2:	4632      	mov	r2, r6
 800a5d4:	f7ff f9bc 	bl	8009950 <__lshift>
 800a5d8:	4681      	mov	r9, r0
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	d0d8      	beq.n	800a590 <_strtod_l+0x750>
 800a5de:	2f00      	cmp	r7, #0
 800a5e0:	dd08      	ble.n	800a5f4 <_strtod_l+0x7b4>
 800a5e2:	4641      	mov	r1, r8
 800a5e4:	9805      	ldr	r0, [sp, #20]
 800a5e6:	463a      	mov	r2, r7
 800a5e8:	f7ff f9b2 	bl	8009950 <__lshift>
 800a5ec:	4680      	mov	r8, r0
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	f43f ae49 	beq.w	800a286 <_strtod_l+0x446>
 800a5f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5f6:	9805      	ldr	r0, [sp, #20]
 800a5f8:	464a      	mov	r2, r9
 800a5fa:	f7ff fa31 	bl	8009a60 <__mdiff>
 800a5fe:	4604      	mov	r4, r0
 800a600:	2800      	cmp	r0, #0
 800a602:	f43f ae40 	beq.w	800a286 <_strtod_l+0x446>
 800a606:	68c3      	ldr	r3, [r0, #12]
 800a608:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a60a:	2300      	movs	r3, #0
 800a60c:	60c3      	str	r3, [r0, #12]
 800a60e:	4641      	mov	r1, r8
 800a610:	f7ff fa0a 	bl	8009a28 <__mcmp>
 800a614:	2800      	cmp	r0, #0
 800a616:	da45      	bge.n	800a6a4 <_strtod_l+0x864>
 800a618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a61a:	ea53 030a 	orrs.w	r3, r3, sl
 800a61e:	d16b      	bne.n	800a6f8 <_strtod_l+0x8b8>
 800a620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a624:	2b00      	cmp	r3, #0
 800a626:	d167      	bne.n	800a6f8 <_strtod_l+0x8b8>
 800a628:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a62c:	0d1b      	lsrs	r3, r3, #20
 800a62e:	051b      	lsls	r3, r3, #20
 800a630:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a634:	d960      	bls.n	800a6f8 <_strtod_l+0x8b8>
 800a636:	6963      	ldr	r3, [r4, #20]
 800a638:	b913      	cbnz	r3, 800a640 <_strtod_l+0x800>
 800a63a:	6923      	ldr	r3, [r4, #16]
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	dd5b      	ble.n	800a6f8 <_strtod_l+0x8b8>
 800a640:	4621      	mov	r1, r4
 800a642:	2201      	movs	r2, #1
 800a644:	9805      	ldr	r0, [sp, #20]
 800a646:	f7ff f983 	bl	8009950 <__lshift>
 800a64a:	4641      	mov	r1, r8
 800a64c:	4604      	mov	r4, r0
 800a64e:	f7ff f9eb 	bl	8009a28 <__mcmp>
 800a652:	2800      	cmp	r0, #0
 800a654:	dd50      	ble.n	800a6f8 <_strtod_l+0x8b8>
 800a656:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a65a:	9a08      	ldr	r2, [sp, #32]
 800a65c:	0d1b      	lsrs	r3, r3, #20
 800a65e:	051b      	lsls	r3, r3, #20
 800a660:	2a00      	cmp	r2, #0
 800a662:	d06a      	beq.n	800a73a <_strtod_l+0x8fa>
 800a664:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a668:	d867      	bhi.n	800a73a <_strtod_l+0x8fa>
 800a66a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a66e:	f67f ae9d 	bls.w	800a3ac <_strtod_l+0x56c>
 800a672:	4b0a      	ldr	r3, [pc, #40]	@ (800a69c <_strtod_l+0x85c>)
 800a674:	4650      	mov	r0, sl
 800a676:	4659      	mov	r1, fp
 800a678:	2200      	movs	r2, #0
 800a67a:	f7f5 ffc5 	bl	8000608 <__aeabi_dmul>
 800a67e:	4b08      	ldr	r3, [pc, #32]	@ (800a6a0 <_strtod_l+0x860>)
 800a680:	400b      	ands	r3, r1
 800a682:	4682      	mov	sl, r0
 800a684:	468b      	mov	fp, r1
 800a686:	2b00      	cmp	r3, #0
 800a688:	f47f ae08 	bne.w	800a29c <_strtod_l+0x45c>
 800a68c:	9a05      	ldr	r2, [sp, #20]
 800a68e:	2322      	movs	r3, #34	@ 0x22
 800a690:	6013      	str	r3, [r2, #0]
 800a692:	e603      	b.n	800a29c <_strtod_l+0x45c>
 800a694:	0800c108 	.word	0x0800c108
 800a698:	fffffc02 	.word	0xfffffc02
 800a69c:	39500000 	.word	0x39500000
 800a6a0:	7ff00000 	.word	0x7ff00000
 800a6a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a6a8:	d165      	bne.n	800a776 <_strtod_l+0x936>
 800a6aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a6ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6b0:	b35a      	cbz	r2, 800a70a <_strtod_l+0x8ca>
 800a6b2:	4a9f      	ldr	r2, [pc, #636]	@ (800a930 <_strtod_l+0xaf0>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d12b      	bne.n	800a710 <_strtod_l+0x8d0>
 800a6b8:	9b08      	ldr	r3, [sp, #32]
 800a6ba:	4651      	mov	r1, sl
 800a6bc:	b303      	cbz	r3, 800a700 <_strtod_l+0x8c0>
 800a6be:	4b9d      	ldr	r3, [pc, #628]	@ (800a934 <_strtod_l+0xaf4>)
 800a6c0:	465a      	mov	r2, fp
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a6cc:	d81b      	bhi.n	800a706 <_strtod_l+0x8c6>
 800a6ce:	0d1b      	lsrs	r3, r3, #20
 800a6d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a6d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6d8:	4299      	cmp	r1, r3
 800a6da:	d119      	bne.n	800a710 <_strtod_l+0x8d0>
 800a6dc:	4b96      	ldr	r3, [pc, #600]	@ (800a938 <_strtod_l+0xaf8>)
 800a6de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d102      	bne.n	800a6ea <_strtod_l+0x8aa>
 800a6e4:	3101      	adds	r1, #1
 800a6e6:	f43f adce 	beq.w	800a286 <_strtod_l+0x446>
 800a6ea:	4b92      	ldr	r3, [pc, #584]	@ (800a934 <_strtod_l+0xaf4>)
 800a6ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6ee:	401a      	ands	r2, r3
 800a6f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a6f4:	f04f 0a00 	mov.w	sl, #0
 800a6f8:	9b08      	ldr	r3, [sp, #32]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d1b9      	bne.n	800a672 <_strtod_l+0x832>
 800a6fe:	e5cd      	b.n	800a29c <_strtod_l+0x45c>
 800a700:	f04f 33ff 	mov.w	r3, #4294967295
 800a704:	e7e8      	b.n	800a6d8 <_strtod_l+0x898>
 800a706:	4613      	mov	r3, r2
 800a708:	e7e6      	b.n	800a6d8 <_strtod_l+0x898>
 800a70a:	ea53 030a 	orrs.w	r3, r3, sl
 800a70e:	d0a2      	beq.n	800a656 <_strtod_l+0x816>
 800a710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a712:	b1db      	cbz	r3, 800a74c <_strtod_l+0x90c>
 800a714:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a716:	4213      	tst	r3, r2
 800a718:	d0ee      	beq.n	800a6f8 <_strtod_l+0x8b8>
 800a71a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a71c:	9a08      	ldr	r2, [sp, #32]
 800a71e:	4650      	mov	r0, sl
 800a720:	4659      	mov	r1, fp
 800a722:	b1bb      	cbz	r3, 800a754 <_strtod_l+0x914>
 800a724:	f7ff fb6e 	bl	8009e04 <sulp>
 800a728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a72c:	ec53 2b10 	vmov	r2, r3, d0
 800a730:	f7f5 fdb4 	bl	800029c <__adddf3>
 800a734:	4682      	mov	sl, r0
 800a736:	468b      	mov	fp, r1
 800a738:	e7de      	b.n	800a6f8 <_strtod_l+0x8b8>
 800a73a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a73e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a742:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a746:	f04f 3aff 	mov.w	sl, #4294967295
 800a74a:	e7d5      	b.n	800a6f8 <_strtod_l+0x8b8>
 800a74c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a74e:	ea13 0f0a 	tst.w	r3, sl
 800a752:	e7e1      	b.n	800a718 <_strtod_l+0x8d8>
 800a754:	f7ff fb56 	bl	8009e04 <sulp>
 800a758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a75c:	ec53 2b10 	vmov	r2, r3, d0
 800a760:	f7f5 fd9a 	bl	8000298 <__aeabi_dsub>
 800a764:	2200      	movs	r2, #0
 800a766:	2300      	movs	r3, #0
 800a768:	4682      	mov	sl, r0
 800a76a:	468b      	mov	fp, r1
 800a76c:	f7f6 f9b4 	bl	8000ad8 <__aeabi_dcmpeq>
 800a770:	2800      	cmp	r0, #0
 800a772:	d0c1      	beq.n	800a6f8 <_strtod_l+0x8b8>
 800a774:	e61a      	b.n	800a3ac <_strtod_l+0x56c>
 800a776:	4641      	mov	r1, r8
 800a778:	4620      	mov	r0, r4
 800a77a:	f7ff facd 	bl	8009d18 <__ratio>
 800a77e:	ec57 6b10 	vmov	r6, r7, d0
 800a782:	2200      	movs	r2, #0
 800a784:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a788:	4630      	mov	r0, r6
 800a78a:	4639      	mov	r1, r7
 800a78c:	f7f6 f9b8 	bl	8000b00 <__aeabi_dcmple>
 800a790:	2800      	cmp	r0, #0
 800a792:	d06f      	beq.n	800a874 <_strtod_l+0xa34>
 800a794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a796:	2b00      	cmp	r3, #0
 800a798:	d17a      	bne.n	800a890 <_strtod_l+0xa50>
 800a79a:	f1ba 0f00 	cmp.w	sl, #0
 800a79e:	d158      	bne.n	800a852 <_strtod_l+0xa12>
 800a7a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d15a      	bne.n	800a860 <_strtod_l+0xa20>
 800a7aa:	4b64      	ldr	r3, [pc, #400]	@ (800a93c <_strtod_l+0xafc>)
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	4639      	mov	r1, r7
 800a7b2:	f7f6 f99b 	bl	8000aec <__aeabi_dcmplt>
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d159      	bne.n	800a86e <_strtod_l+0xa2e>
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	4639      	mov	r1, r7
 800a7be:	4b60      	ldr	r3, [pc, #384]	@ (800a940 <_strtod_l+0xb00>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f7f5 ff21 	bl	8000608 <__aeabi_dmul>
 800a7c6:	4606      	mov	r6, r0
 800a7c8:	460f      	mov	r7, r1
 800a7ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a7ce:	9606      	str	r6, [sp, #24]
 800a7d0:	9307      	str	r3, [sp, #28]
 800a7d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7d6:	4d57      	ldr	r5, [pc, #348]	@ (800a934 <_strtod_l+0xaf4>)
 800a7d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a7dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7de:	401d      	ands	r5, r3
 800a7e0:	4b58      	ldr	r3, [pc, #352]	@ (800a944 <_strtod_l+0xb04>)
 800a7e2:	429d      	cmp	r5, r3
 800a7e4:	f040 80b2 	bne.w	800a94c <_strtod_l+0xb0c>
 800a7e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a7ee:	ec4b ab10 	vmov	d0, sl, fp
 800a7f2:	f7ff f9c9 	bl	8009b88 <__ulp>
 800a7f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7fa:	ec51 0b10 	vmov	r0, r1, d0
 800a7fe:	f7f5 ff03 	bl	8000608 <__aeabi_dmul>
 800a802:	4652      	mov	r2, sl
 800a804:	465b      	mov	r3, fp
 800a806:	f7f5 fd49 	bl	800029c <__adddf3>
 800a80a:	460b      	mov	r3, r1
 800a80c:	4949      	ldr	r1, [pc, #292]	@ (800a934 <_strtod_l+0xaf4>)
 800a80e:	4a4e      	ldr	r2, [pc, #312]	@ (800a948 <_strtod_l+0xb08>)
 800a810:	4019      	ands	r1, r3
 800a812:	4291      	cmp	r1, r2
 800a814:	4682      	mov	sl, r0
 800a816:	d942      	bls.n	800a89e <_strtod_l+0xa5e>
 800a818:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a81a:	4b47      	ldr	r3, [pc, #284]	@ (800a938 <_strtod_l+0xaf8>)
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d103      	bne.n	800a828 <_strtod_l+0x9e8>
 800a820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a822:	3301      	adds	r3, #1
 800a824:	f43f ad2f 	beq.w	800a286 <_strtod_l+0x446>
 800a828:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a938 <_strtod_l+0xaf8>
 800a82c:	f04f 3aff 	mov.w	sl, #4294967295
 800a830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a832:	9805      	ldr	r0, [sp, #20]
 800a834:	f7fe fe7c 	bl	8009530 <_Bfree>
 800a838:	9805      	ldr	r0, [sp, #20]
 800a83a:	4649      	mov	r1, r9
 800a83c:	f7fe fe78 	bl	8009530 <_Bfree>
 800a840:	9805      	ldr	r0, [sp, #20]
 800a842:	4641      	mov	r1, r8
 800a844:	f7fe fe74 	bl	8009530 <_Bfree>
 800a848:	9805      	ldr	r0, [sp, #20]
 800a84a:	4621      	mov	r1, r4
 800a84c:	f7fe fe70 	bl	8009530 <_Bfree>
 800a850:	e619      	b.n	800a486 <_strtod_l+0x646>
 800a852:	f1ba 0f01 	cmp.w	sl, #1
 800a856:	d103      	bne.n	800a860 <_strtod_l+0xa20>
 800a858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f43f ada6 	beq.w	800a3ac <_strtod_l+0x56c>
 800a860:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a910 <_strtod_l+0xad0>
 800a864:	4f35      	ldr	r7, [pc, #212]	@ (800a93c <_strtod_l+0xafc>)
 800a866:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a86a:	2600      	movs	r6, #0
 800a86c:	e7b1      	b.n	800a7d2 <_strtod_l+0x992>
 800a86e:	4f34      	ldr	r7, [pc, #208]	@ (800a940 <_strtod_l+0xb00>)
 800a870:	2600      	movs	r6, #0
 800a872:	e7aa      	b.n	800a7ca <_strtod_l+0x98a>
 800a874:	4b32      	ldr	r3, [pc, #200]	@ (800a940 <_strtod_l+0xb00>)
 800a876:	4630      	mov	r0, r6
 800a878:	4639      	mov	r1, r7
 800a87a:	2200      	movs	r2, #0
 800a87c:	f7f5 fec4 	bl	8000608 <__aeabi_dmul>
 800a880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a882:	4606      	mov	r6, r0
 800a884:	460f      	mov	r7, r1
 800a886:	2b00      	cmp	r3, #0
 800a888:	d09f      	beq.n	800a7ca <_strtod_l+0x98a>
 800a88a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a88e:	e7a0      	b.n	800a7d2 <_strtod_l+0x992>
 800a890:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a918 <_strtod_l+0xad8>
 800a894:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a898:	ec57 6b17 	vmov	r6, r7, d7
 800a89c:	e799      	b.n	800a7d2 <_strtod_l+0x992>
 800a89e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a8a2:	9b08      	ldr	r3, [sp, #32]
 800a8a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1c1      	bne.n	800a830 <_strtod_l+0x9f0>
 800a8ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8b0:	0d1b      	lsrs	r3, r3, #20
 800a8b2:	051b      	lsls	r3, r3, #20
 800a8b4:	429d      	cmp	r5, r3
 800a8b6:	d1bb      	bne.n	800a830 <_strtod_l+0x9f0>
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	4639      	mov	r1, r7
 800a8bc:	f7f6 fa04 	bl	8000cc8 <__aeabi_d2lz>
 800a8c0:	f7f5 fe74 	bl	80005ac <__aeabi_l2d>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4630      	mov	r0, r6
 800a8ca:	4639      	mov	r1, r7
 800a8cc:	f7f5 fce4 	bl	8000298 <__aeabi_dsub>
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a8d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8de:	ea46 060a 	orr.w	r6, r6, sl
 800a8e2:	431e      	orrs	r6, r3
 800a8e4:	d06f      	beq.n	800a9c6 <_strtod_l+0xb86>
 800a8e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a920 <_strtod_l+0xae0>)
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f7f6 f8fe 	bl	8000aec <__aeabi_dcmplt>
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	f47f acd3 	bne.w	800a29c <_strtod_l+0x45c>
 800a8f6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a928 <_strtod_l+0xae8>)
 800a8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a900:	f7f6 f912 	bl	8000b28 <__aeabi_dcmpgt>
 800a904:	2800      	cmp	r0, #0
 800a906:	d093      	beq.n	800a830 <_strtod_l+0x9f0>
 800a908:	e4c8      	b.n	800a29c <_strtod_l+0x45c>
 800a90a:	bf00      	nop
 800a90c:	f3af 8000 	nop.w
 800a910:	00000000 	.word	0x00000000
 800a914:	bff00000 	.word	0xbff00000
 800a918:	00000000 	.word	0x00000000
 800a91c:	3ff00000 	.word	0x3ff00000
 800a920:	94a03595 	.word	0x94a03595
 800a924:	3fdfffff 	.word	0x3fdfffff
 800a928:	35afe535 	.word	0x35afe535
 800a92c:	3fe00000 	.word	0x3fe00000
 800a930:	000fffff 	.word	0x000fffff
 800a934:	7ff00000 	.word	0x7ff00000
 800a938:	7fefffff 	.word	0x7fefffff
 800a93c:	3ff00000 	.word	0x3ff00000
 800a940:	3fe00000 	.word	0x3fe00000
 800a944:	7fe00000 	.word	0x7fe00000
 800a948:	7c9fffff 	.word	0x7c9fffff
 800a94c:	9b08      	ldr	r3, [sp, #32]
 800a94e:	b323      	cbz	r3, 800a99a <_strtod_l+0xb5a>
 800a950:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a954:	d821      	bhi.n	800a99a <_strtod_l+0xb5a>
 800a956:	a328      	add	r3, pc, #160	@ (adr r3, 800a9f8 <_strtod_l+0xbb8>)
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	4630      	mov	r0, r6
 800a95e:	4639      	mov	r1, r7
 800a960:	f7f6 f8ce 	bl	8000b00 <__aeabi_dcmple>
 800a964:	b1a0      	cbz	r0, 800a990 <_strtod_l+0xb50>
 800a966:	4639      	mov	r1, r7
 800a968:	4630      	mov	r0, r6
 800a96a:	f7f6 f925 	bl	8000bb8 <__aeabi_d2uiz>
 800a96e:	2801      	cmp	r0, #1
 800a970:	bf38      	it	cc
 800a972:	2001      	movcc	r0, #1
 800a974:	f7f5 fdce 	bl	8000514 <__aeabi_ui2d>
 800a978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a97a:	4606      	mov	r6, r0
 800a97c:	460f      	mov	r7, r1
 800a97e:	b9fb      	cbnz	r3, 800a9c0 <_strtod_l+0xb80>
 800a980:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a984:	9014      	str	r0, [sp, #80]	@ 0x50
 800a986:	9315      	str	r3, [sp, #84]	@ 0x54
 800a988:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a98c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a992:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a996:	1b5b      	subs	r3, r3, r5
 800a998:	9311      	str	r3, [sp, #68]	@ 0x44
 800a99a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a99e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a9a2:	f7ff f8f1 	bl	8009b88 <__ulp>
 800a9a6:	4650      	mov	r0, sl
 800a9a8:	ec53 2b10 	vmov	r2, r3, d0
 800a9ac:	4659      	mov	r1, fp
 800a9ae:	f7f5 fe2b 	bl	8000608 <__aeabi_dmul>
 800a9b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a9b6:	f7f5 fc71 	bl	800029c <__adddf3>
 800a9ba:	4682      	mov	sl, r0
 800a9bc:	468b      	mov	fp, r1
 800a9be:	e770      	b.n	800a8a2 <_strtod_l+0xa62>
 800a9c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a9c4:	e7e0      	b.n	800a988 <_strtod_l+0xb48>
 800a9c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800aa00 <_strtod_l+0xbc0>)
 800a9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9cc:	f7f6 f88e 	bl	8000aec <__aeabi_dcmplt>
 800a9d0:	e798      	b.n	800a904 <_strtod_l+0xac4>
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	930e      	str	r3, [sp, #56]	@ 0x38
 800a9d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a9d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9da:	6013      	str	r3, [r2, #0]
 800a9dc:	f7ff ba6d 	b.w	8009eba <_strtod_l+0x7a>
 800a9e0:	2a65      	cmp	r2, #101	@ 0x65
 800a9e2:	f43f ab68 	beq.w	800a0b6 <_strtod_l+0x276>
 800a9e6:	2a45      	cmp	r2, #69	@ 0x45
 800a9e8:	f43f ab65 	beq.w	800a0b6 <_strtod_l+0x276>
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	f7ff bba0 	b.w	800a132 <_strtod_l+0x2f2>
 800a9f2:	bf00      	nop
 800a9f4:	f3af 8000 	nop.w
 800a9f8:	ffc00000 	.word	0xffc00000
 800a9fc:	41dfffff 	.word	0x41dfffff
 800aa00:	94a03595 	.word	0x94a03595
 800aa04:	3fcfffff 	.word	0x3fcfffff

0800aa08 <_strtod_r>:
 800aa08:	4b01      	ldr	r3, [pc, #4]	@ (800aa10 <_strtod_r+0x8>)
 800aa0a:	f7ff ba19 	b.w	8009e40 <_strtod_l>
 800aa0e:	bf00      	nop
 800aa10:	200000ac 	.word	0x200000ac

0800aa14 <_strtol_l.isra.0>:
 800aa14:	2b24      	cmp	r3, #36	@ 0x24
 800aa16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa1a:	4686      	mov	lr, r0
 800aa1c:	4690      	mov	r8, r2
 800aa1e:	d801      	bhi.n	800aa24 <_strtol_l.isra.0+0x10>
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d106      	bne.n	800aa32 <_strtol_l.isra.0+0x1e>
 800aa24:	f7fd fdb6 	bl	8008594 <__errno>
 800aa28:	2316      	movs	r3, #22
 800aa2a:	6003      	str	r3, [r0, #0]
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa32:	4834      	ldr	r0, [pc, #208]	@ (800ab04 <_strtol_l.isra.0+0xf0>)
 800aa34:	460d      	mov	r5, r1
 800aa36:	462a      	mov	r2, r5
 800aa38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa3c:	5d06      	ldrb	r6, [r0, r4]
 800aa3e:	f016 0608 	ands.w	r6, r6, #8
 800aa42:	d1f8      	bne.n	800aa36 <_strtol_l.isra.0+0x22>
 800aa44:	2c2d      	cmp	r4, #45	@ 0x2d
 800aa46:	d110      	bne.n	800aa6a <_strtol_l.isra.0+0x56>
 800aa48:	782c      	ldrb	r4, [r5, #0]
 800aa4a:	2601      	movs	r6, #1
 800aa4c:	1c95      	adds	r5, r2, #2
 800aa4e:	f033 0210 	bics.w	r2, r3, #16
 800aa52:	d115      	bne.n	800aa80 <_strtol_l.isra.0+0x6c>
 800aa54:	2c30      	cmp	r4, #48	@ 0x30
 800aa56:	d10d      	bne.n	800aa74 <_strtol_l.isra.0+0x60>
 800aa58:	782a      	ldrb	r2, [r5, #0]
 800aa5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa5e:	2a58      	cmp	r2, #88	@ 0x58
 800aa60:	d108      	bne.n	800aa74 <_strtol_l.isra.0+0x60>
 800aa62:	786c      	ldrb	r4, [r5, #1]
 800aa64:	3502      	adds	r5, #2
 800aa66:	2310      	movs	r3, #16
 800aa68:	e00a      	b.n	800aa80 <_strtol_l.isra.0+0x6c>
 800aa6a:	2c2b      	cmp	r4, #43	@ 0x2b
 800aa6c:	bf04      	itt	eq
 800aa6e:	782c      	ldrbeq	r4, [r5, #0]
 800aa70:	1c95      	addeq	r5, r2, #2
 800aa72:	e7ec      	b.n	800aa4e <_strtol_l.isra.0+0x3a>
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d1f6      	bne.n	800aa66 <_strtol_l.isra.0+0x52>
 800aa78:	2c30      	cmp	r4, #48	@ 0x30
 800aa7a:	bf14      	ite	ne
 800aa7c:	230a      	movne	r3, #10
 800aa7e:	2308      	moveq	r3, #8
 800aa80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aa84:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aa88:	2200      	movs	r2, #0
 800aa8a:	fbbc f9f3 	udiv	r9, ip, r3
 800aa8e:	4610      	mov	r0, r2
 800aa90:	fb03 ca19 	mls	sl, r3, r9, ip
 800aa94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aa98:	2f09      	cmp	r7, #9
 800aa9a:	d80f      	bhi.n	800aabc <_strtol_l.isra.0+0xa8>
 800aa9c:	463c      	mov	r4, r7
 800aa9e:	42a3      	cmp	r3, r4
 800aaa0:	dd1b      	ble.n	800aada <_strtol_l.isra.0+0xc6>
 800aaa2:	1c57      	adds	r7, r2, #1
 800aaa4:	d007      	beq.n	800aab6 <_strtol_l.isra.0+0xa2>
 800aaa6:	4581      	cmp	r9, r0
 800aaa8:	d314      	bcc.n	800aad4 <_strtol_l.isra.0+0xc0>
 800aaaa:	d101      	bne.n	800aab0 <_strtol_l.isra.0+0x9c>
 800aaac:	45a2      	cmp	sl, r4
 800aaae:	db11      	blt.n	800aad4 <_strtol_l.isra.0+0xc0>
 800aab0:	fb00 4003 	mla	r0, r0, r3, r4
 800aab4:	2201      	movs	r2, #1
 800aab6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aaba:	e7eb      	b.n	800aa94 <_strtol_l.isra.0+0x80>
 800aabc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aac0:	2f19      	cmp	r7, #25
 800aac2:	d801      	bhi.n	800aac8 <_strtol_l.isra.0+0xb4>
 800aac4:	3c37      	subs	r4, #55	@ 0x37
 800aac6:	e7ea      	b.n	800aa9e <_strtol_l.isra.0+0x8a>
 800aac8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aacc:	2f19      	cmp	r7, #25
 800aace:	d804      	bhi.n	800aada <_strtol_l.isra.0+0xc6>
 800aad0:	3c57      	subs	r4, #87	@ 0x57
 800aad2:	e7e4      	b.n	800aa9e <_strtol_l.isra.0+0x8a>
 800aad4:	f04f 32ff 	mov.w	r2, #4294967295
 800aad8:	e7ed      	b.n	800aab6 <_strtol_l.isra.0+0xa2>
 800aada:	1c53      	adds	r3, r2, #1
 800aadc:	d108      	bne.n	800aaf0 <_strtol_l.isra.0+0xdc>
 800aade:	2322      	movs	r3, #34	@ 0x22
 800aae0:	f8ce 3000 	str.w	r3, [lr]
 800aae4:	4660      	mov	r0, ip
 800aae6:	f1b8 0f00 	cmp.w	r8, #0
 800aaea:	d0a0      	beq.n	800aa2e <_strtol_l.isra.0+0x1a>
 800aaec:	1e69      	subs	r1, r5, #1
 800aaee:	e006      	b.n	800aafe <_strtol_l.isra.0+0xea>
 800aaf0:	b106      	cbz	r6, 800aaf4 <_strtol_l.isra.0+0xe0>
 800aaf2:	4240      	negs	r0, r0
 800aaf4:	f1b8 0f00 	cmp.w	r8, #0
 800aaf8:	d099      	beq.n	800aa2e <_strtol_l.isra.0+0x1a>
 800aafa:	2a00      	cmp	r2, #0
 800aafc:	d1f6      	bne.n	800aaec <_strtol_l.isra.0+0xd8>
 800aafe:	f8c8 1000 	str.w	r1, [r8]
 800ab02:	e794      	b.n	800aa2e <_strtol_l.isra.0+0x1a>
 800ab04:	0800c131 	.word	0x0800c131

0800ab08 <_strtol_r>:
 800ab08:	f7ff bf84 	b.w	800aa14 <_strtol_l.isra.0>

0800ab0c <__ssputs_r>:
 800ab0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab10:	688e      	ldr	r6, [r1, #8]
 800ab12:	461f      	mov	r7, r3
 800ab14:	42be      	cmp	r6, r7
 800ab16:	680b      	ldr	r3, [r1, #0]
 800ab18:	4682      	mov	sl, r0
 800ab1a:	460c      	mov	r4, r1
 800ab1c:	4690      	mov	r8, r2
 800ab1e:	d82d      	bhi.n	800ab7c <__ssputs_r+0x70>
 800ab20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ab28:	d026      	beq.n	800ab78 <__ssputs_r+0x6c>
 800ab2a:	6965      	ldr	r5, [r4, #20]
 800ab2c:	6909      	ldr	r1, [r1, #16]
 800ab2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab32:	eba3 0901 	sub.w	r9, r3, r1
 800ab36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab3a:	1c7b      	adds	r3, r7, #1
 800ab3c:	444b      	add	r3, r9
 800ab3e:	106d      	asrs	r5, r5, #1
 800ab40:	429d      	cmp	r5, r3
 800ab42:	bf38      	it	cc
 800ab44:	461d      	movcc	r5, r3
 800ab46:	0553      	lsls	r3, r2, #21
 800ab48:	d527      	bpl.n	800ab9a <__ssputs_r+0x8e>
 800ab4a:	4629      	mov	r1, r5
 800ab4c:	f7fe fc24 	bl	8009398 <_malloc_r>
 800ab50:	4606      	mov	r6, r0
 800ab52:	b360      	cbz	r0, 800abae <__ssputs_r+0xa2>
 800ab54:	6921      	ldr	r1, [r4, #16]
 800ab56:	464a      	mov	r2, r9
 800ab58:	f000 fa06 	bl	800af68 <memcpy>
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab66:	81a3      	strh	r3, [r4, #12]
 800ab68:	6126      	str	r6, [r4, #16]
 800ab6a:	6165      	str	r5, [r4, #20]
 800ab6c:	444e      	add	r6, r9
 800ab6e:	eba5 0509 	sub.w	r5, r5, r9
 800ab72:	6026      	str	r6, [r4, #0]
 800ab74:	60a5      	str	r5, [r4, #8]
 800ab76:	463e      	mov	r6, r7
 800ab78:	42be      	cmp	r6, r7
 800ab7a:	d900      	bls.n	800ab7e <__ssputs_r+0x72>
 800ab7c:	463e      	mov	r6, r7
 800ab7e:	6820      	ldr	r0, [r4, #0]
 800ab80:	4632      	mov	r2, r6
 800ab82:	4641      	mov	r1, r8
 800ab84:	f000 f9c6 	bl	800af14 <memmove>
 800ab88:	68a3      	ldr	r3, [r4, #8]
 800ab8a:	1b9b      	subs	r3, r3, r6
 800ab8c:	60a3      	str	r3, [r4, #8]
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	4433      	add	r3, r6
 800ab92:	6023      	str	r3, [r4, #0]
 800ab94:	2000      	movs	r0, #0
 800ab96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab9a:	462a      	mov	r2, r5
 800ab9c:	f000 fd79 	bl	800b692 <_realloc_r>
 800aba0:	4606      	mov	r6, r0
 800aba2:	2800      	cmp	r0, #0
 800aba4:	d1e0      	bne.n	800ab68 <__ssputs_r+0x5c>
 800aba6:	6921      	ldr	r1, [r4, #16]
 800aba8:	4650      	mov	r0, sl
 800abaa:	f7fe fb81 	bl	80092b0 <_free_r>
 800abae:	230c      	movs	r3, #12
 800abb0:	f8ca 3000 	str.w	r3, [sl]
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abba:	81a3      	strh	r3, [r4, #12]
 800abbc:	f04f 30ff 	mov.w	r0, #4294967295
 800abc0:	e7e9      	b.n	800ab96 <__ssputs_r+0x8a>
	...

0800abc4 <_svfiprintf_r>:
 800abc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc8:	4698      	mov	r8, r3
 800abca:	898b      	ldrh	r3, [r1, #12]
 800abcc:	061b      	lsls	r3, r3, #24
 800abce:	b09d      	sub	sp, #116	@ 0x74
 800abd0:	4607      	mov	r7, r0
 800abd2:	460d      	mov	r5, r1
 800abd4:	4614      	mov	r4, r2
 800abd6:	d510      	bpl.n	800abfa <_svfiprintf_r+0x36>
 800abd8:	690b      	ldr	r3, [r1, #16]
 800abda:	b973      	cbnz	r3, 800abfa <_svfiprintf_r+0x36>
 800abdc:	2140      	movs	r1, #64	@ 0x40
 800abde:	f7fe fbdb 	bl	8009398 <_malloc_r>
 800abe2:	6028      	str	r0, [r5, #0]
 800abe4:	6128      	str	r0, [r5, #16]
 800abe6:	b930      	cbnz	r0, 800abf6 <_svfiprintf_r+0x32>
 800abe8:	230c      	movs	r3, #12
 800abea:	603b      	str	r3, [r7, #0]
 800abec:	f04f 30ff 	mov.w	r0, #4294967295
 800abf0:	b01d      	add	sp, #116	@ 0x74
 800abf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abf6:	2340      	movs	r3, #64	@ 0x40
 800abf8:	616b      	str	r3, [r5, #20]
 800abfa:	2300      	movs	r3, #0
 800abfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abfe:	2320      	movs	r3, #32
 800ac00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac04:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac08:	2330      	movs	r3, #48	@ 0x30
 800ac0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ada8 <_svfiprintf_r+0x1e4>
 800ac0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac12:	f04f 0901 	mov.w	r9, #1
 800ac16:	4623      	mov	r3, r4
 800ac18:	469a      	mov	sl, r3
 800ac1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac1e:	b10a      	cbz	r2, 800ac24 <_svfiprintf_r+0x60>
 800ac20:	2a25      	cmp	r2, #37	@ 0x25
 800ac22:	d1f9      	bne.n	800ac18 <_svfiprintf_r+0x54>
 800ac24:	ebba 0b04 	subs.w	fp, sl, r4
 800ac28:	d00b      	beq.n	800ac42 <_svfiprintf_r+0x7e>
 800ac2a:	465b      	mov	r3, fp
 800ac2c:	4622      	mov	r2, r4
 800ac2e:	4629      	mov	r1, r5
 800ac30:	4638      	mov	r0, r7
 800ac32:	f7ff ff6b 	bl	800ab0c <__ssputs_r>
 800ac36:	3001      	adds	r0, #1
 800ac38:	f000 80a7 	beq.w	800ad8a <_svfiprintf_r+0x1c6>
 800ac3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac3e:	445a      	add	r2, fp
 800ac40:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac42:	f89a 3000 	ldrb.w	r3, [sl]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f000 809f 	beq.w	800ad8a <_svfiprintf_r+0x1c6>
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac56:	f10a 0a01 	add.w	sl, sl, #1
 800ac5a:	9304      	str	r3, [sp, #16]
 800ac5c:	9307      	str	r3, [sp, #28]
 800ac5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac62:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac64:	4654      	mov	r4, sl
 800ac66:	2205      	movs	r2, #5
 800ac68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac6c:	484e      	ldr	r0, [pc, #312]	@ (800ada8 <_svfiprintf_r+0x1e4>)
 800ac6e:	f7f5 fab7 	bl	80001e0 <memchr>
 800ac72:	9a04      	ldr	r2, [sp, #16]
 800ac74:	b9d8      	cbnz	r0, 800acae <_svfiprintf_r+0xea>
 800ac76:	06d0      	lsls	r0, r2, #27
 800ac78:	bf44      	itt	mi
 800ac7a:	2320      	movmi	r3, #32
 800ac7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac80:	0711      	lsls	r1, r2, #28
 800ac82:	bf44      	itt	mi
 800ac84:	232b      	movmi	r3, #43	@ 0x2b
 800ac86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac90:	d015      	beq.n	800acbe <_svfiprintf_r+0xfa>
 800ac92:	9a07      	ldr	r2, [sp, #28]
 800ac94:	4654      	mov	r4, sl
 800ac96:	2000      	movs	r0, #0
 800ac98:	f04f 0c0a 	mov.w	ip, #10
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aca2:	3b30      	subs	r3, #48	@ 0x30
 800aca4:	2b09      	cmp	r3, #9
 800aca6:	d94b      	bls.n	800ad40 <_svfiprintf_r+0x17c>
 800aca8:	b1b0      	cbz	r0, 800acd8 <_svfiprintf_r+0x114>
 800acaa:	9207      	str	r2, [sp, #28]
 800acac:	e014      	b.n	800acd8 <_svfiprintf_r+0x114>
 800acae:	eba0 0308 	sub.w	r3, r0, r8
 800acb2:	fa09 f303 	lsl.w	r3, r9, r3
 800acb6:	4313      	orrs	r3, r2
 800acb8:	9304      	str	r3, [sp, #16]
 800acba:	46a2      	mov	sl, r4
 800acbc:	e7d2      	b.n	800ac64 <_svfiprintf_r+0xa0>
 800acbe:	9b03      	ldr	r3, [sp, #12]
 800acc0:	1d19      	adds	r1, r3, #4
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	9103      	str	r1, [sp, #12]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	bfbb      	ittet	lt
 800acca:	425b      	neglt	r3, r3
 800accc:	f042 0202 	orrlt.w	r2, r2, #2
 800acd0:	9307      	strge	r3, [sp, #28]
 800acd2:	9307      	strlt	r3, [sp, #28]
 800acd4:	bfb8      	it	lt
 800acd6:	9204      	strlt	r2, [sp, #16]
 800acd8:	7823      	ldrb	r3, [r4, #0]
 800acda:	2b2e      	cmp	r3, #46	@ 0x2e
 800acdc:	d10a      	bne.n	800acf4 <_svfiprintf_r+0x130>
 800acde:	7863      	ldrb	r3, [r4, #1]
 800ace0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ace2:	d132      	bne.n	800ad4a <_svfiprintf_r+0x186>
 800ace4:	9b03      	ldr	r3, [sp, #12]
 800ace6:	1d1a      	adds	r2, r3, #4
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	9203      	str	r2, [sp, #12]
 800acec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acf0:	3402      	adds	r4, #2
 800acf2:	9305      	str	r3, [sp, #20]
 800acf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800adb8 <_svfiprintf_r+0x1f4>
 800acf8:	7821      	ldrb	r1, [r4, #0]
 800acfa:	2203      	movs	r2, #3
 800acfc:	4650      	mov	r0, sl
 800acfe:	f7f5 fa6f 	bl	80001e0 <memchr>
 800ad02:	b138      	cbz	r0, 800ad14 <_svfiprintf_r+0x150>
 800ad04:	9b04      	ldr	r3, [sp, #16]
 800ad06:	eba0 000a 	sub.w	r0, r0, sl
 800ad0a:	2240      	movs	r2, #64	@ 0x40
 800ad0c:	4082      	lsls	r2, r0
 800ad0e:	4313      	orrs	r3, r2
 800ad10:	3401      	adds	r4, #1
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad18:	4824      	ldr	r0, [pc, #144]	@ (800adac <_svfiprintf_r+0x1e8>)
 800ad1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad1e:	2206      	movs	r2, #6
 800ad20:	f7f5 fa5e 	bl	80001e0 <memchr>
 800ad24:	2800      	cmp	r0, #0
 800ad26:	d036      	beq.n	800ad96 <_svfiprintf_r+0x1d2>
 800ad28:	4b21      	ldr	r3, [pc, #132]	@ (800adb0 <_svfiprintf_r+0x1ec>)
 800ad2a:	bb1b      	cbnz	r3, 800ad74 <_svfiprintf_r+0x1b0>
 800ad2c:	9b03      	ldr	r3, [sp, #12]
 800ad2e:	3307      	adds	r3, #7
 800ad30:	f023 0307 	bic.w	r3, r3, #7
 800ad34:	3308      	adds	r3, #8
 800ad36:	9303      	str	r3, [sp, #12]
 800ad38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad3a:	4433      	add	r3, r6
 800ad3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad3e:	e76a      	b.n	800ac16 <_svfiprintf_r+0x52>
 800ad40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad44:	460c      	mov	r4, r1
 800ad46:	2001      	movs	r0, #1
 800ad48:	e7a8      	b.n	800ac9c <_svfiprintf_r+0xd8>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	3401      	adds	r4, #1
 800ad4e:	9305      	str	r3, [sp, #20]
 800ad50:	4619      	mov	r1, r3
 800ad52:	f04f 0c0a 	mov.w	ip, #10
 800ad56:	4620      	mov	r0, r4
 800ad58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad5c:	3a30      	subs	r2, #48	@ 0x30
 800ad5e:	2a09      	cmp	r2, #9
 800ad60:	d903      	bls.n	800ad6a <_svfiprintf_r+0x1a6>
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d0c6      	beq.n	800acf4 <_svfiprintf_r+0x130>
 800ad66:	9105      	str	r1, [sp, #20]
 800ad68:	e7c4      	b.n	800acf4 <_svfiprintf_r+0x130>
 800ad6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad6e:	4604      	mov	r4, r0
 800ad70:	2301      	movs	r3, #1
 800ad72:	e7f0      	b.n	800ad56 <_svfiprintf_r+0x192>
 800ad74:	ab03      	add	r3, sp, #12
 800ad76:	9300      	str	r3, [sp, #0]
 800ad78:	462a      	mov	r2, r5
 800ad7a:	4b0e      	ldr	r3, [pc, #56]	@ (800adb4 <_svfiprintf_r+0x1f0>)
 800ad7c:	a904      	add	r1, sp, #16
 800ad7e:	4638      	mov	r0, r7
 800ad80:	f7fc fcb8 	bl	80076f4 <_printf_float>
 800ad84:	1c42      	adds	r2, r0, #1
 800ad86:	4606      	mov	r6, r0
 800ad88:	d1d6      	bne.n	800ad38 <_svfiprintf_r+0x174>
 800ad8a:	89ab      	ldrh	r3, [r5, #12]
 800ad8c:	065b      	lsls	r3, r3, #25
 800ad8e:	f53f af2d 	bmi.w	800abec <_svfiprintf_r+0x28>
 800ad92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad94:	e72c      	b.n	800abf0 <_svfiprintf_r+0x2c>
 800ad96:	ab03      	add	r3, sp, #12
 800ad98:	9300      	str	r3, [sp, #0]
 800ad9a:	462a      	mov	r2, r5
 800ad9c:	4b05      	ldr	r3, [pc, #20]	@ (800adb4 <_svfiprintf_r+0x1f0>)
 800ad9e:	a904      	add	r1, sp, #16
 800ada0:	4638      	mov	r0, r7
 800ada2:	f7fc ff3f 	bl	8007c24 <_printf_i>
 800ada6:	e7ed      	b.n	800ad84 <_svfiprintf_r+0x1c0>
 800ada8:	0800bf2d 	.word	0x0800bf2d
 800adac:	0800bf37 	.word	0x0800bf37
 800adb0:	080076f5 	.word	0x080076f5
 800adb4:	0800ab0d 	.word	0x0800ab0d
 800adb8:	0800bf33 	.word	0x0800bf33

0800adbc <__sflush_r>:
 800adbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc4:	0716      	lsls	r6, r2, #28
 800adc6:	4605      	mov	r5, r0
 800adc8:	460c      	mov	r4, r1
 800adca:	d454      	bmi.n	800ae76 <__sflush_r+0xba>
 800adcc:	684b      	ldr	r3, [r1, #4]
 800adce:	2b00      	cmp	r3, #0
 800add0:	dc02      	bgt.n	800add8 <__sflush_r+0x1c>
 800add2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800add4:	2b00      	cmp	r3, #0
 800add6:	dd48      	ble.n	800ae6a <__sflush_r+0xae>
 800add8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adda:	2e00      	cmp	r6, #0
 800addc:	d045      	beq.n	800ae6a <__sflush_r+0xae>
 800adde:	2300      	movs	r3, #0
 800ade0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ade4:	682f      	ldr	r7, [r5, #0]
 800ade6:	6a21      	ldr	r1, [r4, #32]
 800ade8:	602b      	str	r3, [r5, #0]
 800adea:	d030      	beq.n	800ae4e <__sflush_r+0x92>
 800adec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adee:	89a3      	ldrh	r3, [r4, #12]
 800adf0:	0759      	lsls	r1, r3, #29
 800adf2:	d505      	bpl.n	800ae00 <__sflush_r+0x44>
 800adf4:	6863      	ldr	r3, [r4, #4]
 800adf6:	1ad2      	subs	r2, r2, r3
 800adf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adfa:	b10b      	cbz	r3, 800ae00 <__sflush_r+0x44>
 800adfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adfe:	1ad2      	subs	r2, r2, r3
 800ae00:	2300      	movs	r3, #0
 800ae02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae04:	6a21      	ldr	r1, [r4, #32]
 800ae06:	4628      	mov	r0, r5
 800ae08:	47b0      	blx	r6
 800ae0a:	1c43      	adds	r3, r0, #1
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	d106      	bne.n	800ae1e <__sflush_r+0x62>
 800ae10:	6829      	ldr	r1, [r5, #0]
 800ae12:	291d      	cmp	r1, #29
 800ae14:	d82b      	bhi.n	800ae6e <__sflush_r+0xb2>
 800ae16:	4a2a      	ldr	r2, [pc, #168]	@ (800aec0 <__sflush_r+0x104>)
 800ae18:	40ca      	lsrs	r2, r1
 800ae1a:	07d6      	lsls	r6, r2, #31
 800ae1c:	d527      	bpl.n	800ae6e <__sflush_r+0xb2>
 800ae1e:	2200      	movs	r2, #0
 800ae20:	6062      	str	r2, [r4, #4]
 800ae22:	04d9      	lsls	r1, r3, #19
 800ae24:	6922      	ldr	r2, [r4, #16]
 800ae26:	6022      	str	r2, [r4, #0]
 800ae28:	d504      	bpl.n	800ae34 <__sflush_r+0x78>
 800ae2a:	1c42      	adds	r2, r0, #1
 800ae2c:	d101      	bne.n	800ae32 <__sflush_r+0x76>
 800ae2e:	682b      	ldr	r3, [r5, #0]
 800ae30:	b903      	cbnz	r3, 800ae34 <__sflush_r+0x78>
 800ae32:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae36:	602f      	str	r7, [r5, #0]
 800ae38:	b1b9      	cbz	r1, 800ae6a <__sflush_r+0xae>
 800ae3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae3e:	4299      	cmp	r1, r3
 800ae40:	d002      	beq.n	800ae48 <__sflush_r+0x8c>
 800ae42:	4628      	mov	r0, r5
 800ae44:	f7fe fa34 	bl	80092b0 <_free_r>
 800ae48:	2300      	movs	r3, #0
 800ae4a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae4c:	e00d      	b.n	800ae6a <__sflush_r+0xae>
 800ae4e:	2301      	movs	r3, #1
 800ae50:	4628      	mov	r0, r5
 800ae52:	47b0      	blx	r6
 800ae54:	4602      	mov	r2, r0
 800ae56:	1c50      	adds	r0, r2, #1
 800ae58:	d1c9      	bne.n	800adee <__sflush_r+0x32>
 800ae5a:	682b      	ldr	r3, [r5, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d0c6      	beq.n	800adee <__sflush_r+0x32>
 800ae60:	2b1d      	cmp	r3, #29
 800ae62:	d001      	beq.n	800ae68 <__sflush_r+0xac>
 800ae64:	2b16      	cmp	r3, #22
 800ae66:	d11e      	bne.n	800aea6 <__sflush_r+0xea>
 800ae68:	602f      	str	r7, [r5, #0]
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	e022      	b.n	800aeb4 <__sflush_r+0xf8>
 800ae6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae72:	b21b      	sxth	r3, r3
 800ae74:	e01b      	b.n	800aeae <__sflush_r+0xf2>
 800ae76:	690f      	ldr	r7, [r1, #16]
 800ae78:	2f00      	cmp	r7, #0
 800ae7a:	d0f6      	beq.n	800ae6a <__sflush_r+0xae>
 800ae7c:	0793      	lsls	r3, r2, #30
 800ae7e:	680e      	ldr	r6, [r1, #0]
 800ae80:	bf08      	it	eq
 800ae82:	694b      	ldreq	r3, [r1, #20]
 800ae84:	600f      	str	r7, [r1, #0]
 800ae86:	bf18      	it	ne
 800ae88:	2300      	movne	r3, #0
 800ae8a:	eba6 0807 	sub.w	r8, r6, r7
 800ae8e:	608b      	str	r3, [r1, #8]
 800ae90:	f1b8 0f00 	cmp.w	r8, #0
 800ae94:	dde9      	ble.n	800ae6a <__sflush_r+0xae>
 800ae96:	6a21      	ldr	r1, [r4, #32]
 800ae98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae9a:	4643      	mov	r3, r8
 800ae9c:	463a      	mov	r2, r7
 800ae9e:	4628      	mov	r0, r5
 800aea0:	47b0      	blx	r6
 800aea2:	2800      	cmp	r0, #0
 800aea4:	dc08      	bgt.n	800aeb8 <__sflush_r+0xfc>
 800aea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeae:	81a3      	strh	r3, [r4, #12]
 800aeb0:	f04f 30ff 	mov.w	r0, #4294967295
 800aeb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeb8:	4407      	add	r7, r0
 800aeba:	eba8 0800 	sub.w	r8, r8, r0
 800aebe:	e7e7      	b.n	800ae90 <__sflush_r+0xd4>
 800aec0:	20400001 	.word	0x20400001

0800aec4 <_fflush_r>:
 800aec4:	b538      	push	{r3, r4, r5, lr}
 800aec6:	690b      	ldr	r3, [r1, #16]
 800aec8:	4605      	mov	r5, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	b913      	cbnz	r3, 800aed4 <_fflush_r+0x10>
 800aece:	2500      	movs	r5, #0
 800aed0:	4628      	mov	r0, r5
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	b118      	cbz	r0, 800aede <_fflush_r+0x1a>
 800aed6:	6a03      	ldr	r3, [r0, #32]
 800aed8:	b90b      	cbnz	r3, 800aede <_fflush_r+0x1a>
 800aeda:	f7fd fa5b 	bl	8008394 <__sinit>
 800aede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d0f3      	beq.n	800aece <_fflush_r+0xa>
 800aee6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aee8:	07d0      	lsls	r0, r2, #31
 800aeea:	d404      	bmi.n	800aef6 <_fflush_r+0x32>
 800aeec:	0599      	lsls	r1, r3, #22
 800aeee:	d402      	bmi.n	800aef6 <_fflush_r+0x32>
 800aef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aef2:	f7fd fb7a 	bl	80085ea <__retarget_lock_acquire_recursive>
 800aef6:	4628      	mov	r0, r5
 800aef8:	4621      	mov	r1, r4
 800aefa:	f7ff ff5f 	bl	800adbc <__sflush_r>
 800aefe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af00:	07da      	lsls	r2, r3, #31
 800af02:	4605      	mov	r5, r0
 800af04:	d4e4      	bmi.n	800aed0 <_fflush_r+0xc>
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	059b      	lsls	r3, r3, #22
 800af0a:	d4e1      	bmi.n	800aed0 <_fflush_r+0xc>
 800af0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af0e:	f7fd fb6d 	bl	80085ec <__retarget_lock_release_recursive>
 800af12:	e7dd      	b.n	800aed0 <_fflush_r+0xc>

0800af14 <memmove>:
 800af14:	4288      	cmp	r0, r1
 800af16:	b510      	push	{r4, lr}
 800af18:	eb01 0402 	add.w	r4, r1, r2
 800af1c:	d902      	bls.n	800af24 <memmove+0x10>
 800af1e:	4284      	cmp	r4, r0
 800af20:	4623      	mov	r3, r4
 800af22:	d807      	bhi.n	800af34 <memmove+0x20>
 800af24:	1e43      	subs	r3, r0, #1
 800af26:	42a1      	cmp	r1, r4
 800af28:	d008      	beq.n	800af3c <memmove+0x28>
 800af2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af32:	e7f8      	b.n	800af26 <memmove+0x12>
 800af34:	4402      	add	r2, r0
 800af36:	4601      	mov	r1, r0
 800af38:	428a      	cmp	r2, r1
 800af3a:	d100      	bne.n	800af3e <memmove+0x2a>
 800af3c:	bd10      	pop	{r4, pc}
 800af3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af46:	e7f7      	b.n	800af38 <memmove+0x24>

0800af48 <_sbrk_r>:
 800af48:	b538      	push	{r3, r4, r5, lr}
 800af4a:	4d06      	ldr	r5, [pc, #24]	@ (800af64 <_sbrk_r+0x1c>)
 800af4c:	2300      	movs	r3, #0
 800af4e:	4604      	mov	r4, r0
 800af50:	4608      	mov	r0, r1
 800af52:	602b      	str	r3, [r5, #0]
 800af54:	f7f7 f8ac 	bl	80020b0 <_sbrk>
 800af58:	1c43      	adds	r3, r0, #1
 800af5a:	d102      	bne.n	800af62 <_sbrk_r+0x1a>
 800af5c:	682b      	ldr	r3, [r5, #0]
 800af5e:	b103      	cbz	r3, 800af62 <_sbrk_r+0x1a>
 800af60:	6023      	str	r3, [r4, #0]
 800af62:	bd38      	pop	{r3, r4, r5, pc}
 800af64:	20000824 	.word	0x20000824

0800af68 <memcpy>:
 800af68:	440a      	add	r2, r1
 800af6a:	4291      	cmp	r1, r2
 800af6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800af70:	d100      	bne.n	800af74 <memcpy+0xc>
 800af72:	4770      	bx	lr
 800af74:	b510      	push	{r4, lr}
 800af76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af7e:	4291      	cmp	r1, r2
 800af80:	d1f9      	bne.n	800af76 <memcpy+0xe>
 800af82:	bd10      	pop	{r4, pc}
 800af84:	0000      	movs	r0, r0
	...

0800af88 <nan>:
 800af88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800af90 <nan+0x8>
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	00000000 	.word	0x00000000
 800af94:	7ff80000 	.word	0x7ff80000

0800af98 <__assert_func>:
 800af98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af9a:	4614      	mov	r4, r2
 800af9c:	461a      	mov	r2, r3
 800af9e:	4b09      	ldr	r3, [pc, #36]	@ (800afc4 <__assert_func+0x2c>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4605      	mov	r5, r0
 800afa4:	68d8      	ldr	r0, [r3, #12]
 800afa6:	b14c      	cbz	r4, 800afbc <__assert_func+0x24>
 800afa8:	4b07      	ldr	r3, [pc, #28]	@ (800afc8 <__assert_func+0x30>)
 800afaa:	9100      	str	r1, [sp, #0]
 800afac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afb0:	4906      	ldr	r1, [pc, #24]	@ (800afcc <__assert_func+0x34>)
 800afb2:	462b      	mov	r3, r5
 800afb4:	f000 fba8 	bl	800b708 <fiprintf>
 800afb8:	f000 fbb8 	bl	800b72c <abort>
 800afbc:	4b04      	ldr	r3, [pc, #16]	@ (800afd0 <__assert_func+0x38>)
 800afbe:	461c      	mov	r4, r3
 800afc0:	e7f3      	b.n	800afaa <__assert_func+0x12>
 800afc2:	bf00      	nop
 800afc4:	2000005c 	.word	0x2000005c
 800afc8:	0800bf46 	.word	0x0800bf46
 800afcc:	0800bf53 	.word	0x0800bf53
 800afd0:	0800bf81 	.word	0x0800bf81

0800afd4 <_calloc_r>:
 800afd4:	b570      	push	{r4, r5, r6, lr}
 800afd6:	fba1 5402 	umull	r5, r4, r1, r2
 800afda:	b934      	cbnz	r4, 800afea <_calloc_r+0x16>
 800afdc:	4629      	mov	r1, r5
 800afde:	f7fe f9db 	bl	8009398 <_malloc_r>
 800afe2:	4606      	mov	r6, r0
 800afe4:	b928      	cbnz	r0, 800aff2 <_calloc_r+0x1e>
 800afe6:	4630      	mov	r0, r6
 800afe8:	bd70      	pop	{r4, r5, r6, pc}
 800afea:	220c      	movs	r2, #12
 800afec:	6002      	str	r2, [r0, #0]
 800afee:	2600      	movs	r6, #0
 800aff0:	e7f9      	b.n	800afe6 <_calloc_r+0x12>
 800aff2:	462a      	mov	r2, r5
 800aff4:	4621      	mov	r1, r4
 800aff6:	f7fd fa68 	bl	80084ca <memset>
 800affa:	e7f4      	b.n	800afe6 <_calloc_r+0x12>

0800affc <rshift>:
 800affc:	6903      	ldr	r3, [r0, #16]
 800affe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b002:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b006:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b00a:	f100 0414 	add.w	r4, r0, #20
 800b00e:	dd45      	ble.n	800b09c <rshift+0xa0>
 800b010:	f011 011f 	ands.w	r1, r1, #31
 800b014:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b018:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b01c:	d10c      	bne.n	800b038 <rshift+0x3c>
 800b01e:	f100 0710 	add.w	r7, r0, #16
 800b022:	4629      	mov	r1, r5
 800b024:	42b1      	cmp	r1, r6
 800b026:	d334      	bcc.n	800b092 <rshift+0x96>
 800b028:	1a9b      	subs	r3, r3, r2
 800b02a:	009b      	lsls	r3, r3, #2
 800b02c:	1eea      	subs	r2, r5, #3
 800b02e:	4296      	cmp	r6, r2
 800b030:	bf38      	it	cc
 800b032:	2300      	movcc	r3, #0
 800b034:	4423      	add	r3, r4
 800b036:	e015      	b.n	800b064 <rshift+0x68>
 800b038:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b03c:	f1c1 0820 	rsb	r8, r1, #32
 800b040:	40cf      	lsrs	r7, r1
 800b042:	f105 0e04 	add.w	lr, r5, #4
 800b046:	46a1      	mov	r9, r4
 800b048:	4576      	cmp	r6, lr
 800b04a:	46f4      	mov	ip, lr
 800b04c:	d815      	bhi.n	800b07a <rshift+0x7e>
 800b04e:	1a9a      	subs	r2, r3, r2
 800b050:	0092      	lsls	r2, r2, #2
 800b052:	3a04      	subs	r2, #4
 800b054:	3501      	adds	r5, #1
 800b056:	42ae      	cmp	r6, r5
 800b058:	bf38      	it	cc
 800b05a:	2200      	movcc	r2, #0
 800b05c:	18a3      	adds	r3, r4, r2
 800b05e:	50a7      	str	r7, [r4, r2]
 800b060:	b107      	cbz	r7, 800b064 <rshift+0x68>
 800b062:	3304      	adds	r3, #4
 800b064:	1b1a      	subs	r2, r3, r4
 800b066:	42a3      	cmp	r3, r4
 800b068:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b06c:	bf08      	it	eq
 800b06e:	2300      	moveq	r3, #0
 800b070:	6102      	str	r2, [r0, #16]
 800b072:	bf08      	it	eq
 800b074:	6143      	streq	r3, [r0, #20]
 800b076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b07a:	f8dc c000 	ldr.w	ip, [ip]
 800b07e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b082:	ea4c 0707 	orr.w	r7, ip, r7
 800b086:	f849 7b04 	str.w	r7, [r9], #4
 800b08a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b08e:	40cf      	lsrs	r7, r1
 800b090:	e7da      	b.n	800b048 <rshift+0x4c>
 800b092:	f851 cb04 	ldr.w	ip, [r1], #4
 800b096:	f847 cf04 	str.w	ip, [r7, #4]!
 800b09a:	e7c3      	b.n	800b024 <rshift+0x28>
 800b09c:	4623      	mov	r3, r4
 800b09e:	e7e1      	b.n	800b064 <rshift+0x68>

0800b0a0 <__hexdig_fun>:
 800b0a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b0a4:	2b09      	cmp	r3, #9
 800b0a6:	d802      	bhi.n	800b0ae <__hexdig_fun+0xe>
 800b0a8:	3820      	subs	r0, #32
 800b0aa:	b2c0      	uxtb	r0, r0
 800b0ac:	4770      	bx	lr
 800b0ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b0b2:	2b05      	cmp	r3, #5
 800b0b4:	d801      	bhi.n	800b0ba <__hexdig_fun+0x1a>
 800b0b6:	3847      	subs	r0, #71	@ 0x47
 800b0b8:	e7f7      	b.n	800b0aa <__hexdig_fun+0xa>
 800b0ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b0be:	2b05      	cmp	r3, #5
 800b0c0:	d801      	bhi.n	800b0c6 <__hexdig_fun+0x26>
 800b0c2:	3827      	subs	r0, #39	@ 0x27
 800b0c4:	e7f1      	b.n	800b0aa <__hexdig_fun+0xa>
 800b0c6:	2000      	movs	r0, #0
 800b0c8:	4770      	bx	lr
	...

0800b0cc <__gethex>:
 800b0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d0:	b085      	sub	sp, #20
 800b0d2:	468a      	mov	sl, r1
 800b0d4:	9302      	str	r3, [sp, #8]
 800b0d6:	680b      	ldr	r3, [r1, #0]
 800b0d8:	9001      	str	r0, [sp, #4]
 800b0da:	4690      	mov	r8, r2
 800b0dc:	1c9c      	adds	r4, r3, #2
 800b0de:	46a1      	mov	r9, r4
 800b0e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b0e4:	2830      	cmp	r0, #48	@ 0x30
 800b0e6:	d0fa      	beq.n	800b0de <__gethex+0x12>
 800b0e8:	eba9 0303 	sub.w	r3, r9, r3
 800b0ec:	f1a3 0b02 	sub.w	fp, r3, #2
 800b0f0:	f7ff ffd6 	bl	800b0a0 <__hexdig_fun>
 800b0f4:	4605      	mov	r5, r0
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	d168      	bne.n	800b1cc <__gethex+0x100>
 800b0fa:	49a0      	ldr	r1, [pc, #640]	@ (800b37c <__gethex+0x2b0>)
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	4648      	mov	r0, r9
 800b100:	f7fd f9eb 	bl	80084da <strncmp>
 800b104:	4607      	mov	r7, r0
 800b106:	2800      	cmp	r0, #0
 800b108:	d167      	bne.n	800b1da <__gethex+0x10e>
 800b10a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b10e:	4626      	mov	r6, r4
 800b110:	f7ff ffc6 	bl	800b0a0 <__hexdig_fun>
 800b114:	2800      	cmp	r0, #0
 800b116:	d062      	beq.n	800b1de <__gethex+0x112>
 800b118:	4623      	mov	r3, r4
 800b11a:	7818      	ldrb	r0, [r3, #0]
 800b11c:	2830      	cmp	r0, #48	@ 0x30
 800b11e:	4699      	mov	r9, r3
 800b120:	f103 0301 	add.w	r3, r3, #1
 800b124:	d0f9      	beq.n	800b11a <__gethex+0x4e>
 800b126:	f7ff ffbb 	bl	800b0a0 <__hexdig_fun>
 800b12a:	fab0 f580 	clz	r5, r0
 800b12e:	096d      	lsrs	r5, r5, #5
 800b130:	f04f 0b01 	mov.w	fp, #1
 800b134:	464a      	mov	r2, r9
 800b136:	4616      	mov	r6, r2
 800b138:	3201      	adds	r2, #1
 800b13a:	7830      	ldrb	r0, [r6, #0]
 800b13c:	f7ff ffb0 	bl	800b0a0 <__hexdig_fun>
 800b140:	2800      	cmp	r0, #0
 800b142:	d1f8      	bne.n	800b136 <__gethex+0x6a>
 800b144:	498d      	ldr	r1, [pc, #564]	@ (800b37c <__gethex+0x2b0>)
 800b146:	2201      	movs	r2, #1
 800b148:	4630      	mov	r0, r6
 800b14a:	f7fd f9c6 	bl	80084da <strncmp>
 800b14e:	2800      	cmp	r0, #0
 800b150:	d13f      	bne.n	800b1d2 <__gethex+0x106>
 800b152:	b944      	cbnz	r4, 800b166 <__gethex+0x9a>
 800b154:	1c74      	adds	r4, r6, #1
 800b156:	4622      	mov	r2, r4
 800b158:	4616      	mov	r6, r2
 800b15a:	3201      	adds	r2, #1
 800b15c:	7830      	ldrb	r0, [r6, #0]
 800b15e:	f7ff ff9f 	bl	800b0a0 <__hexdig_fun>
 800b162:	2800      	cmp	r0, #0
 800b164:	d1f8      	bne.n	800b158 <__gethex+0x8c>
 800b166:	1ba4      	subs	r4, r4, r6
 800b168:	00a7      	lsls	r7, r4, #2
 800b16a:	7833      	ldrb	r3, [r6, #0]
 800b16c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b170:	2b50      	cmp	r3, #80	@ 0x50
 800b172:	d13e      	bne.n	800b1f2 <__gethex+0x126>
 800b174:	7873      	ldrb	r3, [r6, #1]
 800b176:	2b2b      	cmp	r3, #43	@ 0x2b
 800b178:	d033      	beq.n	800b1e2 <__gethex+0x116>
 800b17a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b17c:	d034      	beq.n	800b1e8 <__gethex+0x11c>
 800b17e:	1c71      	adds	r1, r6, #1
 800b180:	2400      	movs	r4, #0
 800b182:	7808      	ldrb	r0, [r1, #0]
 800b184:	f7ff ff8c 	bl	800b0a0 <__hexdig_fun>
 800b188:	1e43      	subs	r3, r0, #1
 800b18a:	b2db      	uxtb	r3, r3
 800b18c:	2b18      	cmp	r3, #24
 800b18e:	d830      	bhi.n	800b1f2 <__gethex+0x126>
 800b190:	f1a0 0210 	sub.w	r2, r0, #16
 800b194:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b198:	f7ff ff82 	bl	800b0a0 <__hexdig_fun>
 800b19c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b1a0:	fa5f fc8c 	uxtb.w	ip, ip
 800b1a4:	f1bc 0f18 	cmp.w	ip, #24
 800b1a8:	f04f 030a 	mov.w	r3, #10
 800b1ac:	d91e      	bls.n	800b1ec <__gethex+0x120>
 800b1ae:	b104      	cbz	r4, 800b1b2 <__gethex+0xe6>
 800b1b0:	4252      	negs	r2, r2
 800b1b2:	4417      	add	r7, r2
 800b1b4:	f8ca 1000 	str.w	r1, [sl]
 800b1b8:	b1ed      	cbz	r5, 800b1f6 <__gethex+0x12a>
 800b1ba:	f1bb 0f00 	cmp.w	fp, #0
 800b1be:	bf0c      	ite	eq
 800b1c0:	2506      	moveq	r5, #6
 800b1c2:	2500      	movne	r5, #0
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	b005      	add	sp, #20
 800b1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1cc:	2500      	movs	r5, #0
 800b1ce:	462c      	mov	r4, r5
 800b1d0:	e7b0      	b.n	800b134 <__gethex+0x68>
 800b1d2:	2c00      	cmp	r4, #0
 800b1d4:	d1c7      	bne.n	800b166 <__gethex+0x9a>
 800b1d6:	4627      	mov	r7, r4
 800b1d8:	e7c7      	b.n	800b16a <__gethex+0x9e>
 800b1da:	464e      	mov	r6, r9
 800b1dc:	462f      	mov	r7, r5
 800b1de:	2501      	movs	r5, #1
 800b1e0:	e7c3      	b.n	800b16a <__gethex+0x9e>
 800b1e2:	2400      	movs	r4, #0
 800b1e4:	1cb1      	adds	r1, r6, #2
 800b1e6:	e7cc      	b.n	800b182 <__gethex+0xb6>
 800b1e8:	2401      	movs	r4, #1
 800b1ea:	e7fb      	b.n	800b1e4 <__gethex+0x118>
 800b1ec:	fb03 0002 	mla	r0, r3, r2, r0
 800b1f0:	e7ce      	b.n	800b190 <__gethex+0xc4>
 800b1f2:	4631      	mov	r1, r6
 800b1f4:	e7de      	b.n	800b1b4 <__gethex+0xe8>
 800b1f6:	eba6 0309 	sub.w	r3, r6, r9
 800b1fa:	3b01      	subs	r3, #1
 800b1fc:	4629      	mov	r1, r5
 800b1fe:	2b07      	cmp	r3, #7
 800b200:	dc0a      	bgt.n	800b218 <__gethex+0x14c>
 800b202:	9801      	ldr	r0, [sp, #4]
 800b204:	f7fe f954 	bl	80094b0 <_Balloc>
 800b208:	4604      	mov	r4, r0
 800b20a:	b940      	cbnz	r0, 800b21e <__gethex+0x152>
 800b20c:	4b5c      	ldr	r3, [pc, #368]	@ (800b380 <__gethex+0x2b4>)
 800b20e:	4602      	mov	r2, r0
 800b210:	21e4      	movs	r1, #228	@ 0xe4
 800b212:	485c      	ldr	r0, [pc, #368]	@ (800b384 <__gethex+0x2b8>)
 800b214:	f7ff fec0 	bl	800af98 <__assert_func>
 800b218:	3101      	adds	r1, #1
 800b21a:	105b      	asrs	r3, r3, #1
 800b21c:	e7ef      	b.n	800b1fe <__gethex+0x132>
 800b21e:	f100 0a14 	add.w	sl, r0, #20
 800b222:	2300      	movs	r3, #0
 800b224:	4655      	mov	r5, sl
 800b226:	469b      	mov	fp, r3
 800b228:	45b1      	cmp	r9, r6
 800b22a:	d337      	bcc.n	800b29c <__gethex+0x1d0>
 800b22c:	f845 bb04 	str.w	fp, [r5], #4
 800b230:	eba5 050a 	sub.w	r5, r5, sl
 800b234:	10ad      	asrs	r5, r5, #2
 800b236:	6125      	str	r5, [r4, #16]
 800b238:	4658      	mov	r0, fp
 800b23a:	f7fe fa2b 	bl	8009694 <__hi0bits>
 800b23e:	016d      	lsls	r5, r5, #5
 800b240:	f8d8 6000 	ldr.w	r6, [r8]
 800b244:	1a2d      	subs	r5, r5, r0
 800b246:	42b5      	cmp	r5, r6
 800b248:	dd54      	ble.n	800b2f4 <__gethex+0x228>
 800b24a:	1bad      	subs	r5, r5, r6
 800b24c:	4629      	mov	r1, r5
 800b24e:	4620      	mov	r0, r4
 800b250:	f7fe fdb7 	bl	8009dc2 <__any_on>
 800b254:	4681      	mov	r9, r0
 800b256:	b178      	cbz	r0, 800b278 <__gethex+0x1ac>
 800b258:	1e6b      	subs	r3, r5, #1
 800b25a:	1159      	asrs	r1, r3, #5
 800b25c:	f003 021f 	and.w	r2, r3, #31
 800b260:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b264:	f04f 0901 	mov.w	r9, #1
 800b268:	fa09 f202 	lsl.w	r2, r9, r2
 800b26c:	420a      	tst	r2, r1
 800b26e:	d003      	beq.n	800b278 <__gethex+0x1ac>
 800b270:	454b      	cmp	r3, r9
 800b272:	dc36      	bgt.n	800b2e2 <__gethex+0x216>
 800b274:	f04f 0902 	mov.w	r9, #2
 800b278:	4629      	mov	r1, r5
 800b27a:	4620      	mov	r0, r4
 800b27c:	f7ff febe 	bl	800affc <rshift>
 800b280:	442f      	add	r7, r5
 800b282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b286:	42bb      	cmp	r3, r7
 800b288:	da42      	bge.n	800b310 <__gethex+0x244>
 800b28a:	9801      	ldr	r0, [sp, #4]
 800b28c:	4621      	mov	r1, r4
 800b28e:	f7fe f94f 	bl	8009530 <_Bfree>
 800b292:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b294:	2300      	movs	r3, #0
 800b296:	6013      	str	r3, [r2, #0]
 800b298:	25a3      	movs	r5, #163	@ 0xa3
 800b29a:	e793      	b.n	800b1c4 <__gethex+0xf8>
 800b29c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b2a0:	2a2e      	cmp	r2, #46	@ 0x2e
 800b2a2:	d012      	beq.n	800b2ca <__gethex+0x1fe>
 800b2a4:	2b20      	cmp	r3, #32
 800b2a6:	d104      	bne.n	800b2b2 <__gethex+0x1e6>
 800b2a8:	f845 bb04 	str.w	fp, [r5], #4
 800b2ac:	f04f 0b00 	mov.w	fp, #0
 800b2b0:	465b      	mov	r3, fp
 800b2b2:	7830      	ldrb	r0, [r6, #0]
 800b2b4:	9303      	str	r3, [sp, #12]
 800b2b6:	f7ff fef3 	bl	800b0a0 <__hexdig_fun>
 800b2ba:	9b03      	ldr	r3, [sp, #12]
 800b2bc:	f000 000f 	and.w	r0, r0, #15
 800b2c0:	4098      	lsls	r0, r3
 800b2c2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b2c6:	3304      	adds	r3, #4
 800b2c8:	e7ae      	b.n	800b228 <__gethex+0x15c>
 800b2ca:	45b1      	cmp	r9, r6
 800b2cc:	d8ea      	bhi.n	800b2a4 <__gethex+0x1d8>
 800b2ce:	492b      	ldr	r1, [pc, #172]	@ (800b37c <__gethex+0x2b0>)
 800b2d0:	9303      	str	r3, [sp, #12]
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	f7fd f900 	bl	80084da <strncmp>
 800b2da:	9b03      	ldr	r3, [sp, #12]
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	d1e1      	bne.n	800b2a4 <__gethex+0x1d8>
 800b2e0:	e7a2      	b.n	800b228 <__gethex+0x15c>
 800b2e2:	1ea9      	subs	r1, r5, #2
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f7fe fd6c 	bl	8009dc2 <__any_on>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d0c2      	beq.n	800b274 <__gethex+0x1a8>
 800b2ee:	f04f 0903 	mov.w	r9, #3
 800b2f2:	e7c1      	b.n	800b278 <__gethex+0x1ac>
 800b2f4:	da09      	bge.n	800b30a <__gethex+0x23e>
 800b2f6:	1b75      	subs	r5, r6, r5
 800b2f8:	4621      	mov	r1, r4
 800b2fa:	9801      	ldr	r0, [sp, #4]
 800b2fc:	462a      	mov	r2, r5
 800b2fe:	f7fe fb27 	bl	8009950 <__lshift>
 800b302:	1b7f      	subs	r7, r7, r5
 800b304:	4604      	mov	r4, r0
 800b306:	f100 0a14 	add.w	sl, r0, #20
 800b30a:	f04f 0900 	mov.w	r9, #0
 800b30e:	e7b8      	b.n	800b282 <__gethex+0x1b6>
 800b310:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b314:	42bd      	cmp	r5, r7
 800b316:	dd6f      	ble.n	800b3f8 <__gethex+0x32c>
 800b318:	1bed      	subs	r5, r5, r7
 800b31a:	42ae      	cmp	r6, r5
 800b31c:	dc34      	bgt.n	800b388 <__gethex+0x2bc>
 800b31e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b322:	2b02      	cmp	r3, #2
 800b324:	d022      	beq.n	800b36c <__gethex+0x2a0>
 800b326:	2b03      	cmp	r3, #3
 800b328:	d024      	beq.n	800b374 <__gethex+0x2a8>
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d115      	bne.n	800b35a <__gethex+0x28e>
 800b32e:	42ae      	cmp	r6, r5
 800b330:	d113      	bne.n	800b35a <__gethex+0x28e>
 800b332:	2e01      	cmp	r6, #1
 800b334:	d10b      	bne.n	800b34e <__gethex+0x282>
 800b336:	9a02      	ldr	r2, [sp, #8]
 800b338:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b33c:	6013      	str	r3, [r2, #0]
 800b33e:	2301      	movs	r3, #1
 800b340:	6123      	str	r3, [r4, #16]
 800b342:	f8ca 3000 	str.w	r3, [sl]
 800b346:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b348:	2562      	movs	r5, #98	@ 0x62
 800b34a:	601c      	str	r4, [r3, #0]
 800b34c:	e73a      	b.n	800b1c4 <__gethex+0xf8>
 800b34e:	1e71      	subs	r1, r6, #1
 800b350:	4620      	mov	r0, r4
 800b352:	f7fe fd36 	bl	8009dc2 <__any_on>
 800b356:	2800      	cmp	r0, #0
 800b358:	d1ed      	bne.n	800b336 <__gethex+0x26a>
 800b35a:	9801      	ldr	r0, [sp, #4]
 800b35c:	4621      	mov	r1, r4
 800b35e:	f7fe f8e7 	bl	8009530 <_Bfree>
 800b362:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b364:	2300      	movs	r3, #0
 800b366:	6013      	str	r3, [r2, #0]
 800b368:	2550      	movs	r5, #80	@ 0x50
 800b36a:	e72b      	b.n	800b1c4 <__gethex+0xf8>
 800b36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d1f3      	bne.n	800b35a <__gethex+0x28e>
 800b372:	e7e0      	b.n	800b336 <__gethex+0x26a>
 800b374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1dd      	bne.n	800b336 <__gethex+0x26a>
 800b37a:	e7ee      	b.n	800b35a <__gethex+0x28e>
 800b37c:	0800bf2b 	.word	0x0800bf2b
 800b380:	0800bec1 	.word	0x0800bec1
 800b384:	0800bf82 	.word	0x0800bf82
 800b388:	1e6f      	subs	r7, r5, #1
 800b38a:	f1b9 0f00 	cmp.w	r9, #0
 800b38e:	d130      	bne.n	800b3f2 <__gethex+0x326>
 800b390:	b127      	cbz	r7, 800b39c <__gethex+0x2d0>
 800b392:	4639      	mov	r1, r7
 800b394:	4620      	mov	r0, r4
 800b396:	f7fe fd14 	bl	8009dc2 <__any_on>
 800b39a:	4681      	mov	r9, r0
 800b39c:	117a      	asrs	r2, r7, #5
 800b39e:	2301      	movs	r3, #1
 800b3a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b3a4:	f007 071f 	and.w	r7, r7, #31
 800b3a8:	40bb      	lsls	r3, r7
 800b3aa:	4213      	tst	r3, r2
 800b3ac:	4629      	mov	r1, r5
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	bf18      	it	ne
 800b3b2:	f049 0902 	orrne.w	r9, r9, #2
 800b3b6:	f7ff fe21 	bl	800affc <rshift>
 800b3ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b3be:	1b76      	subs	r6, r6, r5
 800b3c0:	2502      	movs	r5, #2
 800b3c2:	f1b9 0f00 	cmp.w	r9, #0
 800b3c6:	d047      	beq.n	800b458 <__gethex+0x38c>
 800b3c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3cc:	2b02      	cmp	r3, #2
 800b3ce:	d015      	beq.n	800b3fc <__gethex+0x330>
 800b3d0:	2b03      	cmp	r3, #3
 800b3d2:	d017      	beq.n	800b404 <__gethex+0x338>
 800b3d4:	2b01      	cmp	r3, #1
 800b3d6:	d109      	bne.n	800b3ec <__gethex+0x320>
 800b3d8:	f019 0f02 	tst.w	r9, #2
 800b3dc:	d006      	beq.n	800b3ec <__gethex+0x320>
 800b3de:	f8da 3000 	ldr.w	r3, [sl]
 800b3e2:	ea49 0903 	orr.w	r9, r9, r3
 800b3e6:	f019 0f01 	tst.w	r9, #1
 800b3ea:	d10e      	bne.n	800b40a <__gethex+0x33e>
 800b3ec:	f045 0510 	orr.w	r5, r5, #16
 800b3f0:	e032      	b.n	800b458 <__gethex+0x38c>
 800b3f2:	f04f 0901 	mov.w	r9, #1
 800b3f6:	e7d1      	b.n	800b39c <__gethex+0x2d0>
 800b3f8:	2501      	movs	r5, #1
 800b3fa:	e7e2      	b.n	800b3c2 <__gethex+0x2f6>
 800b3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3fe:	f1c3 0301 	rsb	r3, r3, #1
 800b402:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b406:	2b00      	cmp	r3, #0
 800b408:	d0f0      	beq.n	800b3ec <__gethex+0x320>
 800b40a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b40e:	f104 0314 	add.w	r3, r4, #20
 800b412:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b416:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b41a:	f04f 0c00 	mov.w	ip, #0
 800b41e:	4618      	mov	r0, r3
 800b420:	f853 2b04 	ldr.w	r2, [r3], #4
 800b424:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b428:	d01b      	beq.n	800b462 <__gethex+0x396>
 800b42a:	3201      	adds	r2, #1
 800b42c:	6002      	str	r2, [r0, #0]
 800b42e:	2d02      	cmp	r5, #2
 800b430:	f104 0314 	add.w	r3, r4, #20
 800b434:	d13c      	bne.n	800b4b0 <__gethex+0x3e4>
 800b436:	f8d8 2000 	ldr.w	r2, [r8]
 800b43a:	3a01      	subs	r2, #1
 800b43c:	42b2      	cmp	r2, r6
 800b43e:	d109      	bne.n	800b454 <__gethex+0x388>
 800b440:	1171      	asrs	r1, r6, #5
 800b442:	2201      	movs	r2, #1
 800b444:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b448:	f006 061f 	and.w	r6, r6, #31
 800b44c:	fa02 f606 	lsl.w	r6, r2, r6
 800b450:	421e      	tst	r6, r3
 800b452:	d13a      	bne.n	800b4ca <__gethex+0x3fe>
 800b454:	f045 0520 	orr.w	r5, r5, #32
 800b458:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b45a:	601c      	str	r4, [r3, #0]
 800b45c:	9b02      	ldr	r3, [sp, #8]
 800b45e:	601f      	str	r7, [r3, #0]
 800b460:	e6b0      	b.n	800b1c4 <__gethex+0xf8>
 800b462:	4299      	cmp	r1, r3
 800b464:	f843 cc04 	str.w	ip, [r3, #-4]
 800b468:	d8d9      	bhi.n	800b41e <__gethex+0x352>
 800b46a:	68a3      	ldr	r3, [r4, #8]
 800b46c:	459b      	cmp	fp, r3
 800b46e:	db17      	blt.n	800b4a0 <__gethex+0x3d4>
 800b470:	6861      	ldr	r1, [r4, #4]
 800b472:	9801      	ldr	r0, [sp, #4]
 800b474:	3101      	adds	r1, #1
 800b476:	f7fe f81b 	bl	80094b0 <_Balloc>
 800b47a:	4681      	mov	r9, r0
 800b47c:	b918      	cbnz	r0, 800b486 <__gethex+0x3ba>
 800b47e:	4b1a      	ldr	r3, [pc, #104]	@ (800b4e8 <__gethex+0x41c>)
 800b480:	4602      	mov	r2, r0
 800b482:	2184      	movs	r1, #132	@ 0x84
 800b484:	e6c5      	b.n	800b212 <__gethex+0x146>
 800b486:	6922      	ldr	r2, [r4, #16]
 800b488:	3202      	adds	r2, #2
 800b48a:	f104 010c 	add.w	r1, r4, #12
 800b48e:	0092      	lsls	r2, r2, #2
 800b490:	300c      	adds	r0, #12
 800b492:	f7ff fd69 	bl	800af68 <memcpy>
 800b496:	4621      	mov	r1, r4
 800b498:	9801      	ldr	r0, [sp, #4]
 800b49a:	f7fe f849 	bl	8009530 <_Bfree>
 800b49e:	464c      	mov	r4, r9
 800b4a0:	6923      	ldr	r3, [r4, #16]
 800b4a2:	1c5a      	adds	r2, r3, #1
 800b4a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4a8:	6122      	str	r2, [r4, #16]
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	615a      	str	r2, [r3, #20]
 800b4ae:	e7be      	b.n	800b42e <__gethex+0x362>
 800b4b0:	6922      	ldr	r2, [r4, #16]
 800b4b2:	455a      	cmp	r2, fp
 800b4b4:	dd0b      	ble.n	800b4ce <__gethex+0x402>
 800b4b6:	2101      	movs	r1, #1
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	f7ff fd9f 	bl	800affc <rshift>
 800b4be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4c2:	3701      	adds	r7, #1
 800b4c4:	42bb      	cmp	r3, r7
 800b4c6:	f6ff aee0 	blt.w	800b28a <__gethex+0x1be>
 800b4ca:	2501      	movs	r5, #1
 800b4cc:	e7c2      	b.n	800b454 <__gethex+0x388>
 800b4ce:	f016 061f 	ands.w	r6, r6, #31
 800b4d2:	d0fa      	beq.n	800b4ca <__gethex+0x3fe>
 800b4d4:	4453      	add	r3, sl
 800b4d6:	f1c6 0620 	rsb	r6, r6, #32
 800b4da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b4de:	f7fe f8d9 	bl	8009694 <__hi0bits>
 800b4e2:	42b0      	cmp	r0, r6
 800b4e4:	dbe7      	blt.n	800b4b6 <__gethex+0x3ea>
 800b4e6:	e7f0      	b.n	800b4ca <__gethex+0x3fe>
 800b4e8:	0800bec1 	.word	0x0800bec1

0800b4ec <L_shift>:
 800b4ec:	f1c2 0208 	rsb	r2, r2, #8
 800b4f0:	0092      	lsls	r2, r2, #2
 800b4f2:	b570      	push	{r4, r5, r6, lr}
 800b4f4:	f1c2 0620 	rsb	r6, r2, #32
 800b4f8:	6843      	ldr	r3, [r0, #4]
 800b4fa:	6804      	ldr	r4, [r0, #0]
 800b4fc:	fa03 f506 	lsl.w	r5, r3, r6
 800b500:	432c      	orrs	r4, r5
 800b502:	40d3      	lsrs	r3, r2
 800b504:	6004      	str	r4, [r0, #0]
 800b506:	f840 3f04 	str.w	r3, [r0, #4]!
 800b50a:	4288      	cmp	r0, r1
 800b50c:	d3f4      	bcc.n	800b4f8 <L_shift+0xc>
 800b50e:	bd70      	pop	{r4, r5, r6, pc}

0800b510 <__match>:
 800b510:	b530      	push	{r4, r5, lr}
 800b512:	6803      	ldr	r3, [r0, #0]
 800b514:	3301      	adds	r3, #1
 800b516:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b51a:	b914      	cbnz	r4, 800b522 <__match+0x12>
 800b51c:	6003      	str	r3, [r0, #0]
 800b51e:	2001      	movs	r0, #1
 800b520:	bd30      	pop	{r4, r5, pc}
 800b522:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b526:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b52a:	2d19      	cmp	r5, #25
 800b52c:	bf98      	it	ls
 800b52e:	3220      	addls	r2, #32
 800b530:	42a2      	cmp	r2, r4
 800b532:	d0f0      	beq.n	800b516 <__match+0x6>
 800b534:	2000      	movs	r0, #0
 800b536:	e7f3      	b.n	800b520 <__match+0x10>

0800b538 <__hexnan>:
 800b538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b53c:	680b      	ldr	r3, [r1, #0]
 800b53e:	6801      	ldr	r1, [r0, #0]
 800b540:	115e      	asrs	r6, r3, #5
 800b542:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b546:	f013 031f 	ands.w	r3, r3, #31
 800b54a:	b087      	sub	sp, #28
 800b54c:	bf18      	it	ne
 800b54e:	3604      	addne	r6, #4
 800b550:	2500      	movs	r5, #0
 800b552:	1f37      	subs	r7, r6, #4
 800b554:	4682      	mov	sl, r0
 800b556:	4690      	mov	r8, r2
 800b558:	9301      	str	r3, [sp, #4]
 800b55a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b55e:	46b9      	mov	r9, r7
 800b560:	463c      	mov	r4, r7
 800b562:	9502      	str	r5, [sp, #8]
 800b564:	46ab      	mov	fp, r5
 800b566:	784a      	ldrb	r2, [r1, #1]
 800b568:	1c4b      	adds	r3, r1, #1
 800b56a:	9303      	str	r3, [sp, #12]
 800b56c:	b342      	cbz	r2, 800b5c0 <__hexnan+0x88>
 800b56e:	4610      	mov	r0, r2
 800b570:	9105      	str	r1, [sp, #20]
 800b572:	9204      	str	r2, [sp, #16]
 800b574:	f7ff fd94 	bl	800b0a0 <__hexdig_fun>
 800b578:	2800      	cmp	r0, #0
 800b57a:	d151      	bne.n	800b620 <__hexnan+0xe8>
 800b57c:	9a04      	ldr	r2, [sp, #16]
 800b57e:	9905      	ldr	r1, [sp, #20]
 800b580:	2a20      	cmp	r2, #32
 800b582:	d818      	bhi.n	800b5b6 <__hexnan+0x7e>
 800b584:	9b02      	ldr	r3, [sp, #8]
 800b586:	459b      	cmp	fp, r3
 800b588:	dd13      	ble.n	800b5b2 <__hexnan+0x7a>
 800b58a:	454c      	cmp	r4, r9
 800b58c:	d206      	bcs.n	800b59c <__hexnan+0x64>
 800b58e:	2d07      	cmp	r5, #7
 800b590:	dc04      	bgt.n	800b59c <__hexnan+0x64>
 800b592:	462a      	mov	r2, r5
 800b594:	4649      	mov	r1, r9
 800b596:	4620      	mov	r0, r4
 800b598:	f7ff ffa8 	bl	800b4ec <L_shift>
 800b59c:	4544      	cmp	r4, r8
 800b59e:	d952      	bls.n	800b646 <__hexnan+0x10e>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	f1a4 0904 	sub.w	r9, r4, #4
 800b5a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5aa:	f8cd b008 	str.w	fp, [sp, #8]
 800b5ae:	464c      	mov	r4, r9
 800b5b0:	461d      	mov	r5, r3
 800b5b2:	9903      	ldr	r1, [sp, #12]
 800b5b4:	e7d7      	b.n	800b566 <__hexnan+0x2e>
 800b5b6:	2a29      	cmp	r2, #41	@ 0x29
 800b5b8:	d157      	bne.n	800b66a <__hexnan+0x132>
 800b5ba:	3102      	adds	r1, #2
 800b5bc:	f8ca 1000 	str.w	r1, [sl]
 800b5c0:	f1bb 0f00 	cmp.w	fp, #0
 800b5c4:	d051      	beq.n	800b66a <__hexnan+0x132>
 800b5c6:	454c      	cmp	r4, r9
 800b5c8:	d206      	bcs.n	800b5d8 <__hexnan+0xa0>
 800b5ca:	2d07      	cmp	r5, #7
 800b5cc:	dc04      	bgt.n	800b5d8 <__hexnan+0xa0>
 800b5ce:	462a      	mov	r2, r5
 800b5d0:	4649      	mov	r1, r9
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	f7ff ff8a 	bl	800b4ec <L_shift>
 800b5d8:	4544      	cmp	r4, r8
 800b5da:	d936      	bls.n	800b64a <__hexnan+0x112>
 800b5dc:	f1a8 0204 	sub.w	r2, r8, #4
 800b5e0:	4623      	mov	r3, r4
 800b5e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b5e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b5ea:	429f      	cmp	r7, r3
 800b5ec:	d2f9      	bcs.n	800b5e2 <__hexnan+0xaa>
 800b5ee:	1b3b      	subs	r3, r7, r4
 800b5f0:	f023 0303 	bic.w	r3, r3, #3
 800b5f4:	3304      	adds	r3, #4
 800b5f6:	3401      	adds	r4, #1
 800b5f8:	3e03      	subs	r6, #3
 800b5fa:	42b4      	cmp	r4, r6
 800b5fc:	bf88      	it	hi
 800b5fe:	2304      	movhi	r3, #4
 800b600:	4443      	add	r3, r8
 800b602:	2200      	movs	r2, #0
 800b604:	f843 2b04 	str.w	r2, [r3], #4
 800b608:	429f      	cmp	r7, r3
 800b60a:	d2fb      	bcs.n	800b604 <__hexnan+0xcc>
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	b91b      	cbnz	r3, 800b618 <__hexnan+0xe0>
 800b610:	4547      	cmp	r7, r8
 800b612:	d128      	bne.n	800b666 <__hexnan+0x12e>
 800b614:	2301      	movs	r3, #1
 800b616:	603b      	str	r3, [r7, #0]
 800b618:	2005      	movs	r0, #5
 800b61a:	b007      	add	sp, #28
 800b61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b620:	3501      	adds	r5, #1
 800b622:	2d08      	cmp	r5, #8
 800b624:	f10b 0b01 	add.w	fp, fp, #1
 800b628:	dd06      	ble.n	800b638 <__hexnan+0x100>
 800b62a:	4544      	cmp	r4, r8
 800b62c:	d9c1      	bls.n	800b5b2 <__hexnan+0x7a>
 800b62e:	2300      	movs	r3, #0
 800b630:	f844 3c04 	str.w	r3, [r4, #-4]
 800b634:	2501      	movs	r5, #1
 800b636:	3c04      	subs	r4, #4
 800b638:	6822      	ldr	r2, [r4, #0]
 800b63a:	f000 000f 	and.w	r0, r0, #15
 800b63e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b642:	6020      	str	r0, [r4, #0]
 800b644:	e7b5      	b.n	800b5b2 <__hexnan+0x7a>
 800b646:	2508      	movs	r5, #8
 800b648:	e7b3      	b.n	800b5b2 <__hexnan+0x7a>
 800b64a:	9b01      	ldr	r3, [sp, #4]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d0dd      	beq.n	800b60c <__hexnan+0xd4>
 800b650:	f1c3 0320 	rsb	r3, r3, #32
 800b654:	f04f 32ff 	mov.w	r2, #4294967295
 800b658:	40da      	lsrs	r2, r3
 800b65a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b65e:	4013      	ands	r3, r2
 800b660:	f846 3c04 	str.w	r3, [r6, #-4]
 800b664:	e7d2      	b.n	800b60c <__hexnan+0xd4>
 800b666:	3f04      	subs	r7, #4
 800b668:	e7d0      	b.n	800b60c <__hexnan+0xd4>
 800b66a:	2004      	movs	r0, #4
 800b66c:	e7d5      	b.n	800b61a <__hexnan+0xe2>

0800b66e <__ascii_mbtowc>:
 800b66e:	b082      	sub	sp, #8
 800b670:	b901      	cbnz	r1, 800b674 <__ascii_mbtowc+0x6>
 800b672:	a901      	add	r1, sp, #4
 800b674:	b142      	cbz	r2, 800b688 <__ascii_mbtowc+0x1a>
 800b676:	b14b      	cbz	r3, 800b68c <__ascii_mbtowc+0x1e>
 800b678:	7813      	ldrb	r3, [r2, #0]
 800b67a:	600b      	str	r3, [r1, #0]
 800b67c:	7812      	ldrb	r2, [r2, #0]
 800b67e:	1e10      	subs	r0, r2, #0
 800b680:	bf18      	it	ne
 800b682:	2001      	movne	r0, #1
 800b684:	b002      	add	sp, #8
 800b686:	4770      	bx	lr
 800b688:	4610      	mov	r0, r2
 800b68a:	e7fb      	b.n	800b684 <__ascii_mbtowc+0x16>
 800b68c:	f06f 0001 	mvn.w	r0, #1
 800b690:	e7f8      	b.n	800b684 <__ascii_mbtowc+0x16>

0800b692 <_realloc_r>:
 800b692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b696:	4607      	mov	r7, r0
 800b698:	4614      	mov	r4, r2
 800b69a:	460d      	mov	r5, r1
 800b69c:	b921      	cbnz	r1, 800b6a8 <_realloc_r+0x16>
 800b69e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6a2:	4611      	mov	r1, r2
 800b6a4:	f7fd be78 	b.w	8009398 <_malloc_r>
 800b6a8:	b92a      	cbnz	r2, 800b6b6 <_realloc_r+0x24>
 800b6aa:	f7fd fe01 	bl	80092b0 <_free_r>
 800b6ae:	4625      	mov	r5, r4
 800b6b0:	4628      	mov	r0, r5
 800b6b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6b6:	f000 f840 	bl	800b73a <_malloc_usable_size_r>
 800b6ba:	4284      	cmp	r4, r0
 800b6bc:	4606      	mov	r6, r0
 800b6be:	d802      	bhi.n	800b6c6 <_realloc_r+0x34>
 800b6c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b6c4:	d8f4      	bhi.n	800b6b0 <_realloc_r+0x1e>
 800b6c6:	4621      	mov	r1, r4
 800b6c8:	4638      	mov	r0, r7
 800b6ca:	f7fd fe65 	bl	8009398 <_malloc_r>
 800b6ce:	4680      	mov	r8, r0
 800b6d0:	b908      	cbnz	r0, 800b6d6 <_realloc_r+0x44>
 800b6d2:	4645      	mov	r5, r8
 800b6d4:	e7ec      	b.n	800b6b0 <_realloc_r+0x1e>
 800b6d6:	42b4      	cmp	r4, r6
 800b6d8:	4622      	mov	r2, r4
 800b6da:	4629      	mov	r1, r5
 800b6dc:	bf28      	it	cs
 800b6de:	4632      	movcs	r2, r6
 800b6e0:	f7ff fc42 	bl	800af68 <memcpy>
 800b6e4:	4629      	mov	r1, r5
 800b6e6:	4638      	mov	r0, r7
 800b6e8:	f7fd fde2 	bl	80092b0 <_free_r>
 800b6ec:	e7f1      	b.n	800b6d2 <_realloc_r+0x40>

0800b6ee <__ascii_wctomb>:
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	4608      	mov	r0, r1
 800b6f2:	b141      	cbz	r1, 800b706 <__ascii_wctomb+0x18>
 800b6f4:	2aff      	cmp	r2, #255	@ 0xff
 800b6f6:	d904      	bls.n	800b702 <__ascii_wctomb+0x14>
 800b6f8:	228a      	movs	r2, #138	@ 0x8a
 800b6fa:	601a      	str	r2, [r3, #0]
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b700:	4770      	bx	lr
 800b702:	700a      	strb	r2, [r1, #0]
 800b704:	2001      	movs	r0, #1
 800b706:	4770      	bx	lr

0800b708 <fiprintf>:
 800b708:	b40e      	push	{r1, r2, r3}
 800b70a:	b503      	push	{r0, r1, lr}
 800b70c:	4601      	mov	r1, r0
 800b70e:	ab03      	add	r3, sp, #12
 800b710:	4805      	ldr	r0, [pc, #20]	@ (800b728 <fiprintf+0x20>)
 800b712:	f853 2b04 	ldr.w	r2, [r3], #4
 800b716:	6800      	ldr	r0, [r0, #0]
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	f000 f83f 	bl	800b79c <_vfiprintf_r>
 800b71e:	b002      	add	sp, #8
 800b720:	f85d eb04 	ldr.w	lr, [sp], #4
 800b724:	b003      	add	sp, #12
 800b726:	4770      	bx	lr
 800b728:	2000005c 	.word	0x2000005c

0800b72c <abort>:
 800b72c:	b508      	push	{r3, lr}
 800b72e:	2006      	movs	r0, #6
 800b730:	f000 fa08 	bl	800bb44 <raise>
 800b734:	2001      	movs	r0, #1
 800b736:	f7f6 fc43 	bl	8001fc0 <_exit>

0800b73a <_malloc_usable_size_r>:
 800b73a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b73e:	1f18      	subs	r0, r3, #4
 800b740:	2b00      	cmp	r3, #0
 800b742:	bfbc      	itt	lt
 800b744:	580b      	ldrlt	r3, [r1, r0]
 800b746:	18c0      	addlt	r0, r0, r3
 800b748:	4770      	bx	lr

0800b74a <__sfputc_r>:
 800b74a:	6893      	ldr	r3, [r2, #8]
 800b74c:	3b01      	subs	r3, #1
 800b74e:	2b00      	cmp	r3, #0
 800b750:	b410      	push	{r4}
 800b752:	6093      	str	r3, [r2, #8]
 800b754:	da08      	bge.n	800b768 <__sfputc_r+0x1e>
 800b756:	6994      	ldr	r4, [r2, #24]
 800b758:	42a3      	cmp	r3, r4
 800b75a:	db01      	blt.n	800b760 <__sfputc_r+0x16>
 800b75c:	290a      	cmp	r1, #10
 800b75e:	d103      	bne.n	800b768 <__sfputc_r+0x1e>
 800b760:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b764:	f000 b932 	b.w	800b9cc <__swbuf_r>
 800b768:	6813      	ldr	r3, [r2, #0]
 800b76a:	1c58      	adds	r0, r3, #1
 800b76c:	6010      	str	r0, [r2, #0]
 800b76e:	7019      	strb	r1, [r3, #0]
 800b770:	4608      	mov	r0, r1
 800b772:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <__sfputs_r>:
 800b778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b77a:	4606      	mov	r6, r0
 800b77c:	460f      	mov	r7, r1
 800b77e:	4614      	mov	r4, r2
 800b780:	18d5      	adds	r5, r2, r3
 800b782:	42ac      	cmp	r4, r5
 800b784:	d101      	bne.n	800b78a <__sfputs_r+0x12>
 800b786:	2000      	movs	r0, #0
 800b788:	e007      	b.n	800b79a <__sfputs_r+0x22>
 800b78a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b78e:	463a      	mov	r2, r7
 800b790:	4630      	mov	r0, r6
 800b792:	f7ff ffda 	bl	800b74a <__sfputc_r>
 800b796:	1c43      	adds	r3, r0, #1
 800b798:	d1f3      	bne.n	800b782 <__sfputs_r+0xa>
 800b79a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b79c <_vfiprintf_r>:
 800b79c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7a0:	460d      	mov	r5, r1
 800b7a2:	b09d      	sub	sp, #116	@ 0x74
 800b7a4:	4614      	mov	r4, r2
 800b7a6:	4698      	mov	r8, r3
 800b7a8:	4606      	mov	r6, r0
 800b7aa:	b118      	cbz	r0, 800b7b4 <_vfiprintf_r+0x18>
 800b7ac:	6a03      	ldr	r3, [r0, #32]
 800b7ae:	b90b      	cbnz	r3, 800b7b4 <_vfiprintf_r+0x18>
 800b7b0:	f7fc fdf0 	bl	8008394 <__sinit>
 800b7b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7b6:	07d9      	lsls	r1, r3, #31
 800b7b8:	d405      	bmi.n	800b7c6 <_vfiprintf_r+0x2a>
 800b7ba:	89ab      	ldrh	r3, [r5, #12]
 800b7bc:	059a      	lsls	r2, r3, #22
 800b7be:	d402      	bmi.n	800b7c6 <_vfiprintf_r+0x2a>
 800b7c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7c2:	f7fc ff12 	bl	80085ea <__retarget_lock_acquire_recursive>
 800b7c6:	89ab      	ldrh	r3, [r5, #12]
 800b7c8:	071b      	lsls	r3, r3, #28
 800b7ca:	d501      	bpl.n	800b7d0 <_vfiprintf_r+0x34>
 800b7cc:	692b      	ldr	r3, [r5, #16]
 800b7ce:	b99b      	cbnz	r3, 800b7f8 <_vfiprintf_r+0x5c>
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	4630      	mov	r0, r6
 800b7d4:	f000 f938 	bl	800ba48 <__swsetup_r>
 800b7d8:	b170      	cbz	r0, 800b7f8 <_vfiprintf_r+0x5c>
 800b7da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7dc:	07dc      	lsls	r4, r3, #31
 800b7de:	d504      	bpl.n	800b7ea <_vfiprintf_r+0x4e>
 800b7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e4:	b01d      	add	sp, #116	@ 0x74
 800b7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ea:	89ab      	ldrh	r3, [r5, #12]
 800b7ec:	0598      	lsls	r0, r3, #22
 800b7ee:	d4f7      	bmi.n	800b7e0 <_vfiprintf_r+0x44>
 800b7f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7f2:	f7fc fefb 	bl	80085ec <__retarget_lock_release_recursive>
 800b7f6:	e7f3      	b.n	800b7e0 <_vfiprintf_r+0x44>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7fc:	2320      	movs	r3, #32
 800b7fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b802:	f8cd 800c 	str.w	r8, [sp, #12]
 800b806:	2330      	movs	r3, #48	@ 0x30
 800b808:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b9b8 <_vfiprintf_r+0x21c>
 800b80c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b810:	f04f 0901 	mov.w	r9, #1
 800b814:	4623      	mov	r3, r4
 800b816:	469a      	mov	sl, r3
 800b818:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b81c:	b10a      	cbz	r2, 800b822 <_vfiprintf_r+0x86>
 800b81e:	2a25      	cmp	r2, #37	@ 0x25
 800b820:	d1f9      	bne.n	800b816 <_vfiprintf_r+0x7a>
 800b822:	ebba 0b04 	subs.w	fp, sl, r4
 800b826:	d00b      	beq.n	800b840 <_vfiprintf_r+0xa4>
 800b828:	465b      	mov	r3, fp
 800b82a:	4622      	mov	r2, r4
 800b82c:	4629      	mov	r1, r5
 800b82e:	4630      	mov	r0, r6
 800b830:	f7ff ffa2 	bl	800b778 <__sfputs_r>
 800b834:	3001      	adds	r0, #1
 800b836:	f000 80a7 	beq.w	800b988 <_vfiprintf_r+0x1ec>
 800b83a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b83c:	445a      	add	r2, fp
 800b83e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b840:	f89a 3000 	ldrb.w	r3, [sl]
 800b844:	2b00      	cmp	r3, #0
 800b846:	f000 809f 	beq.w	800b988 <_vfiprintf_r+0x1ec>
 800b84a:	2300      	movs	r3, #0
 800b84c:	f04f 32ff 	mov.w	r2, #4294967295
 800b850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b854:	f10a 0a01 	add.w	sl, sl, #1
 800b858:	9304      	str	r3, [sp, #16]
 800b85a:	9307      	str	r3, [sp, #28]
 800b85c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b860:	931a      	str	r3, [sp, #104]	@ 0x68
 800b862:	4654      	mov	r4, sl
 800b864:	2205      	movs	r2, #5
 800b866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b86a:	4853      	ldr	r0, [pc, #332]	@ (800b9b8 <_vfiprintf_r+0x21c>)
 800b86c:	f7f4 fcb8 	bl	80001e0 <memchr>
 800b870:	9a04      	ldr	r2, [sp, #16]
 800b872:	b9d8      	cbnz	r0, 800b8ac <_vfiprintf_r+0x110>
 800b874:	06d1      	lsls	r1, r2, #27
 800b876:	bf44      	itt	mi
 800b878:	2320      	movmi	r3, #32
 800b87a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b87e:	0713      	lsls	r3, r2, #28
 800b880:	bf44      	itt	mi
 800b882:	232b      	movmi	r3, #43	@ 0x2b
 800b884:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b888:	f89a 3000 	ldrb.w	r3, [sl]
 800b88c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b88e:	d015      	beq.n	800b8bc <_vfiprintf_r+0x120>
 800b890:	9a07      	ldr	r2, [sp, #28]
 800b892:	4654      	mov	r4, sl
 800b894:	2000      	movs	r0, #0
 800b896:	f04f 0c0a 	mov.w	ip, #10
 800b89a:	4621      	mov	r1, r4
 800b89c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8a0:	3b30      	subs	r3, #48	@ 0x30
 800b8a2:	2b09      	cmp	r3, #9
 800b8a4:	d94b      	bls.n	800b93e <_vfiprintf_r+0x1a2>
 800b8a6:	b1b0      	cbz	r0, 800b8d6 <_vfiprintf_r+0x13a>
 800b8a8:	9207      	str	r2, [sp, #28]
 800b8aa:	e014      	b.n	800b8d6 <_vfiprintf_r+0x13a>
 800b8ac:	eba0 0308 	sub.w	r3, r0, r8
 800b8b0:	fa09 f303 	lsl.w	r3, r9, r3
 800b8b4:	4313      	orrs	r3, r2
 800b8b6:	9304      	str	r3, [sp, #16]
 800b8b8:	46a2      	mov	sl, r4
 800b8ba:	e7d2      	b.n	800b862 <_vfiprintf_r+0xc6>
 800b8bc:	9b03      	ldr	r3, [sp, #12]
 800b8be:	1d19      	adds	r1, r3, #4
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	9103      	str	r1, [sp, #12]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	bfbb      	ittet	lt
 800b8c8:	425b      	neglt	r3, r3
 800b8ca:	f042 0202 	orrlt.w	r2, r2, #2
 800b8ce:	9307      	strge	r3, [sp, #28]
 800b8d0:	9307      	strlt	r3, [sp, #28]
 800b8d2:	bfb8      	it	lt
 800b8d4:	9204      	strlt	r2, [sp, #16]
 800b8d6:	7823      	ldrb	r3, [r4, #0]
 800b8d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8da:	d10a      	bne.n	800b8f2 <_vfiprintf_r+0x156>
 800b8dc:	7863      	ldrb	r3, [r4, #1]
 800b8de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8e0:	d132      	bne.n	800b948 <_vfiprintf_r+0x1ac>
 800b8e2:	9b03      	ldr	r3, [sp, #12]
 800b8e4:	1d1a      	adds	r2, r3, #4
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	9203      	str	r2, [sp, #12]
 800b8ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b8ee:	3402      	adds	r4, #2
 800b8f0:	9305      	str	r3, [sp, #20]
 800b8f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b9c8 <_vfiprintf_r+0x22c>
 800b8f6:	7821      	ldrb	r1, [r4, #0]
 800b8f8:	2203      	movs	r2, #3
 800b8fa:	4650      	mov	r0, sl
 800b8fc:	f7f4 fc70 	bl	80001e0 <memchr>
 800b900:	b138      	cbz	r0, 800b912 <_vfiprintf_r+0x176>
 800b902:	9b04      	ldr	r3, [sp, #16]
 800b904:	eba0 000a 	sub.w	r0, r0, sl
 800b908:	2240      	movs	r2, #64	@ 0x40
 800b90a:	4082      	lsls	r2, r0
 800b90c:	4313      	orrs	r3, r2
 800b90e:	3401      	adds	r4, #1
 800b910:	9304      	str	r3, [sp, #16]
 800b912:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b916:	4829      	ldr	r0, [pc, #164]	@ (800b9bc <_vfiprintf_r+0x220>)
 800b918:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b91c:	2206      	movs	r2, #6
 800b91e:	f7f4 fc5f 	bl	80001e0 <memchr>
 800b922:	2800      	cmp	r0, #0
 800b924:	d03f      	beq.n	800b9a6 <_vfiprintf_r+0x20a>
 800b926:	4b26      	ldr	r3, [pc, #152]	@ (800b9c0 <_vfiprintf_r+0x224>)
 800b928:	bb1b      	cbnz	r3, 800b972 <_vfiprintf_r+0x1d6>
 800b92a:	9b03      	ldr	r3, [sp, #12]
 800b92c:	3307      	adds	r3, #7
 800b92e:	f023 0307 	bic.w	r3, r3, #7
 800b932:	3308      	adds	r3, #8
 800b934:	9303      	str	r3, [sp, #12]
 800b936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b938:	443b      	add	r3, r7
 800b93a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b93c:	e76a      	b.n	800b814 <_vfiprintf_r+0x78>
 800b93e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b942:	460c      	mov	r4, r1
 800b944:	2001      	movs	r0, #1
 800b946:	e7a8      	b.n	800b89a <_vfiprintf_r+0xfe>
 800b948:	2300      	movs	r3, #0
 800b94a:	3401      	adds	r4, #1
 800b94c:	9305      	str	r3, [sp, #20]
 800b94e:	4619      	mov	r1, r3
 800b950:	f04f 0c0a 	mov.w	ip, #10
 800b954:	4620      	mov	r0, r4
 800b956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b95a:	3a30      	subs	r2, #48	@ 0x30
 800b95c:	2a09      	cmp	r2, #9
 800b95e:	d903      	bls.n	800b968 <_vfiprintf_r+0x1cc>
 800b960:	2b00      	cmp	r3, #0
 800b962:	d0c6      	beq.n	800b8f2 <_vfiprintf_r+0x156>
 800b964:	9105      	str	r1, [sp, #20]
 800b966:	e7c4      	b.n	800b8f2 <_vfiprintf_r+0x156>
 800b968:	fb0c 2101 	mla	r1, ip, r1, r2
 800b96c:	4604      	mov	r4, r0
 800b96e:	2301      	movs	r3, #1
 800b970:	e7f0      	b.n	800b954 <_vfiprintf_r+0x1b8>
 800b972:	ab03      	add	r3, sp, #12
 800b974:	9300      	str	r3, [sp, #0]
 800b976:	462a      	mov	r2, r5
 800b978:	4b12      	ldr	r3, [pc, #72]	@ (800b9c4 <_vfiprintf_r+0x228>)
 800b97a:	a904      	add	r1, sp, #16
 800b97c:	4630      	mov	r0, r6
 800b97e:	f7fb feb9 	bl	80076f4 <_printf_float>
 800b982:	4607      	mov	r7, r0
 800b984:	1c78      	adds	r0, r7, #1
 800b986:	d1d6      	bne.n	800b936 <_vfiprintf_r+0x19a>
 800b988:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b98a:	07d9      	lsls	r1, r3, #31
 800b98c:	d405      	bmi.n	800b99a <_vfiprintf_r+0x1fe>
 800b98e:	89ab      	ldrh	r3, [r5, #12]
 800b990:	059a      	lsls	r2, r3, #22
 800b992:	d402      	bmi.n	800b99a <_vfiprintf_r+0x1fe>
 800b994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b996:	f7fc fe29 	bl	80085ec <__retarget_lock_release_recursive>
 800b99a:	89ab      	ldrh	r3, [r5, #12]
 800b99c:	065b      	lsls	r3, r3, #25
 800b99e:	f53f af1f 	bmi.w	800b7e0 <_vfiprintf_r+0x44>
 800b9a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9a4:	e71e      	b.n	800b7e4 <_vfiprintf_r+0x48>
 800b9a6:	ab03      	add	r3, sp, #12
 800b9a8:	9300      	str	r3, [sp, #0]
 800b9aa:	462a      	mov	r2, r5
 800b9ac:	4b05      	ldr	r3, [pc, #20]	@ (800b9c4 <_vfiprintf_r+0x228>)
 800b9ae:	a904      	add	r1, sp, #16
 800b9b0:	4630      	mov	r0, r6
 800b9b2:	f7fc f937 	bl	8007c24 <_printf_i>
 800b9b6:	e7e4      	b.n	800b982 <_vfiprintf_r+0x1e6>
 800b9b8:	0800bf2d 	.word	0x0800bf2d
 800b9bc:	0800bf37 	.word	0x0800bf37
 800b9c0:	080076f5 	.word	0x080076f5
 800b9c4:	0800b779 	.word	0x0800b779
 800b9c8:	0800bf33 	.word	0x0800bf33

0800b9cc <__swbuf_r>:
 800b9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ce:	460e      	mov	r6, r1
 800b9d0:	4614      	mov	r4, r2
 800b9d2:	4605      	mov	r5, r0
 800b9d4:	b118      	cbz	r0, 800b9de <__swbuf_r+0x12>
 800b9d6:	6a03      	ldr	r3, [r0, #32]
 800b9d8:	b90b      	cbnz	r3, 800b9de <__swbuf_r+0x12>
 800b9da:	f7fc fcdb 	bl	8008394 <__sinit>
 800b9de:	69a3      	ldr	r3, [r4, #24]
 800b9e0:	60a3      	str	r3, [r4, #8]
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	071a      	lsls	r2, r3, #28
 800b9e6:	d501      	bpl.n	800b9ec <__swbuf_r+0x20>
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	b943      	cbnz	r3, 800b9fe <__swbuf_r+0x32>
 800b9ec:	4621      	mov	r1, r4
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f000 f82a 	bl	800ba48 <__swsetup_r>
 800b9f4:	b118      	cbz	r0, 800b9fe <__swbuf_r+0x32>
 800b9f6:	f04f 37ff 	mov.w	r7, #4294967295
 800b9fa:	4638      	mov	r0, r7
 800b9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9fe:	6823      	ldr	r3, [r4, #0]
 800ba00:	6922      	ldr	r2, [r4, #16]
 800ba02:	1a98      	subs	r0, r3, r2
 800ba04:	6963      	ldr	r3, [r4, #20]
 800ba06:	b2f6      	uxtb	r6, r6
 800ba08:	4283      	cmp	r3, r0
 800ba0a:	4637      	mov	r7, r6
 800ba0c:	dc05      	bgt.n	800ba1a <__swbuf_r+0x4e>
 800ba0e:	4621      	mov	r1, r4
 800ba10:	4628      	mov	r0, r5
 800ba12:	f7ff fa57 	bl	800aec4 <_fflush_r>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	d1ed      	bne.n	800b9f6 <__swbuf_r+0x2a>
 800ba1a:	68a3      	ldr	r3, [r4, #8]
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	60a3      	str	r3, [r4, #8]
 800ba20:	6823      	ldr	r3, [r4, #0]
 800ba22:	1c5a      	adds	r2, r3, #1
 800ba24:	6022      	str	r2, [r4, #0]
 800ba26:	701e      	strb	r6, [r3, #0]
 800ba28:	6962      	ldr	r2, [r4, #20]
 800ba2a:	1c43      	adds	r3, r0, #1
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d004      	beq.n	800ba3a <__swbuf_r+0x6e>
 800ba30:	89a3      	ldrh	r3, [r4, #12]
 800ba32:	07db      	lsls	r3, r3, #31
 800ba34:	d5e1      	bpl.n	800b9fa <__swbuf_r+0x2e>
 800ba36:	2e0a      	cmp	r6, #10
 800ba38:	d1df      	bne.n	800b9fa <__swbuf_r+0x2e>
 800ba3a:	4621      	mov	r1, r4
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	f7ff fa41 	bl	800aec4 <_fflush_r>
 800ba42:	2800      	cmp	r0, #0
 800ba44:	d0d9      	beq.n	800b9fa <__swbuf_r+0x2e>
 800ba46:	e7d6      	b.n	800b9f6 <__swbuf_r+0x2a>

0800ba48 <__swsetup_r>:
 800ba48:	b538      	push	{r3, r4, r5, lr}
 800ba4a:	4b29      	ldr	r3, [pc, #164]	@ (800baf0 <__swsetup_r+0xa8>)
 800ba4c:	4605      	mov	r5, r0
 800ba4e:	6818      	ldr	r0, [r3, #0]
 800ba50:	460c      	mov	r4, r1
 800ba52:	b118      	cbz	r0, 800ba5c <__swsetup_r+0x14>
 800ba54:	6a03      	ldr	r3, [r0, #32]
 800ba56:	b90b      	cbnz	r3, 800ba5c <__swsetup_r+0x14>
 800ba58:	f7fc fc9c 	bl	8008394 <__sinit>
 800ba5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba60:	0719      	lsls	r1, r3, #28
 800ba62:	d422      	bmi.n	800baaa <__swsetup_r+0x62>
 800ba64:	06da      	lsls	r2, r3, #27
 800ba66:	d407      	bmi.n	800ba78 <__swsetup_r+0x30>
 800ba68:	2209      	movs	r2, #9
 800ba6a:	602a      	str	r2, [r5, #0]
 800ba6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba70:	81a3      	strh	r3, [r4, #12]
 800ba72:	f04f 30ff 	mov.w	r0, #4294967295
 800ba76:	e033      	b.n	800bae0 <__swsetup_r+0x98>
 800ba78:	0758      	lsls	r0, r3, #29
 800ba7a:	d512      	bpl.n	800baa2 <__swsetup_r+0x5a>
 800ba7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba7e:	b141      	cbz	r1, 800ba92 <__swsetup_r+0x4a>
 800ba80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba84:	4299      	cmp	r1, r3
 800ba86:	d002      	beq.n	800ba8e <__swsetup_r+0x46>
 800ba88:	4628      	mov	r0, r5
 800ba8a:	f7fd fc11 	bl	80092b0 <_free_r>
 800ba8e:	2300      	movs	r3, #0
 800ba90:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba92:	89a3      	ldrh	r3, [r4, #12]
 800ba94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ba98:	81a3      	strh	r3, [r4, #12]
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	6063      	str	r3, [r4, #4]
 800ba9e:	6923      	ldr	r3, [r4, #16]
 800baa0:	6023      	str	r3, [r4, #0]
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	f043 0308 	orr.w	r3, r3, #8
 800baa8:	81a3      	strh	r3, [r4, #12]
 800baaa:	6923      	ldr	r3, [r4, #16]
 800baac:	b94b      	cbnz	r3, 800bac2 <__swsetup_r+0x7a>
 800baae:	89a3      	ldrh	r3, [r4, #12]
 800bab0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bab8:	d003      	beq.n	800bac2 <__swsetup_r+0x7a>
 800baba:	4621      	mov	r1, r4
 800babc:	4628      	mov	r0, r5
 800babe:	f000 f883 	bl	800bbc8 <__smakebuf_r>
 800bac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bac6:	f013 0201 	ands.w	r2, r3, #1
 800baca:	d00a      	beq.n	800bae2 <__swsetup_r+0x9a>
 800bacc:	2200      	movs	r2, #0
 800bace:	60a2      	str	r2, [r4, #8]
 800bad0:	6962      	ldr	r2, [r4, #20]
 800bad2:	4252      	negs	r2, r2
 800bad4:	61a2      	str	r2, [r4, #24]
 800bad6:	6922      	ldr	r2, [r4, #16]
 800bad8:	b942      	cbnz	r2, 800baec <__swsetup_r+0xa4>
 800bada:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bade:	d1c5      	bne.n	800ba6c <__swsetup_r+0x24>
 800bae0:	bd38      	pop	{r3, r4, r5, pc}
 800bae2:	0799      	lsls	r1, r3, #30
 800bae4:	bf58      	it	pl
 800bae6:	6962      	ldrpl	r2, [r4, #20]
 800bae8:	60a2      	str	r2, [r4, #8]
 800baea:	e7f4      	b.n	800bad6 <__swsetup_r+0x8e>
 800baec:	2000      	movs	r0, #0
 800baee:	e7f7      	b.n	800bae0 <__swsetup_r+0x98>
 800baf0:	2000005c 	.word	0x2000005c

0800baf4 <_raise_r>:
 800baf4:	291f      	cmp	r1, #31
 800baf6:	b538      	push	{r3, r4, r5, lr}
 800baf8:	4605      	mov	r5, r0
 800bafa:	460c      	mov	r4, r1
 800bafc:	d904      	bls.n	800bb08 <_raise_r+0x14>
 800bafe:	2316      	movs	r3, #22
 800bb00:	6003      	str	r3, [r0, #0]
 800bb02:	f04f 30ff 	mov.w	r0, #4294967295
 800bb06:	bd38      	pop	{r3, r4, r5, pc}
 800bb08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bb0a:	b112      	cbz	r2, 800bb12 <_raise_r+0x1e>
 800bb0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb10:	b94b      	cbnz	r3, 800bb26 <_raise_r+0x32>
 800bb12:	4628      	mov	r0, r5
 800bb14:	f000 f830 	bl	800bb78 <_getpid_r>
 800bb18:	4622      	mov	r2, r4
 800bb1a:	4601      	mov	r1, r0
 800bb1c:	4628      	mov	r0, r5
 800bb1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb22:	f000 b817 	b.w	800bb54 <_kill_r>
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d00a      	beq.n	800bb40 <_raise_r+0x4c>
 800bb2a:	1c59      	adds	r1, r3, #1
 800bb2c:	d103      	bne.n	800bb36 <_raise_r+0x42>
 800bb2e:	2316      	movs	r3, #22
 800bb30:	6003      	str	r3, [r0, #0]
 800bb32:	2001      	movs	r0, #1
 800bb34:	e7e7      	b.n	800bb06 <_raise_r+0x12>
 800bb36:	2100      	movs	r1, #0
 800bb38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	4798      	blx	r3
 800bb40:	2000      	movs	r0, #0
 800bb42:	e7e0      	b.n	800bb06 <_raise_r+0x12>

0800bb44 <raise>:
 800bb44:	4b02      	ldr	r3, [pc, #8]	@ (800bb50 <raise+0xc>)
 800bb46:	4601      	mov	r1, r0
 800bb48:	6818      	ldr	r0, [r3, #0]
 800bb4a:	f7ff bfd3 	b.w	800baf4 <_raise_r>
 800bb4e:	bf00      	nop
 800bb50:	2000005c 	.word	0x2000005c

0800bb54 <_kill_r>:
 800bb54:	b538      	push	{r3, r4, r5, lr}
 800bb56:	4d07      	ldr	r5, [pc, #28]	@ (800bb74 <_kill_r+0x20>)
 800bb58:	2300      	movs	r3, #0
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	4608      	mov	r0, r1
 800bb5e:	4611      	mov	r1, r2
 800bb60:	602b      	str	r3, [r5, #0]
 800bb62:	f7f6 fa1d 	bl	8001fa0 <_kill>
 800bb66:	1c43      	adds	r3, r0, #1
 800bb68:	d102      	bne.n	800bb70 <_kill_r+0x1c>
 800bb6a:	682b      	ldr	r3, [r5, #0]
 800bb6c:	b103      	cbz	r3, 800bb70 <_kill_r+0x1c>
 800bb6e:	6023      	str	r3, [r4, #0]
 800bb70:	bd38      	pop	{r3, r4, r5, pc}
 800bb72:	bf00      	nop
 800bb74:	20000824 	.word	0x20000824

0800bb78 <_getpid_r>:
 800bb78:	f7f6 ba0a 	b.w	8001f90 <_getpid>

0800bb7c <__swhatbuf_r>:
 800bb7c:	b570      	push	{r4, r5, r6, lr}
 800bb7e:	460c      	mov	r4, r1
 800bb80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb84:	2900      	cmp	r1, #0
 800bb86:	b096      	sub	sp, #88	@ 0x58
 800bb88:	4615      	mov	r5, r2
 800bb8a:	461e      	mov	r6, r3
 800bb8c:	da0d      	bge.n	800bbaa <__swhatbuf_r+0x2e>
 800bb8e:	89a3      	ldrh	r3, [r4, #12]
 800bb90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb94:	f04f 0100 	mov.w	r1, #0
 800bb98:	bf14      	ite	ne
 800bb9a:	2340      	movne	r3, #64	@ 0x40
 800bb9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bba0:	2000      	movs	r0, #0
 800bba2:	6031      	str	r1, [r6, #0]
 800bba4:	602b      	str	r3, [r5, #0]
 800bba6:	b016      	add	sp, #88	@ 0x58
 800bba8:	bd70      	pop	{r4, r5, r6, pc}
 800bbaa:	466a      	mov	r2, sp
 800bbac:	f000 f848 	bl	800bc40 <_fstat_r>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	dbec      	blt.n	800bb8e <__swhatbuf_r+0x12>
 800bbb4:	9901      	ldr	r1, [sp, #4]
 800bbb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bbba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bbbe:	4259      	negs	r1, r3
 800bbc0:	4159      	adcs	r1, r3
 800bbc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbc6:	e7eb      	b.n	800bba0 <__swhatbuf_r+0x24>

0800bbc8 <__smakebuf_r>:
 800bbc8:	898b      	ldrh	r3, [r1, #12]
 800bbca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbcc:	079d      	lsls	r5, r3, #30
 800bbce:	4606      	mov	r6, r0
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	d507      	bpl.n	800bbe4 <__smakebuf_r+0x1c>
 800bbd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bbd8:	6023      	str	r3, [r4, #0]
 800bbda:	6123      	str	r3, [r4, #16]
 800bbdc:	2301      	movs	r3, #1
 800bbde:	6163      	str	r3, [r4, #20]
 800bbe0:	b003      	add	sp, #12
 800bbe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbe4:	ab01      	add	r3, sp, #4
 800bbe6:	466a      	mov	r2, sp
 800bbe8:	f7ff ffc8 	bl	800bb7c <__swhatbuf_r>
 800bbec:	9f00      	ldr	r7, [sp, #0]
 800bbee:	4605      	mov	r5, r0
 800bbf0:	4639      	mov	r1, r7
 800bbf2:	4630      	mov	r0, r6
 800bbf4:	f7fd fbd0 	bl	8009398 <_malloc_r>
 800bbf8:	b948      	cbnz	r0, 800bc0e <__smakebuf_r+0x46>
 800bbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbfe:	059a      	lsls	r2, r3, #22
 800bc00:	d4ee      	bmi.n	800bbe0 <__smakebuf_r+0x18>
 800bc02:	f023 0303 	bic.w	r3, r3, #3
 800bc06:	f043 0302 	orr.w	r3, r3, #2
 800bc0a:	81a3      	strh	r3, [r4, #12]
 800bc0c:	e7e2      	b.n	800bbd4 <__smakebuf_r+0xc>
 800bc0e:	89a3      	ldrh	r3, [r4, #12]
 800bc10:	6020      	str	r0, [r4, #0]
 800bc12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc16:	81a3      	strh	r3, [r4, #12]
 800bc18:	9b01      	ldr	r3, [sp, #4]
 800bc1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc1e:	b15b      	cbz	r3, 800bc38 <__smakebuf_r+0x70>
 800bc20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc24:	4630      	mov	r0, r6
 800bc26:	f000 f81d 	bl	800bc64 <_isatty_r>
 800bc2a:	b128      	cbz	r0, 800bc38 <__smakebuf_r+0x70>
 800bc2c:	89a3      	ldrh	r3, [r4, #12]
 800bc2e:	f023 0303 	bic.w	r3, r3, #3
 800bc32:	f043 0301 	orr.w	r3, r3, #1
 800bc36:	81a3      	strh	r3, [r4, #12]
 800bc38:	89a3      	ldrh	r3, [r4, #12]
 800bc3a:	431d      	orrs	r5, r3
 800bc3c:	81a5      	strh	r5, [r4, #12]
 800bc3e:	e7cf      	b.n	800bbe0 <__smakebuf_r+0x18>

0800bc40 <_fstat_r>:
 800bc40:	b538      	push	{r3, r4, r5, lr}
 800bc42:	4d07      	ldr	r5, [pc, #28]	@ (800bc60 <_fstat_r+0x20>)
 800bc44:	2300      	movs	r3, #0
 800bc46:	4604      	mov	r4, r0
 800bc48:	4608      	mov	r0, r1
 800bc4a:	4611      	mov	r1, r2
 800bc4c:	602b      	str	r3, [r5, #0]
 800bc4e:	f7f6 fa07 	bl	8002060 <_fstat>
 800bc52:	1c43      	adds	r3, r0, #1
 800bc54:	d102      	bne.n	800bc5c <_fstat_r+0x1c>
 800bc56:	682b      	ldr	r3, [r5, #0]
 800bc58:	b103      	cbz	r3, 800bc5c <_fstat_r+0x1c>
 800bc5a:	6023      	str	r3, [r4, #0]
 800bc5c:	bd38      	pop	{r3, r4, r5, pc}
 800bc5e:	bf00      	nop
 800bc60:	20000824 	.word	0x20000824

0800bc64 <_isatty_r>:
 800bc64:	b538      	push	{r3, r4, r5, lr}
 800bc66:	4d06      	ldr	r5, [pc, #24]	@ (800bc80 <_isatty_r+0x1c>)
 800bc68:	2300      	movs	r3, #0
 800bc6a:	4604      	mov	r4, r0
 800bc6c:	4608      	mov	r0, r1
 800bc6e:	602b      	str	r3, [r5, #0]
 800bc70:	f7f6 fa06 	bl	8002080 <_isatty>
 800bc74:	1c43      	adds	r3, r0, #1
 800bc76:	d102      	bne.n	800bc7e <_isatty_r+0x1a>
 800bc78:	682b      	ldr	r3, [r5, #0]
 800bc7a:	b103      	cbz	r3, 800bc7e <_isatty_r+0x1a>
 800bc7c:	6023      	str	r3, [r4, #0]
 800bc7e:	bd38      	pop	{r3, r4, r5, pc}
 800bc80:	20000824 	.word	0x20000824

0800bc84 <_init>:
 800bc84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc86:	bf00      	nop
 800bc88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc8a:	bc08      	pop	{r3}
 800bc8c:	469e      	mov	lr, r3
 800bc8e:	4770      	bx	lr

0800bc90 <_fini>:
 800bc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc92:	bf00      	nop
 800bc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc96:	bc08      	pop	{r3}
 800bc98:	469e      	mov	lr, r3
 800bc9a:	4770      	bx	lr
