
*** Running vivado
    with args -log blk_mem_gen_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_5.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_5.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 370.789 ; gain = 80.973
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_5' [c:/ip_repo/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_5' (9#1) [c:/ip_repo/blk_mem_gen_5/synth/blk_mem_gen_5.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 577.328 ; gain = 287.512
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 577.328 ; gain = 287.512
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 658.730 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 658.730 ; gain = 368.914
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 658.730 ; gain = 368.914
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 658.730 ; gain = 368.914
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 658.730 ; gain = 368.914
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 658.730 ; gain = 368.914
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 689.082 ; gain = 399.266
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 690.082 ; gain = 400.266
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 699.223 ; gain = 409.406
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 711.746 ; gain = 421.930
