Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 08 02:40:56 2019
| Host         : LAPTOP-1QU5OR1V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fifo_timing_summary_routed.rpt -rpx fifo_timing_summary_routed.rpx
| Design       : fifo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.399        0.000                      0                  126        0.162        0.000                      0                  126        3.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.399        0.000                      0                  126        0.162        0.000                      0                  126       13.360        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.399ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.948ns (38.507%)  route 3.111ns (61.493%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.126    cnt_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.240    cnt_reg[20]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.598   198.578    clk_5m
    SLICE_X5Y63          FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.198   198.639    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                194.399    

Slack (MET) :             194.439ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.168ns (41.070%)  route 3.111ns (58.930%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.126    cnt_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.460 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.460    cnt_reg[20]_i_1_n_6
    SLICE_X5Y63          FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.598   198.578    clk_5m
    SLICE_X5Y63          FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062   198.899    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.899    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                194.439    

Slack (MET) :             194.534ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 2.073ns (39.990%)  route 3.111ns (60.010%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.126    cnt_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.365 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.365    cnt_reg[20]_i_1_n_5
    SLICE_X5Y63          FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.598   198.578    clk_5m
    SLICE_X5Y63          FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062   198.899    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.899    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                194.534    

Slack (MET) :             194.550ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 2.057ns (39.804%)  route 3.111ns (60.196%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.126    cnt_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.349 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.349    cnt_reg[20]_i_1_n_7
    SLICE_X5Y63          FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.598   198.578    clk_5m
    SLICE_X5Y63          FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062   198.899    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.899    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                194.550    

Slack (MET) :             194.554ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.054ns (39.769%)  route 3.111ns (60.231%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 198.579 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.346 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.346    cnt_reg[16]_i_1_n_6
    SLICE_X5Y62          FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.599   198.579    clk_5m
    SLICE_X5Y62          FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.576   199.155    
                         clock uncertainty           -0.318   198.838    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062   198.900    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.900    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                194.554    

Slack (MET) :             194.575ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.033ns (39.523%)  route 3.111ns (60.477%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 198.579 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.325 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.325    cnt_reg[16]_i_1_n_4
    SLICE_X5Y62          FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.599   198.579    clk_5m
    SLICE_X5Y62          FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.576   199.155    
                         clock uncertainty           -0.318   198.838    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062   198.900    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.900    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                194.575    

Slack (MET) :             194.649ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.959ns (38.641%)  route 3.111ns (61.359%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 198.579 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.251 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.251    cnt_reg[16]_i_1_n_5
    SLICE_X5Y62          FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.599   198.579    clk_5m
    SLICE_X5Y62          FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.576   199.155    
                         clock uncertainty           -0.318   198.838    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062   198.900    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.900    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                194.649    

Slack (MET) :             194.665ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.943ns (38.446%)  route 3.111ns (61.554%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 198.579 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.012    cnt_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.235 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.235    cnt_reg[16]_i_1_n_7
    SLICE_X5Y62          FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.599   198.579    clk_5m
    SLICE_X5Y62          FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.576   199.155    
                         clock uncertainty           -0.318   198.838    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062   198.900    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.900    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                194.665    

Slack (MET) :             194.694ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.940ns (38.410%)  route 3.111ns (61.590%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.232 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.232    cnt_reg[12]_i_1_n_6
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.600   198.580    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.601   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X5Y61          FDCE (Setup_fdce_C_D)        0.062   198.926    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.926    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                194.694    

Slack (MET) :             194.715ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.919ns (38.153%)  route 3.111ns (61.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.721    -0.819    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -0.363 f  cnt_reg[13]/Q
                         net (fo=20, routed)          1.007     0.644    p_0_in[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     0.768 f  cnt[0]_i_11/O
                         net (fo=1, routed)           0.936     1.704    cnt[0]_i_11_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     1.828 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.168     2.996    cnt[0]_i_7_n_0
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.120 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.120    cnt[0]_i_5_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.670 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.670    cnt_reg[0]_i_1_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.784    cnt_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.898 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    cnt_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.211 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.211    cnt_reg[12]_i_1_n_4
    SLICE_X5Y61          FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.600   198.580    clk_5m
    SLICE_X5Y61          FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.601   199.181    
                         clock uncertainty           -0.318   198.864    
    SLICE_X5Y61          FDCE (Setup_fdce_C_D)        0.062   198.926    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.926    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                194.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            j_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.601    -0.563    clk_5m
    SLICE_X1Y62          FDCE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  j_reg[0]/Q
                         net (fo=17, routed)          0.081    -0.342    j_reg_n_0_[0]
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  j[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    j[1]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.873    -0.800    clk_5m
    SLICE_X0Y62          FDCE                                         r  j_reg[1]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092    -0.458    j_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.126%)  route 0.123ns (39.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.601    -0.563    clk_5m
    SLICE_X0Y62          FDCE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  i_reg[0]/Q
                         net (fo=13, routed)          0.123    -0.299    i[0]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    i[2]_i_1_n_0
    SLICE_X1Y62          FDCE                                         r  i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.873    -0.800    clk_5m
    SLICE_X1Y62          FDCE                                         r  i_reg[2]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.091    -0.459    i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 queue_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.248ns (68.830%)  route 0.112ns (31.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.600    -0.564    clk_5m
    SLICE_X1Y64          FDCE                                         r  queue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  queue_reg[2][0]/Q
                         net (fo=2, routed)           0.112    -0.311    queue_reg[2]__0[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  out[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    out[0]_i_2_n_0
    SLICE_X2Y64          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.204 r  out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    queue[0]
    SLICE_X2Y64          FDCE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.872    -0.801    clk_5m
    SLICE_X2Y64          FDCE                                         r  out_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.134    -0.415    out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 queue_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.261ns (66.980%)  route 0.129ns (33.020%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.599    -0.565    clk_5m
    SLICE_X4Y64          FDCE                                         r  queue_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  queue_reg[7][2]/Q
                         net (fo=2, routed)           0.129    -0.296    queue_reg[7]__0[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  out[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.251    out[2]_i_3_n_0
    SLICE_X2Y64          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.176 r  out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    queue[2]
    SLICE_X2Y64          FDCE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.872    -0.801    clk_5m
    SLICE_X2Y64          FDCE                                         r  out_reg[2]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.134    -0.392    out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 outflag_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            tag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.176%)  route 0.157ns (45.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.601    -0.563    clk_5m
    SLICE_X1Y62          FDPE                                         r  outflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141    -0.422 f  outflag_reg/Q
                         net (fo=8, routed)           0.157    -0.265    outflag_reg_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I1_O)        0.045    -0.220 r  tag_i_1/O
                         net (fo=1, routed)           0.000    -0.220    tag_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  tag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.873    -0.800    clk_5m
    SLICE_X0Y62          FDCE                                         r  tag_reg/C
                         clock pessimism              0.250    -0.550    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092    -0.458    tag_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 inflag_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.601    -0.563    clk_5m
    SLICE_X1Y62          FDPE                                         r  inflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141    -0.422 r  inflag_reg/Q
                         net (fo=11, routed)          0.181    -0.242    inflag_reg_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.046    -0.196 r  i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    i[1]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.873    -0.800    clk_5m
    SLICE_X0Y62          FDCE                                         r  i_reg[1]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.107    -0.443    i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inflag_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.748%)  route 0.181ns (49.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.601    -0.563    clk_5m
    SLICE_X1Y62          FDPE                                         r  inflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141    -0.422 r  inflag_reg/Q
                         net (fo=11, routed)          0.181    -0.242    inflag_reg_n_0
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.045    -0.197 r  i[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    i[0]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.873    -0.800    clk_5m
    SLICE_X0Y62          FDCE                                         r  i_reg[0]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.091    -0.459    i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 queue_reg[7][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg_din_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.251ns (61.442%)  route 0.158ns (38.558%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.599    -0.565    clk_5m
    SLICE_X4Y64          FDPE                                         r  queue_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  queue_reg[7][3]/Q
                         net (fo=2, routed)           0.158    -0.267    queue_reg[7]__0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  seg_din[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.222    seg_din[3]_i_4_n_0
    SLICE_X3Y65          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.157 r  seg_din_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    seg_din[3]
    SLICE_X3Y65          FDPE                                         r  seg_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.871    -0.802    clk_5m
    SLICE_X3Y65          FDPE                                         r  seg_din_reg[3]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X3Y65          FDPE (Hold_fdpe_C_D)         0.105    -0.422    seg_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 queue_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg_din_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.257ns (64.215%)  route 0.143ns (35.785%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.600    -0.564    clk_5m
    SLICE_X0Y63          FDCE                                         r  queue_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  queue_reg[1][2]/Q
                         net (fo=2, routed)           0.143    -0.280    queue_reg[1]__0[2]
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  seg_din[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    seg_din[2]_i_2_n_0
    SLICE_X3Y63          MUXF7 (Prop_muxf7_I0_O)      0.071    -0.164 r  seg_din_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    seg_din[2]
    SLICE_X3Y63          FDCE                                         r  seg_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.872    -0.801    clk_5m
    SLICE_X3Y63          FDCE                                         r  seg_din_reg[2]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.105    -0.444    seg_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 queue_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg_din_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.108%)  route 0.151ns (37.892%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.600    -0.564    clk_5m
    SLICE_X1Y64          FDCE                                         r  queue_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  queue_reg[2][0]/Q
                         net (fo=2, routed)           0.151    -0.272    queue_reg[2]__0[0]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  seg_din[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    seg_din[0]_i_2_n_0
    SLICE_X1Y65          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.165 r  seg_din_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    seg_din[0]
    SLICE_X1Y65          FDCE                                         r  seg_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.871    -0.802    clk_5m
    SLICE_X1Y65          FDCE                                         r  seg_din_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.105    -0.445    seg_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y60      cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y60      cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y61      cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y61      cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y61      cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y61      cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y62      cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y62      cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y61      cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y61      cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y61      cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y61      cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      full_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      i1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      i1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      j1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      j1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y62      cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y62      cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y62      cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y62      cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      dp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      dp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y69      i1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y65      queue_reg[6][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y65      queue_reg[6][0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y65      queue_reg[6][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



