// Seed: 784608974
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4;
  initial id_4 <= -1'b0 != -1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd86
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input logic [7:0] id_7;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_8
  );
  output wire id_6;
  inout tri1 id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  assign id_2 = id_7[-1-1];
  assign id_5 = -1;
  logic [1 : id_2] id_10;
  ;
endmodule
