xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
xst -intstyle ise -ifn "D:/VHDL Projects/Lab3/top_level.xst" -ofn "D:/VHDL Projects/Lab3/top_level.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab3_constraints.ucf -p xc3s500e-fg320-4 "top_level.ngc" top_level.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_map.ncd top_level.ngd top_level.pcf 
par -w -intstyle ise -ol high -t 1 top_level_map.ncd top_level.ncd top_level.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf lab3_constraints.ucf 
bitgen -intstyle ise -f top_level.ut top_level.ncd 
