
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045210                       # Number of seconds simulated
sim_ticks                                 45209574504                       # Number of ticks simulated
final_tick                                45209574504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203425                       # Simulator instruction rate (inst/s)
host_op_rate                                   299975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23049826                       # Simulator tick rate (ticks/s)
host_mem_usage                               33870360                       # Number of bytes of host memory used
host_seconds                                  1961.38                       # Real time elapsed on the host
sim_insts                                   398995045                       # Number of instructions simulated
sim_ops                                     588366866                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       47450496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       46977728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       47311040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       47532160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          189760768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       122112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        489344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     63142272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        63142272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          741414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          734027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          739235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          742690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2965012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        986598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             986598                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           2710930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1049567410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2701021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1039110156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2706683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data        1046482753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2705268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data        1051373753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4197357973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2710930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2701021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2706683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2705268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10823902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1396657073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1396657073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1396657073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2710930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1049567410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2701021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       1039110156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2706683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data       1046482753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2705268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data       1051373753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5594015046                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                8104825                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8104825                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           156802                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             6585741                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 721398                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             15949                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        6585741                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           4933521                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         1652220                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        49026                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                   26353115                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    8247636                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        94511                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        10905                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                   11809803                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          365                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   80                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       135764489                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          11973419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     106239199                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8104825                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5654919                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    123451963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 317274                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1662                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 11809542                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                39113                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         135586570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.166910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.628358                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               109670412     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2255190      1.66%     82.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1236757      0.91%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1838821      1.36%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1525870      1.13%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1460856      1.08%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1832922      1.35%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2559082      1.89%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                13206660      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135586570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.059698                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.782526                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 8597772                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            104272624                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17542417                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              5015120                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                158637                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             156937540                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                158637                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                10695557                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               55288798                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8917                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 20291315                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             49143346                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             156121925                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               882647                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               8701521                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               8536470                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              31975834                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          185676207                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            397666351                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       163489106                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups        137796469                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            175370589                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                10305380                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               246                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           252                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 27043168                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            25517797                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8429641                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1040572                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          758003                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 154893461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               2095                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                153164408                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            20801                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7661685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      9724976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1721                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    135586570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.129643                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.021982                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92232126     68.02%     68.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8139296      6.00%     74.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8597377      6.34%     80.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8013116      5.91%     86.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5454027      4.02%     90.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3975012      2.93%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4202463      3.10%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2900160      2.14%     98.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2072993      1.53%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135586570                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 533181     27.26%     27.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     27.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     27.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd               760867     38.90%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     66.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 61906      3.17%     69.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                31015      1.59%     70.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           562283     28.75%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6552      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           227967      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82270521     53.71%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              265106      0.17%     54.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1344411      0.88%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           34380991     22.45%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5902848      3.85%     81.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2864998      1.87%     83.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       20495040     13.38%     96.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5412526      3.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             153164408                       # Type of FU issued
system.cpu0.iq.rate                          1.128163                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1955804                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012769                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         293289398                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         84901150                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     78137501                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads          150602589                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          77657924                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     73384224                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              78923289                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               75968956                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2121892                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1025500                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1451                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1875                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       389942                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          223                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      1258701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                158637                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles               39977879                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles             10059150                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          154895556                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11056                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             25517797                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8429641                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               853                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                307365                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              9519308                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1875                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         73831                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       105440                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              179271                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            152830915                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             26352906                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           333489                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                    34600508                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 7494080                       # Number of branches executed
system.cpu0.iew.exec_stores                   8247602                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.125706                       # Inst execution rate
system.cpu0.iew.wb_sent                     151580806                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    151521725                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                117149738                       # num instructions producing a value
system.cpu0.iew.wb_consumers                206655023                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.116063                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.566886                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        7662142                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           156983                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    134532441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.094410                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.435627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    102939591     76.52%     76.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7346202      5.46%     81.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4115069      3.06%     85.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2785687      2.07%     87.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1886936      1.40%     88.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1040880      0.77%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1658634      1.23%     90.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1479192      1.10%     91.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11280250      8.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    134532441                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            99831732                       # Number of instructions committed
system.cpu0.commit.committedOps             147233693                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      32531953                       # Number of memory references committed
system.cpu0.commit.loads                     24492266                       # Number of loads committed
system.cpu0.commit.membars                        196                       # Number of memory barriers committed
system.cpu0.commit.branches                   7278013                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                  72197162                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 99560338                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              648084                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       204819      0.14%      0.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        79023592     53.67%     53.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         255077      0.17%     53.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1344329      0.91%     54.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      33873923     23.01%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5502129      3.74%     81.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2655543      1.80%     83.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     18990137     12.90%     96.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5384144      3.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        147233693                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             11280250                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   278148026                       # The number of ROB reads
system.cpu0.rob.rob_writes                  310851449                       # The number of ROB writes
system.cpu0.timesIdled                           1187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         177919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   99831732                       # Number of Instructions Simulated
system.cpu0.committedOps                    147233693                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.359933                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.359933                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.735330                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.735330                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               160680443                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70952434                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                134026124                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                67421966                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 43004748                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                41787406                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               50807600                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          1025895                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.609593                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           27218583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1026407                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.518314                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.609593                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999237                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        249714647                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       249714647                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     19452435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19452435                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      7712635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7712635                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     27165070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        27165070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     27165070                       # number of overall hits
system.cpu0.dcache.overall_hits::total       27165070                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3593894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3593894                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       327066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       327066                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data      3920960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3920960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      3920960                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3920960                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 197979865290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 197979865290                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  18309127547                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  18309127547                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 216288992837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 216288992837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 216288992837                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 216288992837                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     23046329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23046329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8039701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8039701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     31086030                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31086030                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     31086030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31086030                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.155942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.155942                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.040681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.040681                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.126133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.126133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.126133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55087.842126                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55087.842126                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55979.917041                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55979.917041                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55162.254355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55162.254355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55162.254355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55162.254355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13058625                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           191070                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.344717                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       446623                       # number of writebacks
system.cpu0.dcache.writebacks::total           446623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      2842929                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2842929                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          287                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      2843216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2843216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      2843216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2843216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       750965                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       750965                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       326779                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       326779                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1077744                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1077744                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1077744                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1077744                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  50559439950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50559439950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  18083929971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18083929971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  68643369921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  68643369921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  68643369921                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  68643369921                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.034670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.034670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034670                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 67325.960531                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67325.960531                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55339.939136                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55339.939136                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 63691.720781                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63691.720781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 63691.720781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63691.720781                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2537                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.818292                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11805824                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3049                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3872.031486                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.818292                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999645                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         94479361                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        94479361                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     11805824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11805824                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11805824                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11805824                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11805824                       # number of overall hits
system.cpu0.icache.overall_hits::total       11805824                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3715                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3715                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3715                       # number of overall misses
system.cpu0.icache.overall_misses::total         3715                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    187087389                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    187087389                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    187087389                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    187087389                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    187087389                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    187087389                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     11809539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11809539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     11809539                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11809539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     11809539                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11809539                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000315                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000315                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50359.997039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50359.997039                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50359.997039                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50359.997039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50359.997039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50359.997039                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3298                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.564103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2537                       # number of writebacks
system.cpu0.icache.writebacks::total             2537                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          666                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          666                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          666                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          666                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          666                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3049                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3049                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3049                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3049                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3049                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3049                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    149982532                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    149982532                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    149982532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    149982532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    149982532                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    149982532                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 49190.728764                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49190.728764                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 49190.728764                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49190.728764                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 49190.728764                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49190.728764                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements          955157                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4084.478027                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1149756                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          959253                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.198595                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    66.403735                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    85.599307                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3932.474984                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.016212                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.020898                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.960077                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997187                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         2361                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1477                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9396109                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9396109                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks       446623                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       446623                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         2533                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         2533                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data        51336                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        51336                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data        21630                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        21630                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        48901                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        48901                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          951                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        70531                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          71482                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          951                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        70531                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         71482                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       253813                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       253813                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         2098                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         2098                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       702064                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       702064                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         2098                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       955877                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       957975                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         2098                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       955877                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       957975                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  17532156294                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  17532156294                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    144016506                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    144016506                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  49636113332                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  49636113332                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    144016506                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data  67168269626                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  67312286132                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    144016506                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data  67168269626                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  67312286132                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks       446623                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       446623                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         2533                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         2533                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        51338                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        51338                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       275443                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       275443                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         3049                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         3049                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       750965                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       750965                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         3049                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data      1026408                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1029457                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         3049                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data      1026408                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1029457                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.000039                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000039                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.921472                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.921472                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.688094                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.688094                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.934882                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.934882                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.688094                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.931284                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.930563                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.688094                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.931284                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.930563                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 69075.091875                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 69075.091875                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68644.664442                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68644.664442                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 70700.268540                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 70700.268540                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68644.664442                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 70268.737114                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 70265.180336                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68644.664442                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 70268.737114                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 70265.180336                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks       426265                       # number of writebacks
system.cpu0.l2cache.writebacks::total          426265                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          201                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          201                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       253813                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       253813                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         2098                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       702064                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       702064                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         2098                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       955877                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       957975                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         2098                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       955877                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       957975                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  16813852644                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  16813852644                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    138074128                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    138074128                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  47649242308                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  47649242308                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    138074128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  64463094952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  64601169080                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    138074128                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  64463094952                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  64601169080                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.000039                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.921472                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.921472                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.688094                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.688094                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.934882                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.934882                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.688094                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.931284                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.930563                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.688094                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.931284                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.930563                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 66245.041208                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 66245.041208                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65812.263108                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65812.263108                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 67870.225945                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67870.225945                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65812.263108                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 67438.692376                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 67435.130437                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65812.263108                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 67438.692376                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 67435.130437                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      2109275                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      1079808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         2871                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         2871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       754013                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       872888                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         2537                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict      1109050                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq        51338                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp        51338                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       275443                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       275443                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         3049                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq       750965                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         8635                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      3181386                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          3190021                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       357504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     94273920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          94631424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     956043                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             27280960                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      2036863                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.001416                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.037602                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           2033979     99.86%     99.86% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              2884      0.14%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       2036863                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    1001533667                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      3046283                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   1042480496                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu1.branchPred.lookups                8297284                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8297284                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           198160                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             6731685                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 761384                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             15795                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        6731685                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           4883744                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         1847941                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        90617                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                   26309839                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    8217531                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        94061                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        10989                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                   11884074                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          409                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   80                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       135764489                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          12074244                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     106789788                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8297284                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5645128                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    123310311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 399920                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2137                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 11883770                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                56882                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         135587205                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.175901                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.637143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               109492178     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2255022      1.66%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1251631      0.92%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1852530      1.37%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1534689      1.13%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1467013      1.08%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1831646      1.35%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2562456      1.89%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                13340040      9.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           135587205                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.061115                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.786581                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 8729642                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            103939949                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 17704827                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              5012827                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                199960                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts             157867976                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                199960                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                10841567                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               54765658                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          9612                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 20435276                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             49335132                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             156766844                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               874186                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               8604318                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               8321833                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents              32412188                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          186192391                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            398921843                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       164574634                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups        137629767                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps            174939862                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                11252281                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               227                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           241                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 26851995                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            25520391                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8421702                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1032991                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          776335                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 155201703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2146                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                153369480                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            52875                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8293396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     10104818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          1772                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    135587205                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.131150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.023706                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           92153528     67.97%     67.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8192467      6.04%     74.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8667778      6.39%     80.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7913397      5.84%     86.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5482957      4.04%     90.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3993968      2.95%     93.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4182669      3.08%     96.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2899944      2.14%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2100497      1.55%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      135587205                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 576997     29.16%     29.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     29.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd               755208     38.17%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     67.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 59676      3.02%     70.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                31106      1.57%     71.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           548850     27.74%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            6558      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           228810      0.15%      0.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             82556033     53.83%     53.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              263814      0.17%     54.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1344406      0.88%     55.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           34345788     22.39%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5922299      3.86%     81.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2859760      1.86%     83.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       20453905     13.34%     96.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5394665      3.52%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             153369480                       # Type of FU issued
system.cpu1.iq.rate                          1.129673                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1978395                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012900                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         293974920                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         85926636                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     78264501                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads          150382515                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          77572376                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     73285175                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              79269777                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               75849288                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2122485                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1087269                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1421                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1807                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       404912                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          190                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      1241939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                199960                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles               39602919                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             10011554                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          155203849                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            54983                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             25520391                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             8421702                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               862                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                308274                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              9470149                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1807                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         72965                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       159345                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              232310                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            152870348                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             26309625                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           499132                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                    34527120                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 7506278                       # Number of branches executed
system.cpu1.iew.exec_stores                   8217495                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.125997                       # Inst execution rate
system.cpu1.iew.wb_sent                     151622146                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    151549676                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                117141860                       # num instructions producing a value
system.cpu1.iew.wb_consumers                206621935                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.116269                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.566938                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8293880                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           198371                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    134438271                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.092771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.431050                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102790164     76.46%     76.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7389443      5.50%     81.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4142139      3.08%     85.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2825239      2.10%     87.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1919685      1.43%     88.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1034962      0.77%     89.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1669168      1.24%     90.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1447501      1.08%     91.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11219970      8.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    134438271                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            99626355                       # Number of instructions committed
system.cpu1.commit.committedOps             146910263                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      32449864                       # Number of memory references committed
system.cpu1.commit.loads                     24433090                       # Number of loads committed
system.cpu1.commit.membars                        196                       # Number of memory barriers committed
system.cpu1.commit.branches                   7259559                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                  72097982                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 99278074                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              647083                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       204816      0.14%      0.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        78818557     53.65%     53.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         255077      0.17%     53.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1344329      0.92%     54.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      33837620     23.03%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5483088      3.73%     81.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2650512      1.80%     83.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     18950002     12.90%     96.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5366262      3.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        146910263                       # Class of committed instruction
system.cpu1.commit.bw_lim_events             11219970                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   278422444                       # The number of ROB reads
system.cpu1.rob.rob_writes                  311562955                       # The number of ROB writes
system.cpu1.timesIdled                           1201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         177284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                   99626355                       # Number of Instructions Simulated
system.cpu1.committedOps                    146910263                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.362737                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.362737                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.733817                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.733817                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               160629249                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71091762                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                133890679                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                67339751                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 42984316                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                41797705                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               50765593                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          1021014                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.612836                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27192715                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1021526                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.619699                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.612836                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        249302334                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       249302334                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     19448932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       19448932                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      7691687                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7691687                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data     27140619                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27140619                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     27140619                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27140619                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      3569378                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3569378                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       325104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       325104                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data      3894482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3894482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      3894482                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3894482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 194183433189                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 194183433189                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  18476537810                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18476537810                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 212659970999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 212659970999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 212659970999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 212659970999                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     23018310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23018310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      8016791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8016791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     31035101                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31035101                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     31035101                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31035101                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.155067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155067                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.040553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040553                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.125486                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.125486                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.125486                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.125486                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54402.597088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54402.597088                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 56832.699106                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56832.699106                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 54605.457414                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54605.457414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 54605.457414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54605.457414                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     12886571                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           188719                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.284439                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       443942                       # number of writebacks
system.cpu1.dcache.writebacks::total           443942                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      2822800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2822800                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          280                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      2823080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2823080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      2823080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2823080                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       746578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       746578                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       324824                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       324824                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1071402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1071402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1071402                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1071402                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  49791663495                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49791663495                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  18252880692                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18252880692                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  68044544187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68044544187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  68044544187                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68044544187                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.040518                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040518                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.034522                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034522                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034522                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034522                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 66693.183425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66693.183425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56193.140568                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56193.140568                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63509.816285                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63509.816285                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63509.816285                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63509.816285                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             2535                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.815825                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11880038                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3047                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3898.929439                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.815825                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95073207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95073207                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11880038                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11880038                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11880038                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11880038                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11880038                       # number of overall hits
system.cpu1.icache.overall_hits::total       11880038                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3732                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3732                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3732                       # number of overall misses
system.cpu1.icache.overall_misses::total         3732                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    184791018                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    184791018                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    184791018                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    184791018                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    184791018                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    184791018                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11883770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11883770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11883770                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11883770                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11883770                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11883770                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000314                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000314                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49515.278135                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49515.278135                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49515.278135                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49515.278135                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49515.278135                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49515.278135                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2656                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.780488                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         2535                       # number of writebacks
system.cpu1.icache.writebacks::total             2535                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          685                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          685                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          685                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3047                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3047                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3047                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    148394785                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    148394785                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    148394785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    148394785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    148394785                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    148394785                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 48701.931408                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48701.931408                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 48701.931408                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48701.931408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 48701.931408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48701.931408                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements          947061                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4084.939369                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1146617                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          951157                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.205497                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    69.687941                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    84.392821                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3930.858607                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.017014                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.020604                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.959682                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997300                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2206                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1502                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         9343109                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        9343109                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks       443942                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       443942                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         2531                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         2531                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data        49874                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        49874                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        24198                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        24198                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        49565                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        49565                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          947                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        73763                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          74710                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          947                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        73763                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         74710                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       250752                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       250752                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         2100                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2100                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       697013                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       697013                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         2100                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       947765                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       949865                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         2100                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       947765                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       949865                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  17699816799                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  17699816799                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    142439418                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    142439418                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  48871289702                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  48871289702                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    142439418                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data  66571106501                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  66713545919                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    142439418                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data  66571106501                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  66713545919                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks       443942                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       443942                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         2531                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         2531                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        49876                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        49876                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       274950                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       274950                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         3047                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         3047                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       746578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       746578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         3047                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data      1021528                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1024575                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         3047                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data      1021528                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1024575                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.000040                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000040                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.911991                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.911991                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.689202                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.689202                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.933610                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.933610                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.689202                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.927792                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.927082                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.689202                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.927792                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.927082                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 70586.941675                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 70586.941675                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 67828.294286                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 67828.294286                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 70115.320234                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 70115.320234                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 67828.294286                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 70240.098021                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 70234.765908                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 67828.294286                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 70240.098021                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 70234.765908                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks       421397                       # number of writebacks
system.cpu1.l2cache.writebacks::total          421397                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          206                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          206                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       250752                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       250752                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         2100                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2100                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       697013                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       697013                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         2100                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       947765                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       949865                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         2100                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       947765                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       949865                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  16990106328                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  16990106328                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    136494684                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    136494684                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  46898730222                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  46898730222                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    136494684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  63888836550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  64025331234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    136494684                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  63888836550                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  64025331234                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.000040                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.911991                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.911991                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.689202                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.689202                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.933610                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.933610                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.689202                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.927792                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.927082                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.689202                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.927792                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.927082                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 67756.613419                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 67756.613419                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 64997.468571                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64997.468571                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 67285.302027                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67285.302027                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 64997.468571                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 67409.997784                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 67404.664067                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 64997.468571                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 67409.997784                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 67404.664067                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      2098022                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests      1073443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         2915                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         2915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp       749623                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty       865339                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         2535                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict      1103647                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq        49876                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp        49876                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       274950                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       274950                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         3047                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq       746578                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         8629                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3163820                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          3172449                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       357248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     93789952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          94147200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     947972                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             26969408                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      2022433                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.001447                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.038015                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           2019506     99.86%     99.86% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              2927      0.14%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       2022433                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     995998589                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      3043953                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy   1037116233                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu2.branchPred.lookups                8080488                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8080488                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           141763                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             6603724                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 710659                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              7232                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        6603724                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           4929293                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         1674431                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        44218                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                   26312828                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    8226597                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        94446                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        11035                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                   11748640                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          708                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   80                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       135764489                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          11907673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     105897857                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    8080488                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           5639952                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    123523572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 286700                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        24                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 485                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         5331                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          211                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 11748034                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                31921                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         135580652                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.162574                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.624260                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               109749581     80.95%     80.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2258894      1.67%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1233187      0.91%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1835863      1.35%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1517285      1.12%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1451992      1.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1826827      1.35%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2556614      1.89%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                13150409      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           135580652                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.059518                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.780011                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 8520587                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            104428860                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 17468964                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              5018891                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                143350                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts             156447769                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                143350                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                10617380                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles               54657749                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         10092                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 20223277                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             49928804                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             155703807                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               904634                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               8651080                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents               8510603                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents              32795354                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          185272429                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            396650481                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       163027603                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups        137411883                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps            175629210                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 9643050                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               259                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           267                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 27082275                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            25479399                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8381445                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1053846                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          778515                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 154593456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2098                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                153071614                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            19985                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7140448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      9008067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          1724                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    135580652                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.129008                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.022806                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           92313445     68.09%     68.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8080030      5.96%     74.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8575494      6.33%     80.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8017207      5.91%     86.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5449138      4.02%     90.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            3950594      2.91%     93.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            4203191      3.10%     96.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            2912117      2.15%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            2079436      1.53%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      135580652                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 530669     27.26%     27.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     27.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     27.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd               759322     39.01%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 60018      3.08%     69.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                31409      1.61%     70.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           558557     28.70%     99.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            6537      0.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           228760      0.15%      0.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             82201368     53.70%     53.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              261658      0.17%     54.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv              1344407      0.88%     54.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           34433797     22.50%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5855792      3.83%     81.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2827471      1.85%     83.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       20495725     13.39%     96.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5422636      3.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             153071614                       # Type of FU issued
system.cpu2.iq.rate                          1.127479                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1946512                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012716                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         293026249                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         84441639                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     78047852                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads          150664121                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes          77295765                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses     73448184                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              78792440                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses               75996926                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2110146                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       945667                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1120                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1450                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       332734                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          203                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      1238066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                143350                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles               39315860                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles             10194254                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          154595554                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             7653                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             25479399                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             8381445                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               862                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                301815                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents              9661654                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1450                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         59949                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       101593                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              161542                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            152773428                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             26312610                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           298179                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                    34539165                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 7493800                       # Number of branches executed
system.cpu2.iew.exec_stores                   8226555                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.125283                       # Inst execution rate
system.cpu2.iew.wb_sent                     151550055                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    151496036                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                117192177                       # num instructions producing a value
system.cpu2.iew.wb_consumers                206752171                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.115874                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.566824                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7141027                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           142121                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    134596578                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.095533                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.438908                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103024153     76.54%     76.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7342000      5.45%     82.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4092903      3.04%     85.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2768878      2.06%     87.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1862592      1.38%     88.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1036456      0.77%     89.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1645758      1.22%     90.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1477369      1.10%     91.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     11346469      8.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    134596578                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           100000004                       # Number of instructions committed
system.cpu2.commit.committedOps             147454971                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      32582413                       # Number of memory references committed
system.cpu2.commit.loads                     24533706                       # Number of loads committed
system.cpu2.commit.membars                        196                       # Number of memory barriers committed
system.cpu2.commit.branches                   7284819                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                  72342475                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 99684860                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              648559                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       204819      0.14%      0.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        79126108     53.66%     53.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         255077      0.17%     53.97% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv         1344329      0.91%     54.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      33942225     23.02%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5503557      3.73%     81.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2656018      1.80%     83.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     19030149     12.91%     96.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5392689      3.66%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        147454971                       # Class of committed instruction
system.cpu2.commit.bw_lim_events             11346469                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   277846107                       # The number of ROB reads
system.cpu2.rob.rob_writes                  310181328                       # The number of ROB writes
system.cpu2.timesIdled                           1191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         183837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                  100000004                       # Number of Instructions Simulated
system.cpu2.committedOps                    147454971                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.357645                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.357645                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.736570                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.736570                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               160480364                       # number of integer regfile reads
system.cpu2.int_regfile_writes               70888763                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                134150135                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                67470822                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 43035846                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                41804590                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               50736226                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          1027897                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.609391                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27229316                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1028409                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.477127                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.609391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999237                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999237                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        249722065                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       249722065                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     19454111                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19454111                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      7721125                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7721125                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data     27175236                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27175236                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     27175236                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27175236                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      3583873                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3583873                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       327598                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       327598                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data      3911471                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3911471                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      3911471                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3911471                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 195577626267                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 195577626267                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  18592475630                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  18592475630                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 214170101897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 214170101897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 214170101897                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 214170101897                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     23037984                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23037984                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      8048723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8048723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     31086707                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31086707                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     31086707                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31086707                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.155564                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.155564                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.040702                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040702                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.125825                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.125825                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.125825                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.125825                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54571.583945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54571.583945                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 56753.935097                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56753.935097                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 54754.362719                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54754.362719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 54754.362719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54754.362719                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     12394342                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           189355                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.455583                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       450449                       # number of writebacks
system.cpu2.dcache.writebacks::total           450449                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data      2830905                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2830905                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          301                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data      2831206                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2831206                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data      2831206                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2831206                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       752968                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       752968                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       327297                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       327297                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data      1080265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1080265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data      1080265                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1080265                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  49714724511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49714724511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  18367036628                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18367036628                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  68081761139                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68081761139                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  68081761139                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68081761139                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.032684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.040664                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040664                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.034750                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.034750                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.034750                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.034750                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 66025.016350                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66025.016350                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 56117.338772                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56117.338772                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 63023.203694                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63023.203694                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 63023.203694                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63023.203694                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             2478                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.815784                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11744366                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2990                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3927.881605                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.815784                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999640                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         93987254                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        93987254                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11744366                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11744366                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11744366                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11744366                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11744366                       # number of overall hits
system.cpu2.icache.overall_hits::total       11744366                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         3667                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3667                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         3667                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3667                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         3667                       # number of overall misses
system.cpu2.icache.overall_misses::total         3667                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    187001474                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    187001474                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    187001474                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    187001474                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    187001474                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    187001474                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11748033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11748033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11748033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11748033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11748033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11748033                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000312                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000312                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 50995.766021                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50995.766021                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 50995.766021                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50995.766021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 50995.766021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50995.766021                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1762                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.368421                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         2478                       # number of writebacks
system.cpu2.icache.writebacks::total             2478                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          677                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          677                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          677                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          677                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          677                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          677                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2990                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2990                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2990                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2990                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2990                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2990                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    150560286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    150560286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    150560286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    150560286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    150560286                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    150560286                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000255                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000255                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000255                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000255                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50354.610702                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50354.610702                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50354.610702                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50354.610702                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50354.610702                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50354.610702                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements          948426                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4084.476081                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1160880                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          952522                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.218744                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    69.420686                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    81.354705                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3933.700690                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.016948                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.019862                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.960376                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997187                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1178                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2710                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         9407014                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        9407014                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks       450449                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       450449                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         2474                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         2474                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data        51855                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        51855                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data        26865                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        26865                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        52403                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        52403                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          901                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        79268                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          80169                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          901                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        79268                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         80169                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       248577                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       248577                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         2089                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         2089                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data       700565                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       700565                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         2089                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data       949142                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       951231                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         2089                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data       949142                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       951231                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  17797527324                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  17797527324                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    144806382                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    144806382                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data  48779320115                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  48779320115                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    144806382                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data  66576847439                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  66721653821                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    144806382                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data  66576847439                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  66721653821                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks       450449                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       450449                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         2474                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         2474                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data        51857                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        51857                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       275442                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       275442                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         2990                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         2990                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data       752968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       752968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         2990                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data      1028410                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1031400                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         2990                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data      1028410                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1031400                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.000039                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000039                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.902466                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.902466                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.698662                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.698662                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.930405                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.930405                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.698662                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.922922                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.922272                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.698662                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.922922                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.922272                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 71597.643080                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 71597.643080                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 69318.516994                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 69318.516994                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 69628.542840                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 69628.542840                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 69318.516994                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 70144.243368                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 70142.429989                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 69318.516994                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 70144.243368                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 70142.429989                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks       421556                       # number of writebacks
system.cpu2.l2cache.writebacks::total          421556                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          217                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          217                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       248577                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       248577                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         2089                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         2089                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data       700565                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       700565                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         2089                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data       949142                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       951231                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         2089                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data       949142                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       951231                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  17093978172                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  17093978172                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    138897443                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    138897443                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data  46796721105                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  46796721105                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    138897443                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data  63890699277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  64029596720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    138897443                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data  63890699277                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  64029596720                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.000039                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.902466                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.902466                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.698662                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.698662                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.930405                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.930405                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.698662                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.922922                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.922272                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.698662                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.922922                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.922272                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 68767.336367                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 68767.336367                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 66489.920057                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66489.920057                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 66798.542755                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66798.542755                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 66489.920057                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 67314.162978                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 67312.352856                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 66489.920057                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 67314.162978                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 67312.352856                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      2113651                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests      1082246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         2927                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         2927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp       755957                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty       872005                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         2478                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict      1105239                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq        51857                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp        51857                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       275442                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       275442                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         2990                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq       752968                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         8458                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      3188430                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          3196888                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       349952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     94646912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          94996864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                     949347                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             26979584                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      2032612                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.001444                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.037978                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           2029676     99.86%     99.86% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              2936      0.14%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       2032612                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    1005497982                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      2987010                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy   1044650272                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu3.branchPred.lookups                8113875                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8113875                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           168679                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             6513705                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 725502                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              8134                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        6513705                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           4899939                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         1613766                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        68832                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                   26212518                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    8187386                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        93193                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        11169                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                   11758470                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          358                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   80                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       135764489                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          11936116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     105892975                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    8113875                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5625441                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    123479720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 340624                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         6                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 391                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1688                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          357                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11758220                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                36321                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         135588596                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.162771                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.624508                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109747458     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2260421      1.67%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1241533      0.92%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1836198      1.35%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1518865      1.12%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1452063      1.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1820448      1.34%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 2544976      1.88%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                13166634      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           135588596                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.059764                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.779975                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 8569817                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            104377782                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 17423799                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              5046886                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                170312                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts             156306551                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                170312                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                10672784                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles               55465276                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         10478                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 20195910                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             49073836                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             155507601                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents               860266                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               8659162                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents               8450367                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents              31984214                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands          184972312                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            396018918                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       163053176                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups        136874848                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps            174752389                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                10219673                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               238                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           251                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 27140095                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            25385402                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8346474                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1032125                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          764312                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 154119444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2086                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                152612708                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            20725                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7353401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      9029308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          1712                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    135588596                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.125557                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.020258                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           92388657     68.14%     68.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8129330      6.00%     74.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8605259      6.35%     80.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7916895      5.84%     86.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5432569      4.01%     90.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3942926      2.91%     93.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            4200573      3.10%     96.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            2905265      2.14%     98.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            2067122      1.52%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      135588596                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 547613     28.00%     28.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     28.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     28.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd               756594     38.69%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     66.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 62367      3.19%     69.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                31318      1.60%     71.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           551095     28.18%     99.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            6534      0.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           230260      0.15%      0.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             82001970     53.73%     53.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              262499      0.17%     54.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv              1344400      0.88%     54.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           34299877     22.48%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5854797      3.84%     81.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2827833      1.85%     83.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       20405684     13.37%     96.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5385388      3.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             152612708                       # Type of FU issued
system.cpu3.iq.rate                          1.124099                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    1955521                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012814                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         292772471                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         84596620                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     77830019                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads          150017787                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes          76879945                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses     73114092                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              78669597                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses               75668372                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2115950                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       975901                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         1482                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1680                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       341046                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          162                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      1240395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                170312                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles               40092117                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles             10091836                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          154121530                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            63956                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             25385402                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             8346474                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               846                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                308387                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents              9551323                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1680                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         62826                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       127205                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              190031                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            152235760                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             26212293                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           376948                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                    34399632                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 7467800                       # Number of branches executed
system.cpu3.iew.exec_stores                   8187339                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.121322                       # Inst execution rate
system.cpu3.iew.wb_sent                     151000577                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    150944111                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                116713349                       # num instructions producing a value
system.cpu3.iew.wb_consumers                205986965                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.111808                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.566606                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        7353873                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           168853                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    134562343                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.090706                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.432039                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    103029819     76.57%     76.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7357039      5.47%     82.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4111846      3.06%     85.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2797685      2.08%     87.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1872405      1.39%     88.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1037877      0.77%     89.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1646774      1.22%     90.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1436680      1.07%     91.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11272218      8.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    134562343                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            99536954                       # Number of instructions committed
system.cpu3.commit.committedOps             146767939                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      32414881                       # Number of memory references committed
system.cpu3.commit.loads                     24409469                       # Number of loads committed
system.cpu3.commit.membars                        196                       # Number of memory barriers committed
system.cpu3.commit.branches                   7250888                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                  72049245                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 99151896                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              646485                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       204816      0.14%      0.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        78727362     53.64%     53.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         255077      0.17%     53.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv         1344329      0.92%     54.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      33821474     23.04%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5481294      3.73%     81.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2649914      1.81%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     18928175     12.90%     96.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5355498      3.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        146767939                       # Class of committed instruction
system.cpu3.commit.bw_lim_events             11272218                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   277411937                       # The number of ROB reads
system.cpu3.rob.rob_writes                  309275497                       # The number of ROB writes
system.cpu3.timesIdled                           1203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         175893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                   99536954                       # Number of Instructions Simulated
system.cpu3.committedOps                    146767939                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.363961                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.363961                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.733159                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.733159                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               159947715                       # number of integer regfile reads
system.cpu3.int_regfile_writes               70699175                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                133601441                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                67176666                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 42900732                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                41636648                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               50539250                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          1018391                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.604164                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27092456                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1018903                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.589828                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.604164                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999227                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999227                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        248496815                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       248496815                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     19359464                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19359464                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      7681910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7681910                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data     27041374                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        27041374                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     27041374                       # number of overall hits
system.cpu3.dcache.overall_hits::total       27041374                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      3569846                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3569846                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       323519                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       323519                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data      3893365                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3893365                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      3893365                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3893365                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 195096182526                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 195096182526                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  18590035304                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18590035304                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 213686217830                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 213686217830                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 213686217830                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 213686217830                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     22929310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     22929310                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      8005429                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8005429                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     30934739                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     30934739                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     30934739                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30934739                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.155689                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.155689                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.040412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040412                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.125857                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.125857                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.125857                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.125857                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54651.148124                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54651.148124                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 57461.958352                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57461.958352                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 54884.712281                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54884.712281                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 54884.712281                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54884.712281                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     13291002                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           187385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.928847                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       440525                       # number of writebacks
system.cpu3.dcache.writebacks::total           440525                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data      2825338                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2825338                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          291                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data      2825629                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2825629                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data      2825629                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2825629                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       744508                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       744508                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       323228                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       323228                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data      1067736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1067736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data      1067736                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1067736                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  50330457495                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50330457495                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  18367002561                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18367002561                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  68697460056                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  68697460056                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  68697460056                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  68697460056                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.032470                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032470                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.040376                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040376                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.034516                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034516                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.034516                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034516                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 67602.305811                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 67602.305811                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 56823.674190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56823.674190                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 64339.368585                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64339.368585                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 64339.368585                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64339.368585                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             2584                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.812112                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11754465                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3096                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3796.661822                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.812112                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999633                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         94068824                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        94068824                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11754465                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11754465                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11754465                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11754465                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11754465                       # number of overall hits
system.cpu3.icache.overall_hits::total       11754465                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3751                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3751                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3751                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3751                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3751                       # number of overall misses
system.cpu3.icache.overall_misses::total         3751                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    181699777                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    181699777                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    181699777                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    181699777                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    181699777                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    181699777                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11758216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11758216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11758216                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11758216                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11758216                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11758216                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000319                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000319                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 48440.356438                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48440.356438                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 48440.356438                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48440.356438                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 48440.356438                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48440.356438                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2943                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.467742                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         2584                       # number of writebacks
system.cpu3.icache.writebacks::total             2584                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          655                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          655                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          655                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          655                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          655                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3096                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3096                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3096                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3096                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3096                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3096                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    148017827                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    148017827                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    148017827                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    148017827                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    148017827                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    148017827                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 47809.375646                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47809.375646                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 47809.375646                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47809.375646                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 47809.375646                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47809.375646                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements          946278                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4083.592638                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1141201                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          950374                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.200791                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    64.561081                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    81.641124                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3937.390433                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.015762                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.019932                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.961277                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.996971                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          415                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2060                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1621                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9317570                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9317570                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks       440525                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       440525                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         2580                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         2580                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data        48830                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        48830                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data        23954                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        23954                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        47947                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        47947                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst         1005                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        71901                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          72906                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst         1005                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        71901                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         72906                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       250444                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       250444                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         2091                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         2091                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data       696561                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       696561                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         2091                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data       947005                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       949096                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         2091                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data       947005                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       949096                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  17819546949                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  17819546949                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    141838686                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    141838686                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data  49416864343                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  49416864343                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    141838686                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data  67236411292                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  67378249978                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    141838686                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data  67236411292                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  67378249978                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks       440525                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       440525                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         2580                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         2580                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data        48832                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        48832                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       274398                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       274398                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         3096                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         3096                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data       744508                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       744508                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         3096                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data      1018906                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1022002                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         3096                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data      1018906                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1022002                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.000041                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000041                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.912703                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.912703                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.675388                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.675388                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.935599                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.935599                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.675388                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.929433                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.928664                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.675388                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.929433                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.928664                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 71151.822160                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 71151.822160                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 67832.944046                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 67832.944046                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 70944.058515                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 70944.058515                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 67832.944046                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 70999.003482                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 70992.028181                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 67832.944046                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 70999.003482                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 70992.028181                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks       418403                       # number of writebacks
system.cpu3.l2cache.writebacks::total          418403                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          215                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          215                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       250444                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       250444                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         2091                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         2091                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data       696561                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       696561                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         2091                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data       947005                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       949096                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         2091                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data       947005                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       949096                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  17110766513                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  17110766513                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    135920165                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    135920165                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data  47445587006                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  47445587006                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    135920165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data  64556353519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  64692273684                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    135920165                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data  64556353519                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  64692273684                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.000041                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.912703                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.912703                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.675388                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.675388                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.935599                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.935599                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.675388                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.929433                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.928664                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.675388                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.929433                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.928664                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 68321.726665                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 68321.726665                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65002.470110                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65002.470110                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 68114.044579                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68114.044579                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65002.470110                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 68168.967977                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 68161.991710                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65002.470110                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 68168.967977                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 68161.991710                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      2091822                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests      1069818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         2859                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         2859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp       747601                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty       858928                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         2584                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict      1106707                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq        48832                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp        48832                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       274398                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       274398                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         3096                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq       744508                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         8776                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      3153864                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          3162640                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       363520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     93403392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          93766912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                     947244                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             26777792                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      2018083                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.001422                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.037678                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           2015214     99.86%     99.86% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              2869      0.14%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       2018083                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     991688666                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      3092904                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy   1034145545                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   2834114                       # number of replacements
system.l3.tags.tagsinuse                 101025.569573                       # Cycle average of tags in use
system.l3.tags.total_refs                     4631099                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2965186                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.561824                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       15.018899                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       587.943882                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     24857.084664                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       579.574757                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     23959.881273                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       584.097896                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     22726.025714                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       600.179273                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     27115.763216                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000115                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.004486                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.189645                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.004422                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.182799                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.004456                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.173386                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.004579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.206877                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.770764                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          756                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         6618                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        30244                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29925                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        63529                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 124533874                       # Number of tag accesses
system.l3.tags.data_accesses                124533874                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1687621                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1687621                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data             68702                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data             65805                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data             61183                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data             64997                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                260687                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           183                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data        145761                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           192                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data        147931                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           177                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data        148723                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           180                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data        139317                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            582464                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  183                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data               214463                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  192                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data               213736                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  177                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data               209906                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  180                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data               204314                       # number of demand (read+write) hits
system.l3.demand_hits::total                   843151                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 183                       # number of overall hits
system.l3.overall_hits::cpu0.data              214463                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 192                       # number of overall hits
system.l3.overall_hits::cpu1.data              213736                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 177                       # number of overall hits
system.l3.overall_hits::cpu2.data              209906                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 180                       # number of overall hits
system.l3.overall_hits::cpu3.data              204314                       # number of overall hits
system.l3.overall_hits::total                  843151                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data          185111                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          184947                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          187394                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          185447                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              742899                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1915                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data       556303                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1908                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data       549082                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1912                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data       551842                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1911                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data       557244                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2222117                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1915                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data             741414                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1908                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data             734029                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1912                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data             739236                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1911                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data             742691                       # number of demand (read+write) misses
system.l3.demand_misses::total                2965016                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1915                       # number of overall misses
system.l3.overall_misses::cpu0.data            741414                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1908                       # number of overall misses
system.l3.overall_misses::cpu1.data            734029                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1912                       # number of overall misses
system.l3.overall_misses::cpu2.data            739236                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1911                       # number of overall misses
system.l3.overall_misses::cpu3.data            742691                       # number of overall misses
system.l3.overall_misses::total               2965016                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  15045691630                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  15261589727                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  15413642493                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  15390137956                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   61111061806                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    126274560                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data  42818931200                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    124677229                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data  42075445783                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    127095634                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data  41949775566                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    124241612                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data  42709253096                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 170055694680                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    126274560                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  57864622830                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    124677229                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data  57337035510                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    127095634                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data  57363418059                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    124241612                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data  58099391052                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     231166756486                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    126274560                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  57864622830                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    124677229                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data  57337035510                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    127095634                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data  57363418059                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    124241612                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data  58099391052                       # number of overall miss cycles
system.l3.overall_miss_latency::total    231166756486                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1687621                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1687621                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        253813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        250752                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        248577                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        250444                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1003586                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         2098                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data       702064                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         2100                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data       697013                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         2089                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data       700565                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         2091                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data       696561                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2804581                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             2098                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           955877                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             2100                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data           947765                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             2089                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data           949142                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             2091                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data           947005                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3808167                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            2098                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          955877                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            2100                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data          947765                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            2089                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data          949142                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            2091                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data          947005                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3808167                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.729320                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.737569                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.753867                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.740473                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.740244                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.912774                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.792382                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.908571                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.787764                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.915270                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.787710                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.913917                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.799993                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.792317                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.912774                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.775637                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.908571                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.774484                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.915270                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.778847                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.913917                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.784252                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.778594                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.912774                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.775637                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.908571                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.774484                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.915270                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.778847                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.913917                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.784252                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.778594                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 81279.295288                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 82518.720104                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 82252.593429                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 82989.414528                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82260.255844                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 65939.718016                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 76970.520022                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 65344.459644                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 76628.710799                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 66472.611925                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 76017.728926                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 65013.925693                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 76643.719979                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 76528.686239                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 65939.718016                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 78046.304534                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 65344.459644                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 78112.765994                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 66472.611925                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 77598.247460                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 65013.925693                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 78228.214765                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 77964.758533                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 65939.718016                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 78046.304534                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 65344.459644                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 78112.765994                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 66472.611925                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 77598.247460                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 65013.925693                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 78228.214765                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 77964.758533                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               986598                       # number of writebacks
system.l3.writebacks::total                    986598                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1752                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1752                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data       185111                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       184947                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       187394                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       185447                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         742899                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1915                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data       556303                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1908                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data       549082                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1912                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data       551842                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1911                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data       557244                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      2222117                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1915                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data        741414                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1908                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data        734029                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1912                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data        739236                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1911                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data        742691                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2965016                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1915                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data       741414                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1908                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data       734029                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1912                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data       739236                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1911                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data       742691                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2965016                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  13782120181                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  13999080887                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  14134450825                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  14124240091                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  56039891984                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    113199898                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data  39021651539                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    111650256                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data  38327443503                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    114044116                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data  38182913525                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    111198050                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data  38905510478                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 154887611365                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    113199898                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  52803771720                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    111650256                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data  52326524390                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    114044116                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data  52317364350                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    111198050                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data  53029750569                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 210927503349                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    113199898                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  52803771720                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    111650256                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data  52326524390                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    114044116                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data  52317364350                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    111198050                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data  53029750569                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 210927503349                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.729320                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.737569                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.753867                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.740473                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.740244                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.912774                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.792382                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.908571                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.787764                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.915270                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.787710                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.913917                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.799993                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.792317                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.912774                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.775637                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.908571                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.774484                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.915270                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.778847                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.913917                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.784252                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.778594                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.912774                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.775637                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.908571                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.774484                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.915270                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.778847                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.913917                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.784252                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.778594                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 74453.274959                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 75692.392345                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 75426.378779                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 76163.216935                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75434.065713                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 59112.218277                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 70144.600225                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 58516.905660                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 69802.768080                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 59646.504184                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 69191.749677                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 58188.409210                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 69817.728819                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69702.725538                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 59112.218277                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 71220.359637                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 58516.905660                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 71286.726260                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 59646.504184                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 70772.208537                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 58188.409210                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 71402.172059                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71138.740347                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 59112.218277                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 71220.359637                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 58516.905660                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 71286.726260                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 59646.504184                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 70772.208537                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 58188.409210                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 71402.172059                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71138.740347                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       5797197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2832184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2222112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       986598                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1845584                       # Transaction distribution
system.membus.trans_dist::ReadExReq            742899                       # Transaction distribution
system.membus.trans_dist::ReadExResp           742899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2222116                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      8762208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      8762208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8762208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    252902976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    252902976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               252902976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2965015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2965015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2965015                       # Request fanout histogram
system.membus.reqLayer8.occupancy         10620689562                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              23.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15411514731                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      7598043                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      3789884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           3684                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         3684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  45209574504                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           2804575                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2674219                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3949763                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1003586                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1003586                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2804581                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2869351                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2845020                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      2849132                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2842709                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              11406212                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side     88591360                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side     87760640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side     87858304                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side     87519744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              351730048                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         2834114                       # Total snoops (count)
system.tol3bus.snoopTraffic                  63142272                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6642289                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000555                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.023544                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6638605     99.94%     99.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   3684      0.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6642289                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        12489571137                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             27.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3056299223                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             6.8                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        3030219264                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             6.7                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        3033924807                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             6.7                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        3028752443                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             6.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
