strict digraph "" {
	node [label="\N"];
	"3648:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47110>",
		fillcolor=firebrick,
		label="3648:NS
tx_pointer <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3645:AL"	 [def_var="['tx_pointer']",
		label="Leaf_3645:AL"];
	"3648:NS" -> "Leaf_3645:AL"	 [cond="[]",
		lineno=None];
	"3652:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47250>",
		fillcolor=firebrick,
		label="3652:NS
tx_pointer <= #Tp tx_pointer + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3652:NS" -> "Leaf_3645:AL"	 [cond="[]",
		lineno=None];
	"3646:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b47490>",
		fillcolor=turquoise,
		label="3646:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3647:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b474d0>",
		fillcolor=springgreen,
		label="3647:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3646:BL" -> "3647:IF"	 [cond="[]",
		lineno=None];
	"3649:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b47510>",
		fillcolor=springgreen,
		label="3649:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3651:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b47550>",
		fillcolor=springgreen,
		label="3651:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3649:IF" -> "3651:IF"	 [cond="['rst_tx_pointer']",
		label="!(rst_tx_pointer)",
		lineno=3649];
	"3650:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47850>",
		fillcolor=firebrick,
		label="3650:NS
tx_pointer <= #Tp 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b47850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3649:IF" -> "3650:NS"	 [cond="['rst_tx_pointer']",
		label=rst_tx_pointer,
		lineno=3649];
	"3645:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b47ad0>",
		clk_sens=True,
		fillcolor=gold,
		label="3645:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['bit_de_stuff_tx', 'go_tx', 'tx_point', 'tx_pointer', 'go_early_tx', 'tx_state', 'rst', 'rst_tx_pointer']"];
	"3645:AL" -> "3646:BL"	 [cond="[]",
		lineno=None];
	"3651:IF" -> "3652:NS"	 [cond="['go_early_tx', 'tx_point', 'tx_state', 'go_tx', 'bit_de_stuff_tx']",
		label="(go_early_tx | tx_point & (tx_state | go_tx) & ~bit_de_stuff_tx)",
		lineno=3651];
	"3647:IF" -> "3648:NS"	 [cond="['rst']",
		label=rst,
		lineno=3647];
	"3647:IF" -> "3649:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3647];
	"3650:NS" -> "Leaf_3645:AL"	 [cond="[]",
		lineno=None];
}
