<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v</a>
time_elapsed: 0.116s
ram usage: 12572 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:36</a>: Logical Operator GENIF expects 1 bit on the If, but If&#39;s VARREF &#39;strict_p&#39; generates 24 bits.
                                                                                                                  : ... In instance bsg_round_robin_n_to_1
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-65" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:65</a>: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_round_robin_n_to_1.strict.circular_ptr
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-66" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:66</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_round_robin_n_to_1.strict.circular_ptr
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-75" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:75</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_round_robin_n_to_1.strict.circular_ptr
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:26</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:56</a>: Size-changing cast to zero or negative size
                                                                                                          : ... In instance bsg_round_robin_n_to_1
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:56</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s SHIFTL generates 1 bits.
                                                                                                                  : ... In instance bsg_round_robin_n_to_1
%Error: Exiting due to 1 error(s)

</pre>
</body>