<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='60' ll='63' type='unsigned int llvm::MCRegisterClass::getRegister(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='58'>/// getRegister - Return the specified register in the class.
  ///</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='86' u='c' c='_ZNK4llvm19TargetRegisterClass11getRegisterEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1498' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand20addGPR32as64OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1510' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand20addGPR64as32OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='1861' u='c' c='_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2275' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser13getRegularRegENS_12RegisterKindEjjN4llvm5SMLocE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='641' u='c' c='_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3245' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand21addMVEVecListOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='3249' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand21addMVEVecListOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6856' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17fixupGNULDRDAliasEN4llvm9StringRefERNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS5_EEEE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='911' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='919' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getGPRMM16RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='927' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getGPR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='938' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getAFGR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='946' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getFGR64RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='954' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand11getFGR32RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='962' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getFCCRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='972' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getMSA128RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='980' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getMSACtrlRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='988' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP0RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='996' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP2RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1004' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand10getCOP3RegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1012' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand14getACC64DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1020' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getHI32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1028' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand13getLO32DSPRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1036' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand9getCCRRegEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1044' u='c' c='_ZNK12_GLOBAL__N_111MipsOperand12getHWRegsRegEv'/>
