// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package otp_ctrl_reg_pkg;

  // Param list
  parameter int NumSramKeyReqSlots = 4;
  parameter int OtpDepth = 10240;
  parameter int OtpWidth = 2;
  parameter int OtpSizeWidth = 2;
  parameter int OtpByteAddrWidth = 15;
  parameter int NumErrorEntries = 28;
  parameter int NumDaiWords = 2;
  parameter int NumDigestWords = 2;
  parameter int NumSwCfgWindowWords = 8192;
  parameter int NumPart = 26;
  parameter int NumPartUnbuf = 18;
  parameter int NumPartBuf = 8;
  parameter int VendorTestOffset = 0;
  parameter int VendorTestSize = 72;
  parameter int ScratchOffset = 0;
  parameter int ScratchSize = 56;
  parameter int VendorTestDigestOffset = 56;
  parameter int VendorTestDigestSize = 8;
  parameter int VendorTestZerOffset = 64;
  parameter int VendorTestZerSize = 8;
  parameter int CreatorSwCfgOffset = 72;
  parameter int CreatorSwCfgSize = 224;
  parameter int CreatorSwCfgAstCfgOffset = 72;
  parameter int CreatorSwCfgAstCfgSize = 124;
  parameter int CreatorSwCfgAstInitSizeOffset = 196;
  parameter int CreatorSwCfgAstInitSizeSize = 4;
  parameter int CreatorSwCfgRomSecureBootEnOffset = 200;
  parameter int CreatorSwCfgRomSecureBootEnSize = 4;
  parameter int CreatorSwCfgRomSiggenEnOffset = 204;
  parameter int CreatorSwCfgRomSiggenEnSize = 4;
  parameter int CreatorSwCfgRomSigverifyEnOffset = 208;
  parameter int CreatorSwCfgRomSigverifyEnSize = 4;
  parameter int CreatorSwCfgSigverifySpxEnOffset = 212;
  parameter int CreatorSwCfgSigverifySpxEnSize = 4;
  parameter int CreatorSwCfgRngEnOffset = 216;
  parameter int CreatorSwCfgRngEnSize = 4;
  parameter int CreatorSwCfgJitterEnOffset = 220;
  parameter int CreatorSwCfgJitterEnSize = 4;
  parameter int CreatorSwCfgRetRamResetMaskOffset = 224;
  parameter int CreatorSwCfgRetRamResetMaskSize = 4;
  parameter int CreatorSwCfgCpuctrlOffset = 228;
  parameter int CreatorSwCfgCpuctrlSize = 4;
  parameter int CreatorSwCfgRngRepcntThresholdsOffset = 232;
  parameter int CreatorSwCfgRngRepcntThresholdsSize = 4;
  parameter int CreatorSwCfgRngRepcntsThresholdsOffset = 236;
  parameter int CreatorSwCfgRngRepcntsThresholdsSize = 4;
  parameter int CreatorSwCfgRngAdaptpHiThresholdsOffset = 240;
  parameter int CreatorSwCfgRngAdaptpHiThresholdsSize = 4;
  parameter int CreatorSwCfgRngAdaptpLoThresholdsOffset = 244;
  parameter int CreatorSwCfgRngAdaptpLoThresholdsSize = 4;
  parameter int CreatorSwCfgRngBucketThresholdsOffset = 248;
  parameter int CreatorSwCfgRngBucketThresholdsSize = 4;
  parameter int CreatorSwCfgRngMarkovHiThresholdsOffset = 252;
  parameter int CreatorSwCfgRngMarkovHiThresholdsSize = 4;
  parameter int CreatorSwCfgRngMarkovLoThresholdsOffset = 256;
  parameter int CreatorSwCfgRngMarkovLoThresholdsSize = 4;
  parameter int CreatorSwCfgRngExthtHiThresholdsOffset = 260;
  parameter int CreatorSwCfgRngExthtHiThresholdsSize = 4;
  parameter int CreatorSwCfgRngExthtLoThresholdsOffset = 264;
  parameter int CreatorSwCfgRngExthtLoThresholdsSize = 4;
  parameter int CreatorSwCfgRngAlertThresholdOffset = 268;
  parameter int CreatorSwCfgRngAlertThresholdSize = 4;
  parameter int CreatorSwCfgRngHealthConfigDigestOffset = 272;
  parameter int CreatorSwCfgRngHealthConfigDigestSize = 4;
  parameter int CreatorSwCfgSramKeyRenewEnOffset = 276;
  parameter int CreatorSwCfgSramKeyRenewEnSize = 4;
  parameter int CreatorSwCfgDigestOffset = 280;
  parameter int CreatorSwCfgDigestSize = 8;
  parameter int CreatorSwCfgZerOffset = 288;
  parameter int CreatorSwCfgZerSize = 8;
  parameter int OwnerSwCfgOffset = 296;
  parameter int OwnerSwCfgSize = 968;
  parameter int OwnerSwCfgRomErrorReportingOffset = 296;
  parameter int OwnerSwCfgRomErrorReportingSize = 4;
  parameter int OwnerSwCfgRomAlertClassEnOffset = 300;
  parameter int OwnerSwCfgRomAlertClassEnSize = 4;
  parameter int OwnerSwCfgRomAlertEscalationOffset = 304;
  parameter int OwnerSwCfgRomAlertEscalationSize = 4;
  parameter int OwnerSwCfgRomAlertClassificationOffset = 308;
  parameter int OwnerSwCfgRomAlertClassificationSize = 788;
  parameter int OwnerSwCfgRomLocalAlertClassificationOffset = 1096;
  parameter int OwnerSwCfgRomLocalAlertClassificationSize = 28;
  parameter int OwnerSwCfgRomAlertAccumThreshOffset = 1124;
  parameter int OwnerSwCfgRomAlertAccumThreshSize = 16;
  parameter int OwnerSwCfgRomAlertTimeoutCyclesOffset = 1140;
  parameter int OwnerSwCfgRomAlertTimeoutCyclesSize = 16;
  parameter int OwnerSwCfgRomAlertPhaseCyclesOffset = 1156;
  parameter int OwnerSwCfgRomAlertPhaseCyclesSize = 64;
  parameter int OwnerSwCfgRomAlertDigestProdOffset = 1220;
  parameter int OwnerSwCfgRomAlertDigestProdSize = 4;
  parameter int OwnerSwCfgRomAlertDigestProdEndOffset = 1224;
  parameter int OwnerSwCfgRomAlertDigestProdEndSize = 4;
  parameter int OwnerSwCfgRomAlertDigestDevOffset = 1228;
  parameter int OwnerSwCfgRomAlertDigestDevSize = 4;
  parameter int OwnerSwCfgRomAlertDigestRmaOffset = 1232;
  parameter int OwnerSwCfgRomAlertDigestRmaSize = 4;
  parameter int OwnerSwCfgRomWatchdogBiteThresholdCyclesOffset = 1236;
  parameter int OwnerSwCfgRomWatchdogBiteThresholdCyclesSize = 4;
  parameter int OwnerSwCfgRomKeymgrOtpMeasEnOffset = 1240;
  parameter int OwnerSwCfgRomKeymgrOtpMeasEnSize = 4;
  parameter int OwnerSwCfgRomRstmgrInfoEnOffset = 1244;
  parameter int OwnerSwCfgRomRstmgrInfoEnSize = 4;
  parameter int OwnerSwCfgDigestOffset = 1248;
  parameter int OwnerSwCfgDigestSize = 8;
  parameter int OwnerSwCfgZerOffset = 1256;
  parameter int OwnerSwCfgZerSize = 8;
  parameter int OwnershipSlotStateOffset = 1264;
  parameter int OwnershipSlotStateSize = 56;
  parameter int OwnershipSlotStateRotOwnerAuthOffset = 1264;
  parameter int OwnershipSlotStateRotOwnerAuthSize = 16;
  parameter int OwnershipSlotStatePlatIntegAuthOffset = 1280;
  parameter int OwnershipSlotStatePlatIntegAuthSize = 16;
  parameter int OwnershipSlotStatePlatOwnerAuthOffset = 1296;
  parameter int OwnershipSlotStatePlatOwnerAuthSize = 16;
  parameter int OwnershipSlotStateZerOffset = 1312;
  parameter int OwnershipSlotStateZerSize = 8;
  parameter int RotCreatorIdentityOffset = 1320;
  parameter int RotCreatorIdentitySize = 800;
  parameter int RotCreatorIdentityCertOffset = 1320;
  parameter int RotCreatorIdentityCertSize = 768;
  parameter int RotCreatorIdentityCertCmacOffset = 2088;
  parameter int RotCreatorIdentityCertCmacSize = 16;
  parameter int RotCreatorIdentityDigestOffset = 2104;
  parameter int RotCreatorIdentityDigestSize = 8;
  parameter int RotCreatorIdentityZerOffset = 2112;
  parameter int RotCreatorIdentityZerSize = 8;
  parameter int RotOwnerAuthSlot0Offset = 2120;
  parameter int RotOwnerAuthSlot0Size = 360;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeyTypeOffset = 2120;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeyRoleOffset = 2124;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeyOffset = 2128;
  parameter int RotOwnerAuthSlot0NonRawMfwCodesignKeySize = 64;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeyTypeOffset = 2192;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeyRoleOffset = 2196;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeyOffset = 2200;
  parameter int RotOwnerAuthSlot0Rom2PatchSigverifyKeySize = 64;
  parameter int RotOwnerAuthSlot0KeymanifestKeyTypeOffset = 2264;
  parameter int RotOwnerAuthSlot0KeymanifestKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot0KeymanifestKeyRoleOffset = 2268;
  parameter int RotOwnerAuthSlot0KeymanifestKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot0KeymanifestKeyOffset = 2272;
  parameter int RotOwnerAuthSlot0KeymanifestKeySize = 64;
  parameter int RotOwnerAuthSlot0KeyBindingOffset = 2336;
  parameter int RotOwnerAuthSlot0KeyBindingSize = 64;
  parameter int RotOwnerAuthSlot0KeySignatureOffset = 2400;
  parameter int RotOwnerAuthSlot0KeySignatureSize = 64;
  parameter int RotOwnerAuthSlot0DigestOffset = 2464;
  parameter int RotOwnerAuthSlot0DigestSize = 8;
  parameter int RotOwnerAuthSlot0ZerOffset = 2472;
  parameter int RotOwnerAuthSlot0ZerSize = 8;
  parameter int RotOwnerAuthSlot1Offset = 2480;
  parameter int RotOwnerAuthSlot1Size = 304;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeyTypeOffset = 2480;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeyRoleOffset = 2484;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeyOffset = 2488;
  parameter int RotOwnerAuthSlot1NonRawMfwCodesignKeySize = 64;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeyTypeOffset = 2552;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeyRoleOffset = 2556;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeyOffset = 2560;
  parameter int RotOwnerAuthSlot1Rom2PatchSigverifyKeySize = 64;
  parameter int RotOwnerAuthSlot1KeymanifestKeyTypeOffset = 2624;
  parameter int RotOwnerAuthSlot1KeymanifestKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot1KeymanifestKeyRoleOffset = 2628;
  parameter int RotOwnerAuthSlot1KeymanifestKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot1KeymanifestKeyOffset = 2632;
  parameter int RotOwnerAuthSlot1KeymanifestKeySize = 64;
  parameter int RotOwnerAuthSlot1Unlock4xferKeyTypeOffset = 2696;
  parameter int RotOwnerAuthSlot1Unlock4xferKeyTypeSize = 4;
  parameter int RotOwnerAuthSlot1Unlock4xferKeyRoleOffset = 2700;
  parameter int RotOwnerAuthSlot1Unlock4xferKeyRoleSize = 4;
  parameter int RotOwnerAuthSlot1Unlock4xferKeyOffset = 2704;
  parameter int RotOwnerAuthSlot1Unlock4xferKeySize = 64;
  parameter int RotOwnerAuthSlot1DigestOffset = 2768;
  parameter int RotOwnerAuthSlot1DigestSize = 8;
  parameter int RotOwnerAuthSlot1ZerOffset = 2776;
  parameter int RotOwnerAuthSlot1ZerSize = 8;
  parameter int PlatIntegAuthSlot0Offset = 2784;
  parameter int PlatIntegAuthSlot0Size = 160;
  parameter int PlatIntegAuthSlot0KeymanifestKeyTypeOffset = 2784;
  parameter int PlatIntegAuthSlot0KeymanifestKeyTypeSize = 4;
  parameter int PlatIntegAuthSlot0KeymanifestKeyRoleOffset = 2788;
  parameter int PlatIntegAuthSlot0KeymanifestKeyRoleSize = 4;
  parameter int PlatIntegAuthSlot0KeymanifestKeyOffset = 2792;
  parameter int PlatIntegAuthSlot0KeymanifestKeySize = 64;
  parameter int PlatIntegAuthSlot0Unlock4xferKeyTypeOffset = 2856;
  parameter int PlatIntegAuthSlot0Unlock4xferKeyTypeSize = 4;
  parameter int PlatIntegAuthSlot0Unlock4xferKeyRoleOffset = 2860;
  parameter int PlatIntegAuthSlot0Unlock4xferKeyRoleSize = 4;
  parameter int PlatIntegAuthSlot0Unlock4xferKeyOffset = 2864;
  parameter int PlatIntegAuthSlot0Unlock4xferKeySize = 64;
  parameter int PlatIntegAuthSlot0DigestOffset = 2928;
  parameter int PlatIntegAuthSlot0DigestSize = 8;
  parameter int PlatIntegAuthSlot0ZerOffset = 2936;
  parameter int PlatIntegAuthSlot0ZerSize = 8;
  parameter int PlatIntegAuthSlot1Offset = 2944;
  parameter int PlatIntegAuthSlot1Size = 160;
  parameter int PlatIntegAuthSlot1KeymanifestKeyTypeOffset = 2944;
  parameter int PlatIntegAuthSlot1KeymanifestKeyTypeSize = 4;
  parameter int PlatIntegAuthSlot1KeymanifestKeyRoleOffset = 2948;
  parameter int PlatIntegAuthSlot1KeymanifestKeyRoleSize = 4;
  parameter int PlatIntegAuthSlot1KeymanifestKeyOffset = 2952;
  parameter int PlatIntegAuthSlot1KeymanifestKeySize = 64;
  parameter int PlatIntegAuthSlot1Unlock4xferKeyTypeOffset = 3016;
  parameter int PlatIntegAuthSlot1Unlock4xferKeyTypeSize = 4;
  parameter int PlatIntegAuthSlot1Unlock4xferKeyRoleOffset = 3020;
  parameter int PlatIntegAuthSlot1Unlock4xferKeyRoleSize = 4;
  parameter int PlatIntegAuthSlot1Unlock4xferKeyOffset = 3024;
  parameter int PlatIntegAuthSlot1Unlock4xferKeySize = 64;
  parameter int PlatIntegAuthSlot1DigestOffset = 3088;
  parameter int PlatIntegAuthSlot1DigestSize = 8;
  parameter int PlatIntegAuthSlot1ZerOffset = 3096;
  parameter int PlatIntegAuthSlot1ZerSize = 8;
  parameter int PlatOwnerAuthSlot0Offset = 3104;
  parameter int PlatOwnerAuthSlot0Size = 160;
  parameter int PlatOwnerAuthSlot0KeymanifestKeyTypeOffset = 3104;
  parameter int PlatOwnerAuthSlot0KeymanifestKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot0KeymanifestKeyRoleOffset = 3108;
  parameter int PlatOwnerAuthSlot0KeymanifestKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot0KeymanifestKeyOffset = 3112;
  parameter int PlatOwnerAuthSlot0KeymanifestKeySize = 64;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeyTypeOffset = 3176;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeyRoleOffset = 3180;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeyOffset = 3184;
  parameter int PlatOwnerAuthSlot0Unlock4xferKeySize = 64;
  parameter int PlatOwnerAuthSlot0DigestOffset = 3248;
  parameter int PlatOwnerAuthSlot0DigestSize = 8;
  parameter int PlatOwnerAuthSlot0ZerOffset = 3256;
  parameter int PlatOwnerAuthSlot0ZerSize = 8;
  parameter int PlatOwnerAuthSlot1Offset = 3264;
  parameter int PlatOwnerAuthSlot1Size = 160;
  parameter int PlatOwnerAuthSlot1KeymanifestKeyTypeOffset = 3264;
  parameter int PlatOwnerAuthSlot1KeymanifestKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot1KeymanifestKeyRoleOffset = 3268;
  parameter int PlatOwnerAuthSlot1KeymanifestKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot1KeymanifestKeyOffset = 3272;
  parameter int PlatOwnerAuthSlot1KeymanifestKeySize = 64;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeyTypeOffset = 3336;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeyRoleOffset = 3340;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeyOffset = 3344;
  parameter int PlatOwnerAuthSlot1Unlock4xferKeySize = 64;
  parameter int PlatOwnerAuthSlot1DigestOffset = 3408;
  parameter int PlatOwnerAuthSlot1DigestSize = 8;
  parameter int PlatOwnerAuthSlot1ZerOffset = 3416;
  parameter int PlatOwnerAuthSlot1ZerSize = 8;
  parameter int PlatOwnerAuthSlot2Offset = 3424;
  parameter int PlatOwnerAuthSlot2Size = 160;
  parameter int PlatOwnerAuthSlot2KeymanifestKeyTypeOffset = 3424;
  parameter int PlatOwnerAuthSlot2KeymanifestKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot2KeymanifestKeyRoleOffset = 3428;
  parameter int PlatOwnerAuthSlot2KeymanifestKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot2KeymanifestKeyOffset = 3432;
  parameter int PlatOwnerAuthSlot2KeymanifestKeySize = 64;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeyTypeOffset = 3496;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeyRoleOffset = 3500;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeyOffset = 3504;
  parameter int PlatOwnerAuthSlot2Unlock4xferKeySize = 64;
  parameter int PlatOwnerAuthSlot2DigestOffset = 3568;
  parameter int PlatOwnerAuthSlot2DigestSize = 8;
  parameter int PlatOwnerAuthSlot2ZerOffset = 3576;
  parameter int PlatOwnerAuthSlot2ZerSize = 8;
  parameter int PlatOwnerAuthSlot3Offset = 3584;
  parameter int PlatOwnerAuthSlot3Size = 160;
  parameter int PlatOwnerAuthSlot3KeymanifestKeyTypeOffset = 3584;
  parameter int PlatOwnerAuthSlot3KeymanifestKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot3KeymanifestKeyRoleOffset = 3588;
  parameter int PlatOwnerAuthSlot3KeymanifestKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot3KeymanifestKeyOffset = 3592;
  parameter int PlatOwnerAuthSlot3KeymanifestKeySize = 64;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeyTypeOffset = 3656;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeyTypeSize = 4;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeyRoleOffset = 3660;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeyRoleSize = 4;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeyOffset = 3664;
  parameter int PlatOwnerAuthSlot3Unlock4xferKeySize = 64;
  parameter int PlatOwnerAuthSlot3DigestOffset = 3728;
  parameter int PlatOwnerAuthSlot3DigestSize = 8;
  parameter int PlatOwnerAuthSlot3ZerOffset = 3736;
  parameter int PlatOwnerAuthSlot3ZerSize = 8;
  parameter int ExtNvmOffset = 3744;
  parameter int ExtNvmSize = 1032;
  parameter int ExtNvmAntireplayFreshnessCntOffset = 3744;
  parameter int ExtNvmAntireplayFreshnessCntSize = 1024;
  parameter int ExtNvmZerOffset = 4768;
  parameter int ExtNvmZerSize = 8;
  parameter int RomPatchOffset = 4776;
  parameter int RomPatchSize = 8208;
  parameter int RomPatchDataOffset = 4776;
  parameter int RomPatchDataSize = 8192;
  parameter int RomPatchDigestOffset = 12968;
  parameter int RomPatchDigestSize = 8;
  parameter int RomPatchZerOffset = 12976;
  parameter int RomPatchZerSize = 8;
  parameter int SocFusesCpOffset = 12984;
  parameter int SocFusesCpSize = 392;
  parameter int SocFusesCp1DataOffset = 12984;
  parameter int SocFusesCp1DataSize = 256;
  parameter int SocFusesCp2DataOffset = 13240;
  parameter int SocFusesCp2DataSize = 128;
  parameter int SocFusesCpDigestOffset = 13368;
  parameter int SocFusesCpDigestSize = 8;
  parameter int SocFusesFtOffset = 13376;
  parameter int SocFusesFtSize = 4232;
  parameter int SocFusesFt1DataOffset = 13376;
  parameter int SocFusesFt1DataSize = 384;
  parameter int SocFusesFt2DataOffset = 13760;
  parameter int SocFusesFt2DataSize = 3840;
  parameter int SocFusesFtDigestOffset = 17600;
  parameter int SocFusesFtDigestSize = 8;
  parameter int ScratchFusesOffset = 17608;
  parameter int ScratchFusesSize = 2400;
  parameter int ScratchFusesDataOffset = 17608;
  parameter int ScratchFusesDataSize = 2392;
  parameter int ScratchFusesZerOffset = 20000;
  parameter int ScratchFusesZerSize = 8;
  parameter int HwCfg0Offset = 20008;
  parameter int HwCfg0Size = 48;
  parameter int DeviceIdOffset = 20008;
  parameter int DeviceIdSize = 32;
  parameter int HwCfg0DigestOffset = 20040;
  parameter int HwCfg0DigestSize = 8;
  parameter int HwCfg0ZerOffset = 20048;
  parameter int HwCfg0ZerSize = 8;
  parameter int HwCfg1Offset = 20056;
  parameter int HwCfg1Size = 24;
  parameter int EnCsrngSwAppReadOffset = 20056;
  parameter int EnCsrngSwAppReadSize = 1;
  parameter int EnSramIfetchOffset = 20057;
  parameter int EnSramIfetchSize = 1;
  parameter int HwCfg1DigestOffset = 20064;
  parameter int HwCfg1DigestSize = 8;
  parameter int HwCfg1ZerOffset = 20072;
  parameter int HwCfg1ZerSize = 8;
  parameter int HwCfg2Offset = 20080;
  parameter int HwCfg2Size = 56;
  parameter int SocDbgStateOffset = 20080;
  parameter int SocDbgStateSize = 4;
  parameter int ManufStateOffset = 20084;
  parameter int ManufStateSize = 32;
  parameter int HwCfg2DigestOffset = 20120;
  parameter int HwCfg2DigestSize = 8;
  parameter int HwCfg2ZerOffset = 20128;
  parameter int HwCfg2ZerSize = 8;
  parameter int Secret0Offset = 20136;
  parameter int Secret0Size = 48;
  parameter int TestUnlockTokenOffset = 20136;
  parameter int TestUnlockTokenSize = 16;
  parameter int TestExitTokenOffset = 20152;
  parameter int TestExitTokenSize = 16;
  parameter int Secret0DigestOffset = 20168;
  parameter int Secret0DigestSize = 8;
  parameter int Secret0ZerOffset = 20176;
  parameter int Secret0ZerSize = 8;
  parameter int Secret1Offset = 20184;
  parameter int Secret1Size = 32;
  parameter int SramDataKeySeedOffset = 20184;
  parameter int SramDataKeySeedSize = 16;
  parameter int Secret1DigestOffset = 20200;
  parameter int Secret1DigestSize = 8;
  parameter int Secret1ZerOffset = 20208;
  parameter int Secret1ZerSize = 8;
  parameter int Secret2Offset = 20216;
  parameter int Secret2Size = 128;
  parameter int RmaTokenOffset = 20216;
  parameter int RmaTokenSize = 16;
  parameter int CreatorRootKeyShare0Offset = 20232;
  parameter int CreatorRootKeyShare0Size = 32;
  parameter int CreatorRootKeyShare1Offset = 20264;
  parameter int CreatorRootKeyShare1Size = 32;
  parameter int CreatorSeedOffset = 20296;
  parameter int CreatorSeedSize = 32;
  parameter int Secret2DigestOffset = 20328;
  parameter int Secret2DigestSize = 8;
  parameter int Secret2ZerOffset = 20336;
  parameter int Secret2ZerSize = 8;
  parameter int Secret3Offset = 20344;
  parameter int Secret3Size = 48;
  parameter int OwnerSeedOffset = 20344;
  parameter int OwnerSeedSize = 32;
  parameter int Secret3DigestOffset = 20376;
  parameter int Secret3DigestSize = 8;
  parameter int Secret3ZerOffset = 20384;
  parameter int Secret3ZerSize = 8;
  parameter int LifeCycleOffset = 20392;
  parameter int LifeCycleSize = 88;
  parameter int LcTransitionCntOffset = 20392;
  parameter int LcTransitionCntSize = 48;
  parameter int LcStateOffset = 20440;
  parameter int LcStateSize = 40;
  parameter int NumAlerts = 5;

  // Address widths within the block
  parameter int CoreAw = 16;

  // Number of registers for every interface
  parameter int NumRegsCore = 109;

  // Alert indices
  typedef enum int {
    AlertFatalMacroErrorIdx = 0,
    AlertFatalCheckErrorIdx = 1,
    AlertFatalBusIntegErrorIdx = 2,
    AlertFatalPrimOtpAlertIdx = 3,
    AlertRecovPrimOtpAlertIdx = 4
  } otp_ctrl_alert_idx_t;

  ///////////////////////////////////////////////
  // Typedefs for registers for core interface //
  ///////////////////////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
    } otp_error;
    struct packed {
      logic        q;
    } otp_operation_done;
  } otp_ctrl_reg2hw_intr_state_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } otp_error;
    struct packed {
      logic        q;
    } otp_operation_done;
  } otp_ctrl_reg2hw_intr_enable_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } otp_error;
    struct packed {
      logic        q;
      logic        qe;
    } otp_operation_done;
  } otp_ctrl_reg2hw_intr_test_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } recov_prim_otp_alert;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_prim_otp_alert;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_bus_integ_error;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_check_error;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_macro_error;
  } otp_ctrl_reg2hw_alert_test_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } otp_ctrl_reg2hw_direct_access_regwen_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } zeroize;
    struct packed {
      logic        q;
      logic        qe;
    } digest;
    struct packed {
      logic        q;
      logic        qe;
    } wr;
    struct packed {
      logic        q;
      logic        qe;
    } rd;
  } otp_ctrl_reg2hw_direct_access_cmd_reg_t;

  typedef struct packed {
    logic [14:0] q;
  } otp_ctrl_reg2hw_direct_access_address_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } otp_ctrl_reg2hw_direct_access_wdata_mreg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } consistency;
    struct packed {
      logic        q;
      logic        qe;
    } integrity;
  } otp_ctrl_reg2hw_check_trigger_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } otp_ctrl_reg2hw_check_timeout_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } otp_ctrl_reg2hw_integrity_check_period_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } otp_ctrl_reg2hw_consistency_check_period_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_vendor_test_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_creator_sw_cfg_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_owner_sw_cfg_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_ownership_slot_state_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_rot_creator_identity_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_rot_owner_auth_slot0_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_rot_owner_auth_slot1_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_integ_auth_slot0_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_integ_auth_slot1_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_owner_auth_slot0_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_owner_auth_slot1_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_owner_auth_slot2_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_plat_owner_auth_slot3_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_ext_nvm_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_rom_patch_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_soc_fuses_cp_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_soc_fuses_ft_read_lock_reg_t;

  typedef struct packed {
    logic        q;
  } otp_ctrl_reg2hw_scratch_fuses_read_lock_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } otp_error;
    struct packed {
      logic        d;
      logic        de;
    } otp_operation_done;
  } otp_ctrl_hw2reg_intr_state_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } check_pending;
    struct packed {
      logic        d;
    } dai_idle;
    struct packed {
      logic        d;
    } bus_integ_error;
    struct packed {
      logic        d;
    } key_deriv_fsm_error;
    struct packed {
      logic        d;
    } scrambling_fsm_error;
    struct packed {
      logic        d;
    } lfsr_fsm_error;
    struct packed {
      logic        d;
    } timeout_error;
    struct packed {
      logic        d;
    } lci_error;
    struct packed {
      logic        d;
    } dai_error;
    struct packed {
      logic        d;
    } partition_error;
  } otp_ctrl_hw2reg_status_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } life_cycle_error;
    struct packed {
      logic        d;
    } secret3_error;
    struct packed {
      logic        d;
    } secret2_error;
    struct packed {
      logic        d;
    } secret1_error;
    struct packed {
      logic        d;
    } secret0_error;
    struct packed {
      logic        d;
    } hw_cfg2_error;
    struct packed {
      logic        d;
    } hw_cfg1_error;
    struct packed {
      logic        d;
    } hw_cfg0_error;
    struct packed {
      logic        d;
    } scratch_fuses_error;
    struct packed {
      logic        d;
    } soc_fuses_ft_error;
    struct packed {
      logic        d;
    } soc_fuses_cp_error;
    struct packed {
      logic        d;
    } rom_patch_error;
    struct packed {
      logic        d;
    } ext_nvm_error;
    struct packed {
      logic        d;
    } plat_owner_auth_slot3_error;
    struct packed {
      logic        d;
    } plat_owner_auth_slot2_error;
    struct packed {
      logic        d;
    } plat_owner_auth_slot1_error;
    struct packed {
      logic        d;
    } plat_owner_auth_slot0_error;
    struct packed {
      logic        d;
    } plat_integ_auth_slot1_error;
    struct packed {
      logic        d;
    } plat_integ_auth_slot0_error;
    struct packed {
      logic        d;
    } rot_owner_auth_slot1_error;
    struct packed {
      logic        d;
    } rot_owner_auth_slot0_error;
    struct packed {
      logic        d;
    } rot_creator_identity_error;
    struct packed {
      logic        d;
    } ownership_slot_state_error;
    struct packed {
      logic        d;
    } owner_sw_cfg_error;
    struct packed {
      logic        d;
    } creator_sw_cfg_error;
    struct packed {
      logic        d;
    } vendor_test_error;
  } otp_ctrl_hw2reg_partition_status_0_reg_t;

  typedef struct packed {
    logic [2:0]  d;
  } otp_ctrl_hw2reg_err_code_mreg_t;

  typedef struct packed {
    logic        d;
  } otp_ctrl_hw2reg_direct_access_regwen_reg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_direct_access_rdata_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_vendor_test_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_creator_sw_cfg_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_owner_sw_cfg_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_rot_creator_identity_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_rot_owner_auth_slot0_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_rot_owner_auth_slot1_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_integ_auth_slot0_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_integ_auth_slot1_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_owner_auth_slot0_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_owner_auth_slot1_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_owner_auth_slot2_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_plat_owner_auth_slot3_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_rom_patch_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_soc_fuses_cp_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_soc_fuses_ft_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_hw_cfg0_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_hw_cfg1_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_hw_cfg2_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_secret0_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_secret1_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_secret2_digest_mreg_t;

  typedef struct packed {
    logic [31:0] d;
  } otp_ctrl_hw2reg_secret3_digest_mreg_t;

  // Register -> HW type for core interface
  typedef struct packed {
    otp_ctrl_reg2hw_intr_state_reg_t intr_state; // [224:223]
    otp_ctrl_reg2hw_intr_enable_reg_t intr_enable; // [222:221]
    otp_ctrl_reg2hw_intr_test_reg_t intr_test; // [220:217]
    otp_ctrl_reg2hw_alert_test_reg_t alert_test; // [216:207]
    otp_ctrl_reg2hw_direct_access_regwen_reg_t direct_access_regwen; // [206:205]
    otp_ctrl_reg2hw_direct_access_cmd_reg_t direct_access_cmd; // [204:197]
    otp_ctrl_reg2hw_direct_access_address_reg_t direct_access_address; // [196:182]
    otp_ctrl_reg2hw_direct_access_wdata_mreg_t [1:0] direct_access_wdata; // [181:118]
    otp_ctrl_reg2hw_check_trigger_reg_t check_trigger; // [117:114]
    otp_ctrl_reg2hw_check_timeout_reg_t check_timeout; // [113:82]
    otp_ctrl_reg2hw_integrity_check_period_reg_t integrity_check_period; // [81:50]
    otp_ctrl_reg2hw_consistency_check_period_reg_t consistency_check_period; // [49:18]
    otp_ctrl_reg2hw_vendor_test_read_lock_reg_t vendor_test_read_lock; // [17:17]
    otp_ctrl_reg2hw_creator_sw_cfg_read_lock_reg_t creator_sw_cfg_read_lock; // [16:16]
    otp_ctrl_reg2hw_owner_sw_cfg_read_lock_reg_t owner_sw_cfg_read_lock; // [15:15]
    otp_ctrl_reg2hw_ownership_slot_state_read_lock_reg_t ownership_slot_state_read_lock; // [14:14]
    otp_ctrl_reg2hw_rot_creator_identity_read_lock_reg_t rot_creator_identity_read_lock; // [13:13]
    otp_ctrl_reg2hw_rot_owner_auth_slot0_read_lock_reg_t rot_owner_auth_slot0_read_lock; // [12:12]
    otp_ctrl_reg2hw_rot_owner_auth_slot1_read_lock_reg_t rot_owner_auth_slot1_read_lock; // [11:11]
    otp_ctrl_reg2hw_plat_integ_auth_slot0_read_lock_reg_t
        plat_integ_auth_slot0_read_lock; // [10:10]
    otp_ctrl_reg2hw_plat_integ_auth_slot1_read_lock_reg_t plat_integ_auth_slot1_read_lock; // [9:9]
    otp_ctrl_reg2hw_plat_owner_auth_slot0_read_lock_reg_t plat_owner_auth_slot0_read_lock; // [8:8]
    otp_ctrl_reg2hw_plat_owner_auth_slot1_read_lock_reg_t plat_owner_auth_slot1_read_lock; // [7:7]
    otp_ctrl_reg2hw_plat_owner_auth_slot2_read_lock_reg_t plat_owner_auth_slot2_read_lock; // [6:6]
    otp_ctrl_reg2hw_plat_owner_auth_slot3_read_lock_reg_t plat_owner_auth_slot3_read_lock; // [5:5]
    otp_ctrl_reg2hw_ext_nvm_read_lock_reg_t ext_nvm_read_lock; // [4:4]
    otp_ctrl_reg2hw_rom_patch_read_lock_reg_t rom_patch_read_lock; // [3:3]
    otp_ctrl_reg2hw_soc_fuses_cp_read_lock_reg_t soc_fuses_cp_read_lock; // [2:2]
    otp_ctrl_reg2hw_soc_fuses_ft_read_lock_reg_t soc_fuses_ft_read_lock; // [1:1]
    otp_ctrl_reg2hw_scratch_fuses_read_lock_reg_t scratch_fuses_read_lock; // [0:0]
  } otp_ctrl_core_reg2hw_t;

  // HW -> register type for core interface
  typedef struct packed {
    otp_ctrl_hw2reg_intr_state_reg_t intr_state; // [1596:1593]
    otp_ctrl_hw2reg_status_reg_t status; // [1592:1583]
    otp_ctrl_hw2reg_partition_status_0_reg_t partition_status_0; // [1582:1557]
    otp_ctrl_hw2reg_err_code_mreg_t [27:0] err_code; // [1556:1473]
    otp_ctrl_hw2reg_direct_access_regwen_reg_t direct_access_regwen; // [1472:1472]
    otp_ctrl_hw2reg_direct_access_rdata_mreg_t [1:0] direct_access_rdata; // [1471:1408]
    otp_ctrl_hw2reg_vendor_test_digest_mreg_t [1:0] vendor_test_digest; // [1407:1344]
    otp_ctrl_hw2reg_creator_sw_cfg_digest_mreg_t [1:0] creator_sw_cfg_digest; // [1343:1280]
    otp_ctrl_hw2reg_owner_sw_cfg_digest_mreg_t [1:0] owner_sw_cfg_digest; // [1279:1216]
    otp_ctrl_hw2reg_rot_creator_identity_digest_mreg_t [1:0]
        rot_creator_identity_digest; // [1215:1152]
    otp_ctrl_hw2reg_rot_owner_auth_slot0_digest_mreg_t [1:0]
        rot_owner_auth_slot0_digest; // [1151:1088]
    otp_ctrl_hw2reg_rot_owner_auth_slot1_digest_mreg_t [1:0]
        rot_owner_auth_slot1_digest; // [1087:1024]
    otp_ctrl_hw2reg_plat_integ_auth_slot0_digest_mreg_t [1:0]
        plat_integ_auth_slot0_digest; // [1023:960]
    otp_ctrl_hw2reg_plat_integ_auth_slot1_digest_mreg_t [1:0]
        plat_integ_auth_slot1_digest; // [959:896]
    otp_ctrl_hw2reg_plat_owner_auth_slot0_digest_mreg_t [1:0]
        plat_owner_auth_slot0_digest; // [895:832]
    otp_ctrl_hw2reg_plat_owner_auth_slot1_digest_mreg_t [1:0]
        plat_owner_auth_slot1_digest; // [831:768]
    otp_ctrl_hw2reg_plat_owner_auth_slot2_digest_mreg_t [1:0]
        plat_owner_auth_slot2_digest; // [767:704]
    otp_ctrl_hw2reg_plat_owner_auth_slot3_digest_mreg_t [1:0]
        plat_owner_auth_slot3_digest; // [703:640]
    otp_ctrl_hw2reg_rom_patch_digest_mreg_t [1:0] rom_patch_digest; // [639:576]
    otp_ctrl_hw2reg_soc_fuses_cp_digest_mreg_t [1:0] soc_fuses_cp_digest; // [575:512]
    otp_ctrl_hw2reg_soc_fuses_ft_digest_mreg_t [1:0] soc_fuses_ft_digest; // [511:448]
    otp_ctrl_hw2reg_hw_cfg0_digest_mreg_t [1:0] hw_cfg0_digest; // [447:384]
    otp_ctrl_hw2reg_hw_cfg1_digest_mreg_t [1:0] hw_cfg1_digest; // [383:320]
    otp_ctrl_hw2reg_hw_cfg2_digest_mreg_t [1:0] hw_cfg2_digest; // [319:256]
    otp_ctrl_hw2reg_secret0_digest_mreg_t [1:0] secret0_digest; // [255:192]
    otp_ctrl_hw2reg_secret1_digest_mreg_t [1:0] secret1_digest; // [191:128]
    otp_ctrl_hw2reg_secret2_digest_mreg_t [1:0] secret2_digest; // [127:64]
    otp_ctrl_hw2reg_secret3_digest_mreg_t [1:0] secret3_digest; // [63:0]
  } otp_ctrl_core_hw2reg_t;

  // Register offsets for core interface
  parameter logic [CoreAw-1:0] OTP_CTRL_INTR_STATE_OFFSET = 16'h 0;
  parameter logic [CoreAw-1:0] OTP_CTRL_INTR_ENABLE_OFFSET = 16'h 4;
  parameter logic [CoreAw-1:0] OTP_CTRL_INTR_TEST_OFFSET = 16'h 8;
  parameter logic [CoreAw-1:0] OTP_CTRL_ALERT_TEST_OFFSET = 16'h c;
  parameter logic [CoreAw-1:0] OTP_CTRL_STATUS_OFFSET = 16'h 10;
  parameter logic [CoreAw-1:0] OTP_CTRL_PARTITION_STATUS_0_OFFSET = 16'h 14;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_0_OFFSET = 16'h 18;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_1_OFFSET = 16'h 1c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_2_OFFSET = 16'h 20;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_3_OFFSET = 16'h 24;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_4_OFFSET = 16'h 28;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_5_OFFSET = 16'h 2c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_6_OFFSET = 16'h 30;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_7_OFFSET = 16'h 34;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_8_OFFSET = 16'h 38;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_9_OFFSET = 16'h 3c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_10_OFFSET = 16'h 40;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_11_OFFSET = 16'h 44;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_12_OFFSET = 16'h 48;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_13_OFFSET = 16'h 4c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_14_OFFSET = 16'h 50;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_15_OFFSET = 16'h 54;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_16_OFFSET = 16'h 58;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_17_OFFSET = 16'h 5c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_18_OFFSET = 16'h 60;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_19_OFFSET = 16'h 64;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_20_OFFSET = 16'h 68;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_21_OFFSET = 16'h 6c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_22_OFFSET = 16'h 70;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_23_OFFSET = 16'h 74;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_24_OFFSET = 16'h 78;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_25_OFFSET = 16'h 7c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_26_OFFSET = 16'h 80;
  parameter logic [CoreAw-1:0] OTP_CTRL_ERR_CODE_27_OFFSET = 16'h 84;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET = 16'h 88;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET = 16'h 8c;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET = 16'h 90;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET = 16'h 94;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET = 16'h 98;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET = 16'h 9c;
  parameter logic [CoreAw-1:0] OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET = 16'h a0;
  parameter logic [CoreAw-1:0] OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET = 16'h a4;
  parameter logic [CoreAw-1:0] OTP_CTRL_CHECK_TRIGGER_OFFSET = 16'h a8;
  parameter logic [CoreAw-1:0] OTP_CTRL_CHECK_REGWEN_OFFSET = 16'h ac;
  parameter logic [CoreAw-1:0] OTP_CTRL_CHECK_TIMEOUT_OFFSET = 16'h b0;
  parameter logic [CoreAw-1:0] OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET = 16'h b4;
  parameter logic [CoreAw-1:0] OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET = 16'h b8;
  parameter logic [CoreAw-1:0] OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET = 16'h bc;
  parameter logic [CoreAw-1:0] OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET = 16'h c0;
  parameter logic [CoreAw-1:0] OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET = 16'h c4;
  parameter logic [CoreAw-1:0] OTP_CTRL_OWNERSHIP_SLOT_STATE_READ_LOCK_OFFSET = 16'h c8;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_CREATOR_IDENTITY_READ_LOCK_OFFSET = 16'h cc;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_READ_LOCK_OFFSET = 16'h d0;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_READ_LOCK_OFFSET = 16'h d4;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_READ_LOCK_OFFSET = 16'h d8;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_READ_LOCK_OFFSET = 16'h dc;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_READ_LOCK_OFFSET = 16'h e0;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_READ_LOCK_OFFSET = 16'h e4;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_READ_LOCK_OFFSET = 16'h e8;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_READ_LOCK_OFFSET = 16'h ec;
  parameter logic [CoreAw-1:0] OTP_CTRL_EXT_NVM_READ_LOCK_OFFSET = 16'h f0;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROM_PATCH_READ_LOCK_OFFSET = 16'h f4;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_CP_READ_LOCK_OFFSET = 16'h f8;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_FT_READ_LOCK_OFFSET = 16'h fc;
  parameter logic [CoreAw-1:0] OTP_CTRL_SCRATCH_FUSES_READ_LOCK_OFFSET = 16'h 100;
  parameter logic [CoreAw-1:0] OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET = 16'h 104;
  parameter logic [CoreAw-1:0] OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET = 16'h 108;
  parameter logic [CoreAw-1:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET = 16'h 10c;
  parameter logic [CoreAw-1:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET = 16'h 110;
  parameter logic [CoreAw-1:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET = 16'h 114;
  parameter logic [CoreAw-1:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET = 16'h 118;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_0_OFFSET = 16'h 11c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_1_OFFSET = 16'h 120;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_0_OFFSET = 16'h 124;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_1_OFFSET = 16'h 128;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_0_OFFSET = 16'h 12c;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_1_OFFSET = 16'h 130;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_0_OFFSET = 16'h 134;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_1_OFFSET = 16'h 138;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_0_OFFSET = 16'h 13c;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_1_OFFSET = 16'h 140;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_0_OFFSET = 16'h 144;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_1_OFFSET = 16'h 148;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_0_OFFSET = 16'h 14c;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_1_OFFSET = 16'h 150;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_0_OFFSET = 16'h 154;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_1_OFFSET = 16'h 158;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_0_OFFSET = 16'h 15c;
  parameter logic [CoreAw-1:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_1_OFFSET = 16'h 160;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROM_PATCH_DIGEST_0_OFFSET = 16'h 164;
  parameter logic [CoreAw-1:0] OTP_CTRL_ROM_PATCH_DIGEST_1_OFFSET = 16'h 168;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_0_OFFSET = 16'h 16c;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_1_OFFSET = 16'h 170;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_0_OFFSET = 16'h 174;
  parameter logic [CoreAw-1:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_1_OFFSET = 16'h 178;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG0_DIGEST_0_OFFSET = 16'h 17c;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG0_DIGEST_1_OFFSET = 16'h 180;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG1_DIGEST_0_OFFSET = 16'h 184;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG1_DIGEST_1_OFFSET = 16'h 188;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG2_DIGEST_0_OFFSET = 16'h 18c;
  parameter logic [CoreAw-1:0] OTP_CTRL_HW_CFG2_DIGEST_1_OFFSET = 16'h 190;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET0_DIGEST_0_OFFSET = 16'h 194;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET0_DIGEST_1_OFFSET = 16'h 198;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET1_DIGEST_0_OFFSET = 16'h 19c;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET1_DIGEST_1_OFFSET = 16'h 1a0;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET2_DIGEST_0_OFFSET = 16'h 1a4;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET2_DIGEST_1_OFFSET = 16'h 1a8;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET3_DIGEST_0_OFFSET = 16'h 1ac;
  parameter logic [CoreAw-1:0] OTP_CTRL_SECRET3_DIGEST_1_OFFSET = 16'h 1b0;

  // Reset values for hwext registers and their fields for core interface
  parameter logic [1:0] OTP_CTRL_INTR_TEST_RESVAL = 2'h 0;
  parameter logic [0:0] OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL = 1'h 0;
  parameter logic [4:0] OTP_CTRL_ALERT_TEST_RESVAL = 5'h 0;
  parameter logic [0:0] OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_ALERT_TEST_FATAL_PRIM_OTP_ALERT_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_ALERT_TEST_RECOV_PRIM_OTP_ALERT_RESVAL = 1'h 0;
  parameter logic [9:0] OTP_CTRL_STATUS_RESVAL = 10'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_PARTITION_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_DAI_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_LCI_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_DAI_IDLE_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_STATUS_CHECK_PENDING_RESVAL = 1'h 0;
  parameter logic [25:0] OTP_CTRL_PARTITION_STATUS_0_RESVAL = 26'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_VENDOR_TEST_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_CREATOR_SW_CFG_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_OWNER_SW_CFG_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_OWNERSHIP_SLOT_STATE_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_ROT_CREATOR_IDENTITY_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_ROT_OWNER_AUTH_SLOT0_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_ROT_OWNER_AUTH_SLOT1_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_INTEG_AUTH_SLOT0_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_INTEG_AUTH_SLOT1_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_OWNER_AUTH_SLOT0_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_OWNER_AUTH_SLOT1_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_OWNER_AUTH_SLOT2_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_PLAT_OWNER_AUTH_SLOT3_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_EXT_NVM_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_ROM_PATCH_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SOC_FUSES_CP_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SOC_FUSES_FT_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SCRATCH_FUSES_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_HW_CFG0_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_HW_CFG1_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_HW_CFG2_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SECRET0_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SECRET1_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SECRET2_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_SECRET3_ERROR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_PARTITION_STATUS_0_LIFE_CYCLE_ERROR_RESVAL = 1'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_0_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_0_ERR_CODE_0_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_1_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_1_ERR_CODE_1_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_2_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_2_ERR_CODE_2_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_3_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_3_ERR_CODE_3_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_4_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_4_ERR_CODE_4_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_5_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_5_ERR_CODE_5_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_6_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_6_ERR_CODE_6_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_7_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_7_ERR_CODE_7_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_8_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_8_ERR_CODE_8_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_9_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_9_ERR_CODE_9_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_10_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_10_ERR_CODE_10_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_11_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_11_ERR_CODE_11_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_12_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_12_ERR_CODE_12_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_13_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_13_ERR_CODE_13_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_14_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_14_ERR_CODE_14_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_15_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_15_ERR_CODE_15_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_16_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_16_ERR_CODE_16_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_17_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_17_ERR_CODE_17_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_18_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_18_ERR_CODE_18_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_19_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_19_ERR_CODE_19_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_20_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_20_ERR_CODE_20_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_21_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_21_ERR_CODE_21_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_22_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_22_ERR_CODE_22_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_23_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_23_ERR_CODE_23_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_24_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_24_ERR_CODE_24_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_25_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_25_ERR_CODE_25_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_26_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_26_ERR_CODE_26_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_27_RESVAL = 3'h 0;
  parameter logic [2:0] OTP_CTRL_ERR_CODE_27_ERR_CODE_27_RESVAL = 3'h 0;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL = 1'h 1;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL = 1'h 1;
  parameter logic [3:0] OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL = 4'h 0;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_DIRECT_ACCESS_CMD_ZEROIZE_RESVAL = 1'h 0;
  parameter logic [31:0] OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL = 32'h 0;
  parameter logic [1:0] OTP_CTRL_CHECK_TRIGGER_RESVAL = 2'h 0;
  parameter logic [0:0] OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL = 1'h 0;
  parameter logic [0:0] OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL = 1'h 0;
  parameter logic [31:0] OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_0_ROT_CREATOR_IDENTITY_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_1_ROT_CREATOR_IDENTITY_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_0_ROT_OWNER_AUTH_SLOT0_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_1_ROT_OWNER_AUTH_SLOT0_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_0_ROT_OWNER_AUTH_SLOT1_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_1_ROT_OWNER_AUTH_SLOT1_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_0_PLAT_INTEG_AUTH_SLOT0_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_1_PLAT_INTEG_AUTH_SLOT0_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_0_PLAT_INTEG_AUTH_SLOT1_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_1_PLAT_INTEG_AUTH_SLOT1_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_0_PLAT_OWNER_AUTH_SLOT0_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_1_PLAT_OWNER_AUTH_SLOT0_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_0_PLAT_OWNER_AUTH_SLOT1_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_1_PLAT_OWNER_AUTH_SLOT1_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_0_PLAT_OWNER_AUTH_SLOT2_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_1_PLAT_OWNER_AUTH_SLOT2_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_0_PLAT_OWNER_AUTH_SLOT3_DIGEST_0_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0]
      OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_1_PLAT_OWNER_AUTH_SLOT3_DIGEST_1_RESVAL =
      32'h 0;
  parameter logic [31:0] OTP_CTRL_ROM_PATCH_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_ROM_PATCH_DIGEST_0_ROM_PATCH_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_ROM_PATCH_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_ROM_PATCH_DIGEST_1_ROM_PATCH_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_0_SOC_FUSES_CP_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_CP_DIGEST_1_SOC_FUSES_CP_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_0_SOC_FUSES_FT_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SOC_FUSES_FT_DIGEST_1_SOC_FUSES_FT_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG0_DIGEST_0_HW_CFG0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG0_DIGEST_1_HW_CFG0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG1_DIGEST_0_HW_CFG1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG1_DIGEST_1_HW_CFG1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG2_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG2_DIGEST_0_HW_CFG2_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG2_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_HW_CFG2_DIGEST_1_HW_CFG2_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET2_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET2_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET3_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET3_DIGEST_0_SECRET3_DIGEST_0_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET3_DIGEST_1_RESVAL = 32'h 0;
  parameter logic [31:0] OTP_CTRL_SECRET3_DIGEST_1_SECRET3_DIGEST_1_RESVAL = 32'h 0;

  // Window parameters for core interface
  parameter logic [CoreAw-1:0] OTP_CTRL_SW_CFG_WINDOW_OFFSET = 16'h 8000;
  parameter int unsigned       OTP_CTRL_SW_CFG_WINDOW_SIZE   = 'h 8000;
  parameter int unsigned       OTP_CTRL_SW_CFG_WINDOW_IDX    = 0;

  // Register index for core interface
  typedef enum int {
    OTP_CTRL_INTR_STATE,
    OTP_CTRL_INTR_ENABLE,
    OTP_CTRL_INTR_TEST,
    OTP_CTRL_ALERT_TEST,
    OTP_CTRL_STATUS,
    OTP_CTRL_PARTITION_STATUS_0,
    OTP_CTRL_ERR_CODE_0,
    OTP_CTRL_ERR_CODE_1,
    OTP_CTRL_ERR_CODE_2,
    OTP_CTRL_ERR_CODE_3,
    OTP_CTRL_ERR_CODE_4,
    OTP_CTRL_ERR_CODE_5,
    OTP_CTRL_ERR_CODE_6,
    OTP_CTRL_ERR_CODE_7,
    OTP_CTRL_ERR_CODE_8,
    OTP_CTRL_ERR_CODE_9,
    OTP_CTRL_ERR_CODE_10,
    OTP_CTRL_ERR_CODE_11,
    OTP_CTRL_ERR_CODE_12,
    OTP_CTRL_ERR_CODE_13,
    OTP_CTRL_ERR_CODE_14,
    OTP_CTRL_ERR_CODE_15,
    OTP_CTRL_ERR_CODE_16,
    OTP_CTRL_ERR_CODE_17,
    OTP_CTRL_ERR_CODE_18,
    OTP_CTRL_ERR_CODE_19,
    OTP_CTRL_ERR_CODE_20,
    OTP_CTRL_ERR_CODE_21,
    OTP_CTRL_ERR_CODE_22,
    OTP_CTRL_ERR_CODE_23,
    OTP_CTRL_ERR_CODE_24,
    OTP_CTRL_ERR_CODE_25,
    OTP_CTRL_ERR_CODE_26,
    OTP_CTRL_ERR_CODE_27,
    OTP_CTRL_DIRECT_ACCESS_REGWEN,
    OTP_CTRL_DIRECT_ACCESS_CMD,
    OTP_CTRL_DIRECT_ACCESS_ADDRESS,
    OTP_CTRL_DIRECT_ACCESS_WDATA_0,
    OTP_CTRL_DIRECT_ACCESS_WDATA_1,
    OTP_CTRL_DIRECT_ACCESS_RDATA_0,
    OTP_CTRL_DIRECT_ACCESS_RDATA_1,
    OTP_CTRL_CHECK_TRIGGER_REGWEN,
    OTP_CTRL_CHECK_TRIGGER,
    OTP_CTRL_CHECK_REGWEN,
    OTP_CTRL_CHECK_TIMEOUT,
    OTP_CTRL_INTEGRITY_CHECK_PERIOD,
    OTP_CTRL_CONSISTENCY_CHECK_PERIOD,
    OTP_CTRL_VENDOR_TEST_READ_LOCK,
    OTP_CTRL_CREATOR_SW_CFG_READ_LOCK,
    OTP_CTRL_OWNER_SW_CFG_READ_LOCK,
    OTP_CTRL_OWNERSHIP_SLOT_STATE_READ_LOCK,
    OTP_CTRL_ROT_CREATOR_IDENTITY_READ_LOCK,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT0_READ_LOCK,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT1_READ_LOCK,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_READ_LOCK,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_READ_LOCK,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_READ_LOCK,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_READ_LOCK,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_READ_LOCK,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_READ_LOCK,
    OTP_CTRL_EXT_NVM_READ_LOCK,
    OTP_CTRL_ROM_PATCH_READ_LOCK,
    OTP_CTRL_SOC_FUSES_CP_READ_LOCK,
    OTP_CTRL_SOC_FUSES_FT_READ_LOCK,
    OTP_CTRL_SCRATCH_FUSES_READ_LOCK,
    OTP_CTRL_VENDOR_TEST_DIGEST_0,
    OTP_CTRL_VENDOR_TEST_DIGEST_1,
    OTP_CTRL_CREATOR_SW_CFG_DIGEST_0,
    OTP_CTRL_CREATOR_SW_CFG_DIGEST_1,
    OTP_CTRL_OWNER_SW_CFG_DIGEST_0,
    OTP_CTRL_OWNER_SW_CFG_DIGEST_1,
    OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_0,
    OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_1,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_0,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_1,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_0,
    OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_1,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_0,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_1,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_0,
    OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_1,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_0,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_1,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_0,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_1,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_0,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_1,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_0,
    OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_1,
    OTP_CTRL_ROM_PATCH_DIGEST_0,
    OTP_CTRL_ROM_PATCH_DIGEST_1,
    OTP_CTRL_SOC_FUSES_CP_DIGEST_0,
    OTP_CTRL_SOC_FUSES_CP_DIGEST_1,
    OTP_CTRL_SOC_FUSES_FT_DIGEST_0,
    OTP_CTRL_SOC_FUSES_FT_DIGEST_1,
    OTP_CTRL_HW_CFG0_DIGEST_0,
    OTP_CTRL_HW_CFG0_DIGEST_1,
    OTP_CTRL_HW_CFG1_DIGEST_0,
    OTP_CTRL_HW_CFG1_DIGEST_1,
    OTP_CTRL_HW_CFG2_DIGEST_0,
    OTP_CTRL_HW_CFG2_DIGEST_1,
    OTP_CTRL_SECRET0_DIGEST_0,
    OTP_CTRL_SECRET0_DIGEST_1,
    OTP_CTRL_SECRET1_DIGEST_0,
    OTP_CTRL_SECRET1_DIGEST_1,
    OTP_CTRL_SECRET2_DIGEST_0,
    OTP_CTRL_SECRET2_DIGEST_1,
    OTP_CTRL_SECRET3_DIGEST_0,
    OTP_CTRL_SECRET3_DIGEST_1
  } otp_ctrl_core_id_e;

  // Register width information to check illegal writes for core interface
  parameter logic [3:0] OTP_CTRL_CORE_PERMIT [109] = '{
    4'b 0001, // index[  0] OTP_CTRL_INTR_STATE
    4'b 0001, // index[  1] OTP_CTRL_INTR_ENABLE
    4'b 0001, // index[  2] OTP_CTRL_INTR_TEST
    4'b 0001, // index[  3] OTP_CTRL_ALERT_TEST
    4'b 0011, // index[  4] OTP_CTRL_STATUS
    4'b 1111, // index[  5] OTP_CTRL_PARTITION_STATUS_0
    4'b 0001, // index[  6] OTP_CTRL_ERR_CODE_0
    4'b 0001, // index[  7] OTP_CTRL_ERR_CODE_1
    4'b 0001, // index[  8] OTP_CTRL_ERR_CODE_2
    4'b 0001, // index[  9] OTP_CTRL_ERR_CODE_3
    4'b 0001, // index[ 10] OTP_CTRL_ERR_CODE_4
    4'b 0001, // index[ 11] OTP_CTRL_ERR_CODE_5
    4'b 0001, // index[ 12] OTP_CTRL_ERR_CODE_6
    4'b 0001, // index[ 13] OTP_CTRL_ERR_CODE_7
    4'b 0001, // index[ 14] OTP_CTRL_ERR_CODE_8
    4'b 0001, // index[ 15] OTP_CTRL_ERR_CODE_9
    4'b 0001, // index[ 16] OTP_CTRL_ERR_CODE_10
    4'b 0001, // index[ 17] OTP_CTRL_ERR_CODE_11
    4'b 0001, // index[ 18] OTP_CTRL_ERR_CODE_12
    4'b 0001, // index[ 19] OTP_CTRL_ERR_CODE_13
    4'b 0001, // index[ 20] OTP_CTRL_ERR_CODE_14
    4'b 0001, // index[ 21] OTP_CTRL_ERR_CODE_15
    4'b 0001, // index[ 22] OTP_CTRL_ERR_CODE_16
    4'b 0001, // index[ 23] OTP_CTRL_ERR_CODE_17
    4'b 0001, // index[ 24] OTP_CTRL_ERR_CODE_18
    4'b 0001, // index[ 25] OTP_CTRL_ERR_CODE_19
    4'b 0001, // index[ 26] OTP_CTRL_ERR_CODE_20
    4'b 0001, // index[ 27] OTP_CTRL_ERR_CODE_21
    4'b 0001, // index[ 28] OTP_CTRL_ERR_CODE_22
    4'b 0001, // index[ 29] OTP_CTRL_ERR_CODE_23
    4'b 0001, // index[ 30] OTP_CTRL_ERR_CODE_24
    4'b 0001, // index[ 31] OTP_CTRL_ERR_CODE_25
    4'b 0001, // index[ 32] OTP_CTRL_ERR_CODE_26
    4'b 0001, // index[ 33] OTP_CTRL_ERR_CODE_27
    4'b 0001, // index[ 34] OTP_CTRL_DIRECT_ACCESS_REGWEN
    4'b 0001, // index[ 35] OTP_CTRL_DIRECT_ACCESS_CMD
    4'b 0011, // index[ 36] OTP_CTRL_DIRECT_ACCESS_ADDRESS
    4'b 1111, // index[ 37] OTP_CTRL_DIRECT_ACCESS_WDATA_0
    4'b 1111, // index[ 38] OTP_CTRL_DIRECT_ACCESS_WDATA_1
    4'b 1111, // index[ 39] OTP_CTRL_DIRECT_ACCESS_RDATA_0
    4'b 1111, // index[ 40] OTP_CTRL_DIRECT_ACCESS_RDATA_1
    4'b 0001, // index[ 41] OTP_CTRL_CHECK_TRIGGER_REGWEN
    4'b 0001, // index[ 42] OTP_CTRL_CHECK_TRIGGER
    4'b 0001, // index[ 43] OTP_CTRL_CHECK_REGWEN
    4'b 1111, // index[ 44] OTP_CTRL_CHECK_TIMEOUT
    4'b 1111, // index[ 45] OTP_CTRL_INTEGRITY_CHECK_PERIOD
    4'b 1111, // index[ 46] OTP_CTRL_CONSISTENCY_CHECK_PERIOD
    4'b 0001, // index[ 47] OTP_CTRL_VENDOR_TEST_READ_LOCK
    4'b 0001, // index[ 48] OTP_CTRL_CREATOR_SW_CFG_READ_LOCK
    4'b 0001, // index[ 49] OTP_CTRL_OWNER_SW_CFG_READ_LOCK
    4'b 0001, // index[ 50] OTP_CTRL_OWNERSHIP_SLOT_STATE_READ_LOCK
    4'b 0001, // index[ 51] OTP_CTRL_ROT_CREATOR_IDENTITY_READ_LOCK
    4'b 0001, // index[ 52] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_READ_LOCK
    4'b 0001, // index[ 53] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_READ_LOCK
    4'b 0001, // index[ 54] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_READ_LOCK
    4'b 0001, // index[ 55] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_READ_LOCK
    4'b 0001, // index[ 56] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_READ_LOCK
    4'b 0001, // index[ 57] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_READ_LOCK
    4'b 0001, // index[ 58] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_READ_LOCK
    4'b 0001, // index[ 59] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_READ_LOCK
    4'b 0001, // index[ 60] OTP_CTRL_EXT_NVM_READ_LOCK
    4'b 0001, // index[ 61] OTP_CTRL_ROM_PATCH_READ_LOCK
    4'b 0001, // index[ 62] OTP_CTRL_SOC_FUSES_CP_READ_LOCK
    4'b 0001, // index[ 63] OTP_CTRL_SOC_FUSES_FT_READ_LOCK
    4'b 0001, // index[ 64] OTP_CTRL_SCRATCH_FUSES_READ_LOCK
    4'b 1111, // index[ 65] OTP_CTRL_VENDOR_TEST_DIGEST_0
    4'b 1111, // index[ 66] OTP_CTRL_VENDOR_TEST_DIGEST_1
    4'b 1111, // index[ 67] OTP_CTRL_CREATOR_SW_CFG_DIGEST_0
    4'b 1111, // index[ 68] OTP_CTRL_CREATOR_SW_CFG_DIGEST_1
    4'b 1111, // index[ 69] OTP_CTRL_OWNER_SW_CFG_DIGEST_0
    4'b 1111, // index[ 70] OTP_CTRL_OWNER_SW_CFG_DIGEST_1
    4'b 1111, // index[ 71] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_0
    4'b 1111, // index[ 72] OTP_CTRL_ROT_CREATOR_IDENTITY_DIGEST_1
    4'b 1111, // index[ 73] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_0
    4'b 1111, // index[ 74] OTP_CTRL_ROT_OWNER_AUTH_SLOT0_DIGEST_1
    4'b 1111, // index[ 75] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_0
    4'b 1111, // index[ 76] OTP_CTRL_ROT_OWNER_AUTH_SLOT1_DIGEST_1
    4'b 1111, // index[ 77] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_0
    4'b 1111, // index[ 78] OTP_CTRL_PLAT_INTEG_AUTH_SLOT0_DIGEST_1
    4'b 1111, // index[ 79] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_0
    4'b 1111, // index[ 80] OTP_CTRL_PLAT_INTEG_AUTH_SLOT1_DIGEST_1
    4'b 1111, // index[ 81] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_0
    4'b 1111, // index[ 82] OTP_CTRL_PLAT_OWNER_AUTH_SLOT0_DIGEST_1
    4'b 1111, // index[ 83] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_0
    4'b 1111, // index[ 84] OTP_CTRL_PLAT_OWNER_AUTH_SLOT1_DIGEST_1
    4'b 1111, // index[ 85] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_0
    4'b 1111, // index[ 86] OTP_CTRL_PLAT_OWNER_AUTH_SLOT2_DIGEST_1
    4'b 1111, // index[ 87] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_0
    4'b 1111, // index[ 88] OTP_CTRL_PLAT_OWNER_AUTH_SLOT3_DIGEST_1
    4'b 1111, // index[ 89] OTP_CTRL_ROM_PATCH_DIGEST_0
    4'b 1111, // index[ 90] OTP_CTRL_ROM_PATCH_DIGEST_1
    4'b 1111, // index[ 91] OTP_CTRL_SOC_FUSES_CP_DIGEST_0
    4'b 1111, // index[ 92] OTP_CTRL_SOC_FUSES_CP_DIGEST_1
    4'b 1111, // index[ 93] OTP_CTRL_SOC_FUSES_FT_DIGEST_0
    4'b 1111, // index[ 94] OTP_CTRL_SOC_FUSES_FT_DIGEST_1
    4'b 1111, // index[ 95] OTP_CTRL_HW_CFG0_DIGEST_0
    4'b 1111, // index[ 96] OTP_CTRL_HW_CFG0_DIGEST_1
    4'b 1111, // index[ 97] OTP_CTRL_HW_CFG1_DIGEST_0
    4'b 1111, // index[ 98] OTP_CTRL_HW_CFG1_DIGEST_1
    4'b 1111, // index[ 99] OTP_CTRL_HW_CFG2_DIGEST_0
    4'b 1111, // index[100] OTP_CTRL_HW_CFG2_DIGEST_1
    4'b 1111, // index[101] OTP_CTRL_SECRET0_DIGEST_0
    4'b 1111, // index[102] OTP_CTRL_SECRET0_DIGEST_1
    4'b 1111, // index[103] OTP_CTRL_SECRET1_DIGEST_0
    4'b 1111, // index[104] OTP_CTRL_SECRET1_DIGEST_1
    4'b 1111, // index[105] OTP_CTRL_SECRET2_DIGEST_0
    4'b 1111, // index[106] OTP_CTRL_SECRET2_DIGEST_1
    4'b 1111, // index[107] OTP_CTRL_SECRET3_DIGEST_0
    4'b 1111  // index[108] OTP_CTRL_SECRET3_DIGEST_1
  };

endpackage
