<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="33"><twSigConn><twSig>CPU/the_datapath/the_ALU/O_shift0002&lt;31&gt;</twSig><twDriver>SLICE_X70Y36.D</twDriver><twLoad>SLICE_X70Y36.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twSig><twDriver>SLICE_X92Y25.AMUX</twDriver><twLoad>SLICE_X92Y25.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twSig><twDriver>SLICE_X92Y25.BMUX</twDriver><twLoad>SLICE_X92Y25.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twSig><twDriver>SLICE_X92Y25.CMUX</twDriver><twLoad>SLICE_X92Y25.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twSig><twDriver>SLICE_X92Y25.DMUX</twDriver><twLoad>SLICE_X92Y25.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twSig><twDriver>SLICE_X92Y26.AMUX</twDriver><twLoad>SLICE_X92Y26.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twSig><twDriver>SLICE_X92Y26.BMUX</twDriver><twLoad>SLICE_X92Y26.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twSig><twDriver>SLICE_X92Y26.CMUX</twDriver><twLoad>SLICE_X92Y26.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twSig><twDriver>SLICE_X92Y26.DMUX</twDriver><twLoad>SLICE_X92Y26.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twSig><twDriver>SLICE_X92Y27.AMUX</twDriver><twLoad>SLICE_X92Y27.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twSig><twDriver>SLICE_X92Y27.BMUX</twDriver><twLoad>SLICE_X92Y27.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twSig><twDriver>SLICE_X92Y27.CMUX</twDriver><twLoad>SLICE_X92Y27.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twSig><twDriver>SLICE_X92Y27.DMUX</twDriver><twLoad>SLICE_X92Y27.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twSig><twDriver>SLICE_X92Y28.AMUX</twDriver><twLoad>SLICE_X92Y28.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twSig><twDriver>SLICE_X92Y28.BMUX</twDriver><twLoad>SLICE_X92Y28.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twSig><twDriver>SLICE_X92Y28.CMUX</twDriver><twLoad>SLICE_X92Y28.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twSig><twDriver>SLICE_X92Y28.DMUX</twDriver><twLoad>SLICE_X92Y28.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twSig><twDriver>SLICE_X92Y29.AMUX</twDriver><twLoad>SLICE_X92Y29.A3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twSig><twDriver>SLICE_X92Y29.BMUX</twDriver><twLoad>SLICE_X92Y29.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twSig><twDriver>SLICE_X92Y29.CMUX</twDriver><twLoad>SLICE_X92Y29.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twSig><twDriver>SLICE_X92Y29.DMUX</twDriver><twLoad>SLICE_X92Y29.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twSig><twDriver>SLICE_X92Y30.AMUX</twDriver><twLoad>SLICE_X92Y30.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twSig><twDriver>SLICE_X92Y30.BMUX</twDriver><twLoad>SLICE_X92Y30.B1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twSig><twDriver>SLICE_X92Y30.CMUX</twDriver><twLoad>SLICE_X92Y30.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twSig><twDriver>SLICE_X92Y30.DMUX</twDriver><twLoad>SLICE_X92Y30.D5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twSig><twDriver>SLICE_X92Y31.AMUX</twDriver><twLoad>SLICE_X92Y31.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twSig><twDriver>SLICE_X92Y31.BMUX</twDriver><twLoad>SLICE_X92Y31.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twSig><twDriver>SLICE_X92Y31.CMUX</twDriver><twLoad>SLICE_X92Y31.C1</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twSig><twDriver>SLICE_X92Y31.DMUX</twDriver><twLoad>SLICE_X92Y31.D3</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twSig><twDriver>SLICE_X92Y32.AMUX</twDriver><twLoad>SLICE_X92Y32.A5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twSig><twDriver>SLICE_X92Y32.BMUX</twDriver><twLoad>SLICE_X92Y32.B5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twSig><twDriver>SLICE_X92Y32.CMUX</twDriver><twLoad>SLICE_X92Y32.C5</twLoad></twSigConn><twSigConn><twSig>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twSig><twDriver>SLICE_X92Y32.DMUX</twDriver><twLoad>SLICE_X92Y32.D3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.103</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.103</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.371</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.229</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.371</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.229</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.371</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.702</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.102</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.702</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.102</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.894</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.294</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.894</twDel><twNotMet></twNotMet><twTimeConst>0.600</twTimeConst><twAbsSlack>0.294</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.894</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.143</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.993</twDel><twNotMet></twNotMet><twTimeConst>0.850</twTimeConst><twAbsSlack>0.143</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.993</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.055</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathFromToDelay"><twSlack>0.795</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>3.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.318</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>2.532</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>2.618</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="47"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>2.922</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.922</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>3.099</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.823</twRouteDel><twTotDel>3.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="51" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.024</twMaxDel><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>0.421</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.020</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>2.020</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>0.445</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.996</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.996</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>0.526</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.888</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>0.550</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>0.526</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.888</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.550</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>0.542</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.772</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.566</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.748</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>1.748</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>0.546</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.883</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.883</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.570</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.859</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.859</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y68.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.612</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.817</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.719</twRouteDel><twTotDel>1.817</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.636</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.793</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.719</twRouteDel><twTotDel>1.793</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.921</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>0.947</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.927</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.949</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>0.953</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="96"><twSlack>0.987</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.068</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>1.094</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.001</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>1.002</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>1.028</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="102"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="103"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="104"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>1.021</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>1.047</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>1.109</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.042</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.070</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="109"><twSlack>1.068</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="110"><twSlack>1.042</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y276.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.070</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>1.068</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y276.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>10304999652580634624</twItemCnt><twErrCntSetup>1574</twErrCntSetup><twErrCntEndPt>1574</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11068</twEndPtCnt><twPathErrCnt>10304999646055266304</twPathErrCnt><twMinPer>106.294</twMinPer></twConstHead><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_7_31 (SLICE_X89Y28.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.147</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>52.666</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.945</twRouteDel><twTotDel>52.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.928</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>52.447</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.630</twRouteDel><twTotDel>52.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.876</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twTotPathDel>52.395</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_7_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_7_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_7_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.578</twRouteDel><twTotDel>52.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_3_31 (SLICE_X88Y28.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.140</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twTotPathDel>52.659</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_3_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_3_31</twBEL></twPathDel><twLogDel>20.714</twLogDel><twRouteDel>31.945</twRouteDel><twTotDel>52.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.921</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twTotPathDel>52.440</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_3_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_3_31</twBEL></twPathDel><twLogDel>19.810</twLogDel><twRouteDel>32.630</twRouteDel><twTotDel>52.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.869</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twTotPathDel>52.388</twTotPathDel><twClkSkew dest = "3.530" src = "3.754">0.224</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_3_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_3_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_3_31</twBEL></twPathDel><twLogDel>19.810</twLogDel><twRouteDel>32.578</twRouteDel><twTotDel>52.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_30_31 (SLICE_X87Y27.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.110</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>52.624</twTotPathDel><twClkSkew dest = "3.525" src = "3.754">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.903</twRouteDel><twTotDel>52.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.891</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>52.405</twTotPathDel><twClkSkew dest = "3.525" src = "3.754">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.588</twRouteDel><twTotDel>52.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.839</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twTotPathDel>52.353</twTotPathDel><twClkSkew dest = "3.525" src = "3.754">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_30_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y27.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_30_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.536</twRouteDel><twTotDel>52.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X86Y28.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.106</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>52.639</twTotPathDel><twClkSkew dest = "3.544" src = "3.754">0.210</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.918</twRouteDel><twTotDel>52.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.887</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>52.420</twTotPathDel><twClkSkew dest = "3.544" src = "3.754">0.210</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.603</twRouteDel><twTotDel>52.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.835</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twTotPathDel>52.368</twTotPathDel><twClkSkew dest = "3.544" src = "3.754">0.210</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_18_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_18_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_18_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.551</twRouteDel><twTotDel>52.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X90Y26.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.088</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>52.653</twTotPathDel><twClkSkew dest = "3.576" src = "3.754">0.178</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.932</twRouteDel><twTotDel>52.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.869</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>52.434</twTotPathDel><twClkSkew dest = "3.576" src = "3.754">0.178</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.617</twRouteDel><twTotDel>52.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.817</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twTotPathDel>52.382</twTotPathDel><twClkSkew dest = "3.576" src = "3.754">0.178</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_12_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_12_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_12_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.565</twRouteDel><twTotDel>52.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_4_31 (SLICE_X89Y31.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.002</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twTotPathDel>52.520</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_4_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_4_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.799</twRouteDel><twTotDel>52.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.783</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twTotPathDel>52.301</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_4_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_4_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.484</twRouteDel><twTotDel>52.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.731</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twTotPathDel>52.249</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_4_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_4_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_4_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.432</twRouteDel><twTotDel>52.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_6_31 (SLICE_X91Y30.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.997</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>52.513</twTotPathDel><twClkSkew dest = "3.527" src = "3.754">0.227</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.792</twRouteDel><twTotDel>52.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.778</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>52.294</twTotPathDel><twClkSkew dest = "3.527" src = "3.754">0.227</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.477</twRouteDel><twTotDel>52.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.726</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twTotPathDel>52.242</twTotPathDel><twClkSkew dest = "3.527" src = "3.754">0.227</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_6_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_6_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.425</twRouteDel><twTotDel>52.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_5_31 (SLICE_X88Y31.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.995</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>52.513</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>20.714</twLogDel><twRouteDel>31.799</twRouteDel><twTotDel>52.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.776</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>52.294</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>19.810</twLogDel><twRouteDel>32.484</twRouteDel><twTotDel>52.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.724</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twTotPathDel>52.242</twTotPathDel><twClkSkew dest = "3.529" src = "3.754">0.225</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_5_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_5_31</twBEL></twPathDel><twLogDel>19.810</twLogDel><twRouteDel>32.432</twRouteDel><twTotDel>52.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X90Y30.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.992</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>52.533</twTotPathDel><twClkSkew dest = "3.552" src = "3.754">0.202</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.812</twRouteDel><twTotDel>52.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.773</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>52.314</twTotPathDel><twClkSkew dest = "3.552" src = "3.754">0.202</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.497</twRouteDel><twTotDel>52.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.721</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twTotPathDel>52.262</twTotPathDel><twClkSkew dest = "3.552" src = "3.754">0.202</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_9_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_9_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.445</twRouteDel><twTotDel>52.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="165888202660381152" iCriticalPaths="165888202660380704" sType="EndPoint">Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X89Y25.DX), 165888202660381152 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>52.522</twTotPathDel><twClkSkew dest = "3.547" src = "3.754">0.207</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>56</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/PrevInstruction_Reg&lt;15&gt;</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>CPU/ALU_Sel_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh99</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N818</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut&lt;0&gt;_rt</twBEL><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twComp><twBEL>CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;16&gt;141</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;176_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>N754</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;16&gt;308</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>CPU/Address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;9&gt;</twComp><twBEL>CPU/the_controller/CTreset169_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>N679</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>20.721</twLogDel><twRouteDel>31.801</twRouteDel><twTotDel>52.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.767</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>52.303</twTotPathDel><twClkSkew dest = "3.547" src = "3.754">0.207</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;186</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000027</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000027</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.486</twRouteDel><twTotDel>52.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-42.715</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twTotPathDel>52.251</twTotPathDel><twClkSkew dest = "3.547" src = "3.754">0.207</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>CPU/the_datapath/the_regfile/the_registers_22_31</twDest><twLogLvls>53</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>fifo_reset1202_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>_or00001_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_controller/N49</twComp><twBEL>CPU/the_controller/AluSelA&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>CPU/the_controller/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/Sh100</twComp><twBEL>CPU/the_controller/AluSelA&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>CPU/ALU_Sel_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp><twBEL>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>CPU/the_datapath/ALU_SrcA_Reg&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000055</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or000055</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp><twBEL>CPU/the_datapath/the_ALU/O_or000081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>CPU/the_datapath/the_ALU/O_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;236</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;170</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;5&gt;189</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW&lt;25&gt;186</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_datapath/ALU_OutMW&lt;25&gt;291</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>CPU/Address&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/ALU_OutMW_Reg&lt;25&gt;</twComp><twBEL>CPU/the_controller/CTreset1107</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>CPU/the_controller/CTreset1107</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_6_31</twComp><twBEL>CPU/the_datapath/CycleCounter_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/the_datapath/CycleCounter_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;0&gt;1</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;1&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;2&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_5_12</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;3&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;4&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;5&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;6&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_24_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;7&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;8&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;9&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;10&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y27.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_9_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;11&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;12&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;13&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;14&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y28.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_30_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;15&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;16&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;17&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;18&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;19&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;20&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;21&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;22&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y30.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_2_8</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;23&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;24&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;25&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;26&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y31.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y31.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;27&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/the_datapath/Madd_InstrCounter_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;28&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;29&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y32.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;30&gt;11</twBEL><twBEL>CPU/the_datapath/Madd_InstrCounter_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU/the_datapath/InstrCounter_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/InstrCounter&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>CPU/the_datapath/InstrCounter&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_8_31</twComp><twBEL>CPU/the_datapath/WriteData_Reg&lt;31&gt;120</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>CPU/the_datapath/WriteData_Reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>CPU/the_datapath/the_regfile/the_registers_22_31</twComp><twBEL>CPU/the_datapath/the_regfile/the_registers_22_31</twBEL></twPathDel><twLogDel>19.817</twLogDel><twRouteDel>32.434</twRouteDel><twTotDel>52.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (SLICE_X30Y141.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twSrc><twDest BELType="FF">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew dest = "0.152" src = "0.141">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twSrc><twDest BELType='FF'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X31Y141.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y141.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/active_data_line_188 (SLICE_X29Y38.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">mem_arch/dcache/first_read_60</twSrc><twDest BELType="FF">mem_arch/dcache/active_data_line_188</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "1.531" src = "1.357">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/dcache/first_read_60</twSrc><twDest BELType='FF'>mem_arch/dcache/active_data_line_188</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X28Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/dcache/first_read&lt;63&gt;</twComp><twBEL>mem_arch/dcache/first_read_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>mem_arch/dcache/first_read&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/dcache/active_data_line&lt;191&gt;</twComp><twBEL>mem_arch/dcache/active_data_line_mux0000&lt;188&gt;1</twBEL><twBEL>mem_arch/dcache/active_data_line_188</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1 (SLICE_X100Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "1.701" src = "1.546">-0.155</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X100Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM_DoneState&lt;0&gt;1</twBEL><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y8.ADDRBL12), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_11</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.655</twTotPathDel><twClkSkew dest = "0.792" src = "0.564">-0.228</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_11</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X84Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;13&gt;</twComp><twBEL>mem_arch/icache/addr_hold_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ADDRBL12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y8.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>0.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y8.ADDRBU12), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_11</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.655</twTotPathDel><twClkSkew dest = "0.787" src = "0.564">-0.223</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_11</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X84Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;13&gt;</twComp><twBEL>mem_arch/icache/addr_hold_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y8.CLKBWRCLKU</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>0.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y9.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">mem_arch/icache/addr_hold_12</twSrc><twDest BELType="RAM">mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twTotPathDel>0.649</twTotPathDel><twClkSkew dest = "0.775" src = "0.564">-0.211</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/icache/addr_hold_12</twSrc><twDest BELType='RAM'>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X84Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;13&gt;</twComp><twBEL>mem_arch/icache/addr_hold_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.510</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y9.CLKBWRCLKL</twSite><twDelType>Trckc_ADDR</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11 (SLICE_X82Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11</twSrc><twDest BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.600" src = "0.547">-0.053</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11</twSrc><twDest BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X78Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[12]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[11]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1[12]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X80Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "0.136" src = "0.126">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X81Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[7]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[5]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[7]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X80Y12.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twDest><twTotPathDel>0.454</twTotPathDel><twClkSkew dest = "0.137" src = "0.127">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X81Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[5]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X78Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "0.166" src = "0.129">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X79Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[3]</twComp><twBEL>mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_10_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[10].ODDR/SR" locationPin="OLOGIC_X2Y78.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="195" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_11_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[11].ODDR/SR" locationPin="OLOGIC_X2Y79.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="196" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_0_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[0].ODDR/SR" locationPin="OLOGIC_X2Y68.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X25Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.511</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.399</twTotPathDel><twClkSkew dest = "0.581" src = "0.561">-0.020</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X32Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.936</twRouteDel><twTotDel>1.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X32Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.610</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X32Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X42Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X46Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.615</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X32Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.840</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>1.045</twTotPathDel><twClkSkew dest = "0.522" src = "0.527">0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.607</twRouteDel><twTotDel>1.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X42Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.900</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>0.961</twTotPathDel><twClkSkew dest = "0.510" src = "0.539">0.029</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>0.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X41Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.901</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew dest = "0.490" src = "0.549">0.059</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X14Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.910</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>0.986</twTotPathDel><twClkSkew dest = "0.631" src = "0.625">-0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X25Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X46Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.950</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twTotPathDel>0.952</twTotPathDel><twClkSkew dest = "0.154" src = "0.142">-0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X25Y69.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.957</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twTotPathDel>0.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X25Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y69.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X41Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X47Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X25Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X25Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X32Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X32Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X25Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X25Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X47Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X47Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X41Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X41Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X42Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X46Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X46Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X42Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X42Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="240" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X14Y69.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X14Y69.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4064</twItemCnt><twErrCntSetup>6</twErrCntSetup><twErrCntEndPt>11</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">5</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2426</twEndPtCnt><twPathErrCnt>29</twPathErrCnt><twMinPer>8.153</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="10" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y21.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.153</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>8.015</twTotPathDel><twClkSkew dest = "0.249" src = "0.277">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.408</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>6.413</twRouteDel><twTotDel>8.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.125</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>8.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.408</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>6.413</twRouteDel><twTotDel>8.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.076</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.691</twTotPathDel><twClkSkew dest = "1.485" src = "1.760">0.275</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y7.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.681</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y21.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.408</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y21.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>5.089</twRouteDel><twTotDel>6.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="6" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y7.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.671</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.592</twTotPathDel><twClkSkew dest = "1.637" src = "1.606">-0.031</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y7.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.990</twRouteDel><twTotDel>6.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.667</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.592</twTotPathDel><twClkSkew dest = "1.641" src = "1.606">-0.035</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y7.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.990</twRouteDel><twTotDel>6.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.437</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>5.277</twTotPathDel><twClkSkew dest = "1.637" src = "1.687">0.050</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y7.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y7.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.675</twRouteDel><twTotDel>5.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="4" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y8.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.246</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.096</twTotPathDel><twClkSkew dest = "1.566" src = "1.606">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>6.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.243</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>6.096</twTotPathDel><twClkSkew dest = "1.569" src = "1.606">0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>6.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.076</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "1.566" src = "1.760">0.194</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y7.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.681</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="2" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.411</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>5.198</twTotPathDel><twClkSkew dest = "1.503" src = "1.606">0.103</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y11.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>5.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.408</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>5.198</twTotPathDel><twClkSkew dest = "1.506" src = "1.606">0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y21.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y21.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.005</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y11.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>3.596</twRouteDel><twTotDel>5.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.759</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>3.874</twTotPathDel><twClkSkew dest = "1.503" src = "1.760">0.257</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y7.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.681</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y11.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>3.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X45Y131.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twTotPathDel>4.797</twTotPathDel><twClkSkew dest = "3.426" src = "3.754">0.328</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X84Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.324</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>4.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.DIBDIL13), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.164</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>5.023</twTotPathDel><twClkSkew dest = "1.503" src = "1.534">0.031</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X11Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.DIBDIL13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y11.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>4.231</twRouteDel><twTotDel>5.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.778</twTotPathDel><twClkSkew dest = "3.599" src = "3.579">-0.020</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X54Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.173</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>3.800</twRouteDel><twTotDel>4.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.871</twTotPathDel><twClkSkew dest = "3.599" src = "3.690">0.091</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.893</twRouteDel><twTotDel>3.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.192</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.740</twTotPathDel><twClkSkew dest = "0.716" src = "0.674">-0.042</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X26Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DDR2_ODT_OBUF</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.762</twRouteDel><twTotDel>3.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X24Y73.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "3.389" src = "3.552">0.163</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X55Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.558</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.852</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.140</twTotPathDel><twClkSkew dest = "1.285" src = "1.183">-0.102</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X51Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.134</twRouteDel><twTotDel>4.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.029</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.787</twTotPathDel><twClkSkew dest = "1.285" src = "1.359">0.074</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y73.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.875</twRouteDel><twTotDel>3.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X24Y79.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.055</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>4.554</twTotPathDel><twClkSkew dest = "3.403" src = "3.552">0.149</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X55Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.548</twRouteDel><twTotDel>4.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.876</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>4.130</twTotPathDel><twClkSkew dest = "1.299" src = "1.183">-0.116</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X51Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>4.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.053</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.777</twTotPathDel><twClkSkew dest = "1.299" src = "1.359">0.060</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.865</twRouteDel><twTotDel>3.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.DIBDIU13), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.797</twTotPathDel><twClkSkew dest = "1.506" src = "1.534">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X11Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.DIBDIU13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y11.CLKBWRCLKU</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>4.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y100.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.033</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "3.640" src = "3.304">-0.336</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.010</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "3.658" src = "3.405">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X40Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.009</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew dest = "3.530" src = "3.304">-0.226</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X42Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y100.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "3.678" src = "3.332">-0.346</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X32Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X40Y86.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.003</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew dest = "3.530" src = "3.304">-0.226</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X42Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X40Y86.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew dest = "3.530" src = "3.304">-0.226</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X42Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y100.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.602</twTotPathDel><twClkSkew dest = "3.640" src = "3.304">-0.336</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X41Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;34&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y100.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.636</twTotPathDel><twClkSkew dest = "3.678" src = "3.332">-0.346</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X32Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y79.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew dest = "3.658" src = "3.405">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X24Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X60Y79.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "3.493" src = "3.254">-0.239</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X63Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="311"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="312" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="313" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="314" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="315" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>926</twItemCnt><twErrCntSetup>273</twErrCntSetup><twErrCntEndPt>273</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>790</twEndPtCnt><twPathErrCnt>273</twPathErrCnt><twMinPer>16.756</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16 (SLICE_X11Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.939</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "3.435" src = "3.690">0.255</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twDest><twTotPathDel>3.575</twTotPathDel><twClkSkew dest = "1.331" src = "1.379">0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28 (SLICE_X11Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.939</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "3.435" src = "3.690">0.255</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twDest><twTotPathDel>3.575</twTotPathDel><twClkSkew dest = "1.331" src = "1.379">0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (SLICE_X11Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.939</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "3.435" src = "3.690">0.255</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.267</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twDest><twTotPathDel>3.575</twTotPathDel><twClkSkew dest = "1.331" src = "1.379">0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (SLICE_X11Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.937</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twDest><twTotPathDel>3.690</twTotPathDel><twClkSkew dest = "3.435" src = "3.690">0.255</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>3.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.269</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twDest><twTotPathDel>3.573</twTotPathDel><twClkSkew dest = "1.331" src = "1.379">0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (SLICE_X13Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.637</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "3.430" src = "3.690">0.260</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.296</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.569</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twDest><twTotPathDel>3.268</twTotPathDel><twClkSkew dest = "1.326" src = "1.379">0.053</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>3.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X6Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.614</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twTotPathDel>3.501</twTotPathDel><twClkSkew dest = "3.569" src = "3.690">0.121</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.745</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twTotPathDel>3.231</twTotPathDel><twClkSkew dest = "1.465" src = "1.379">-0.086</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.119</twRouteDel><twTotDel>3.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X6Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.614</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>3.501</twTotPathDel><twClkSkew dest = "3.569" src = "3.690">0.121</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.745</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>3.231</twTotPathDel><twClkSkew dest = "1.465" src = "1.379">-0.086</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.119</twRouteDel><twTotDel>3.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (SLICE_X6Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.612</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twTotPathDel>3.499</twTotPathDel><twClkSkew dest = "3.569" src = "3.690">0.121</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.747</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.465" src = "1.379">-0.086</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>2.119</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (SLICE_X9Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.586</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twTotPathDel>3.430</twTotPathDel><twClkSkew dest = "3.526" src = "3.690">0.164</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>3.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.773</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "1.422" src = "1.379">-0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (SLICE_X9Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.586</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>3.430</twTotPathDel><twClkSkew dest = "3.526" src = "3.690">0.164</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>3.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.773</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "1.422" src = "1.379">-0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.207" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.110</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X20Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (SLICE_X8Y60.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "0.694" src = "0.637">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_2311</twBEL><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X23Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X23Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X23Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X23Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X23Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew dest = "0.843" src = "0.621">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X13Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.683</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew dest = "0.833" src = "0.621">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X13Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.683</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew dest = "0.829" src = "0.621">-0.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X13Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.683</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.REGCLKARDRCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X22Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X22Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X22Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="380"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="381" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="382" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="383" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="384" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>11184</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3940</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.828</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X15Y100.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.650</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.679</twTotPathDel><twClkSkew dest = "3.516" src = "3.945">0.429</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.143</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.566</twTotPathDel><twClkSkew dest = "3.516" src = "3.945">0.429</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>3.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.722</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twTotPathDel>3.185</twTotPathDel><twClkSkew dest = "1.412" src = "1.383">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;47&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.649</twRouteDel><twTotDel>3.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X15Y100.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.720</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "3.516" src = "3.924">0.408</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.076</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.203</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>3.147</twTotPathDel><twClkSkew dest = "3.516" src = "3.924">0.408</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.930</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.593</twRouteDel><twTotDel>3.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.421</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twTotPathDel>2.486</twTotPathDel><twClkSkew dest = "1.412" src = "1.383">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X15Y100.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.728</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.589</twTotPathDel><twClkSkew dest = "3.516" src = "3.957">0.441</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.041</twRouteDel><twTotDel>3.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.988</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.329</twTotPathDel><twClkSkew dest = "3.516" src = "3.957">0.441</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>3.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.315</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twTotPathDel>3.592</twTotPathDel><twClkSkew dest = "1.412" src = "1.383">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.044</twRouteDel><twTotDel>3.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (SLICE_X11Y94.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.833</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>3.387</twTotPathDel><twClkSkew dest = "3.424" src = "3.962">0.538</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.138</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "3.424" src = "3.962">0.538</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.549</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.008</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twTotPathDel>1.859</twTotPathDel><twClkSkew dest = "0.631" src = "0.642">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y96.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>1.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X15Y100.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.837</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.507</twTotPathDel><twClkSkew dest = "3.516" src = "3.930">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>3.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.017</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.327</twTotPathDel><twClkSkew dest = "3.516" src = "3.930">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.692</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twTotPathDel>3.215</twTotPathDel><twClkSkew dest = "1.412" src = "1.383">-0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X12Y92.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.865</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew dest = "3.413" src = "3.955">0.542</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.812</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.941</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.275</twTotPathDel><twClkSkew dest = "3.413" src = "3.955">0.542</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>3.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.214</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.642</twTotPathDel><twClkSkew dest = "0.620" src = "0.642">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y112.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>3.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X11Y105.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.898</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.422</twTotPathDel><twClkSkew dest = "3.519" src = "3.957">0.438</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>3.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.326</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew dest = "3.519" src = "3.957">0.438</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.500</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.410</twTotPathDel><twClkSkew dest = "1.415" src = "1.383">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.862</twRouteDel><twTotDel>3.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62 (SLICE_X12Y106.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.967</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twTotPathDel>3.343</twTotPathDel><twClkSkew dest = "3.512" src = "3.960">0.448</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.804</twRouteDel><twTotDel>3.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.124</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twTotPathDel>3.186</twTotPathDel><twClkSkew dest = "3.512" src = "3.960">0.448</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y138.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y123.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>3.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.260</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twTotPathDel>3.643</twTotPathDel><twClkSkew dest = "1.408" src = "1.383">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.104</twRouteDel><twTotDel>3.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (SLICE_X12Y100.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.975</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twTotPathDel>3.379</twTotPathDel><twClkSkew dest = "3.527" src = "3.931">0.404</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.840</twRouteDel><twTotDel>3.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.435</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twTotPathDel>2.919</twTotPathDel><twClkSkew dest = "3.527" src = "3.931">0.404</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>2.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.103</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twTotPathDel>3.815</twTotPathDel><twClkSkew dest = "1.423" src = "1.383">-0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>3.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X12Y92.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.977</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "3.413" src = "3.962">0.549</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.111</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.098</twTotPathDel><twClkSkew dest = "3.413" src = "3.962">0.549</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.767</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>3.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.637</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>2.219</twTotPathDel><twClkSkew dest = "0.620" src = "0.642">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.526</twLogDel><twRouteDel>1.693</twRouteDel><twTotDel>2.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X48Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.105</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.598</twTotPathDel><twClkSkew dest = "3.548" src = "3.297">-0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X49Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X66Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "3.523" src = "3.254">-0.269</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.242</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X68Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (SLICE_X27Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.145" src = "0.161">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X26Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (SLICE_X86Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "0.635" src = "0.572">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X89Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (SLICE_X28Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew dest = "0.611" src = "0.570">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (SLICE_X86Y96.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "0.635" src = "0.572">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X89Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (SLICE_X63Y79.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "1.237" src = "1.170">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X65Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (SLICE_X86Y96.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.635" src = "0.572">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X89Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly (SLICE_X28Y77.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "0.611" src = "0.570">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req (SLICE_X67Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew dest = "0.498" src = "0.468">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X69Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req_or000011</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="465"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="466" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="467" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="468" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="469"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="53.147" errors="0" errorRollup="1858" items="0" itemsRollup="10304999652580648960"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="106.294" actualRollup="N/A" errors="1574" errorRollup="0" items="10304999652580634624" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="8.153" actualRollup="N/A" errors="11" errorRollup="0" items="4064" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="16.756" actualRollup="N/A" errors="273" errorRollup="0" items="926" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.828" actualRollup="N/A" errors="0" errorRollup="0" items="11184" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="470">8</twUnmetConstCnt><twDataSheet anchorID="471" twNameLen="15"><twClk2SUList anchorID="472" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.055</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="473" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="474" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="475" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="476" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="477" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.663</twFallRise><twFallFall>1.687</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.663</twFallRise><twFallFall>1.687</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="478" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="479" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.834</twFallRise><twFallFall>1.858</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.834</twFallRise><twFallFall>1.858</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="480" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>3.055</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="481" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="482" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.686</twFallRise><twFallFall>1.710</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="483" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.667</twFallRise><twFallFall>1.691</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="484" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.532</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="485" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.663</twFallRise><twFallFall>1.687</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.663</twFallRise><twFallFall>1.687</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="486" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>1.955</twFallRise><twFallFall>1.979</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="487" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.834</twFallRise><twFallFall>1.858</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.834</twFallRise><twFallFall>1.858</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.863</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="488" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>59.260</twRiseRise><twFallRise>1.952</twFallRise><twRiseFall>3.335</twRiseFall><twFallFall>3.765</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="489"><twErrCnt>1863</twErrCnt><twScore>27274804</twScore><twSetupScore>27274743</twSetupScore><twHoldScore>61</twHoldScore><twConstCov><twPathCnt>10304999652580677632</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>36150</twConnCnt></twConstCov><twStats anchorID="490"><twMinPer>106.294</twMinPer><twFootnote number="1" /><twMaxFreq>9.408</twMaxFreq><twMaxFromToDel>3.055</twMaxFromToDel><twMaxNetDel>0.993</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec  3 14:20:32 2012 </twTimestamp></twFoot><twClientInfo anchorID="491"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 742 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
