 
        -delay max
        -nets


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[95]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930424
  -------------------------------------------------------------------------------
  data required time                                                  19.930424
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587815


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[79]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930424
  -------------------------------------------------------------------------------
  data required time                                                  19.930424
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587815


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[76]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[96]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[65]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[97]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[66]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[98]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[67]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[99]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[68]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[100]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[69]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[101]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[70]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[102]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[71]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[103]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587893


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[107]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[108]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[77]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[109]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[78]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[110]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[121]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[58]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[123]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[61]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[125]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[94]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[126]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[64]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930571
  -------------------------------------------------------------------------------
  data required time                                                  19.930571
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.587962


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[84]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930651
  -------------------------------------------------------------------------------
  data required time                                                  19.930651
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.588042


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[85]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930651
  -------------------------------------------------------------------------------
  data required time                                                  19.930651
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.588042


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[117]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930651
  -------------------------------------------------------------------------------
  data required time                                                  19.930651
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.588042


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[86]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931131
  -------------------------------------------------------------------------------
  data required time                                                  19.931131
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.588523


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[118]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931131
  -------------------------------------------------------------------------------
  data required time                                                  19.931131
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.588523


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[80]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931883
  -------------------------------------------------------------------------------
  data required time                                                  19.931883
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.589274


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[88]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931883
  -------------------------------------------------------------------------------
  data required time                                                  19.931883
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.589274


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[120]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.342608

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931883
  -------------------------------------------------------------------------------
  data required time                                                  19.931883
  data arrival time                                                   -12.342608
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.589274


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[87]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.334945

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930424
  -------------------------------------------------------------------------------
  data required time                                                  19.930424
  data arrival time                                                   -12.334945
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.595479


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[127]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.334945

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.334945
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.595557


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[119]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.334945

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930502
  -------------------------------------------------------------------------------
  data required time                                                  19.930502
  data arrival time                                                   -12.334945
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.595557


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[1]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.276915

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931709
  -------------------------------------------------------------------------------
  data required time                                                  19.931709
  data arrival time                                                   -12.276915
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.654795


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[24]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.276915

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.931738
  -------------------------------------------------------------------------------
  data required time                                                  19.931738
  data arrival time                                                   -12.276915
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.654823


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[7]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.276915

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.932190
  -------------------------------------------------------------------------------
  data required time                                                  19.932190
  data arrival time                                                   -12.276915
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.655275


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[26]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.199431

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -12.199431
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.680257


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[29]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.199098

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -12.199098
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.680591


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[28]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.198966

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -12.198966
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.680722


  Startpoint: ce (input port clocked by VCLK)
  Endpoint: KeyS/key_reg_reg[115]
  Path Group: Inputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock VCLK (rise edge)                                   0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  input external delay                                     10.000000  11.050000 f
  ce (net)                       8     0.015717            0.000000   11.051413 f
  KeyS/ce (net)                        0.015717            0.000000   11.051413 f
  data arrival time                                                   12.244274

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.930651
  -------------------------------------------------------------------------------
  data required time                                                  19.930651
  data arrival time                                                   -12.244274
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.686377


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[127]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[127] (net)            1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[126]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[126] (net)            1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[125]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[125] (net)            1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[124]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[124] (net)            1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[123]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[123] (net)            1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[0]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2295 (net)                    8     0.015635            0.000000   2.024702 r
  data_out[0] (net)              1     0.150000            0.000000   2.288149 r
  data arrival time                                                   2.288149

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.288149
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.661852


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[106]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[106] (net)            1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[105]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[105] (net)            1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[104]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[104] (net)            1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[103]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[103] (net)            1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[102]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[102] (net)            1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[2]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[2] (net)              1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[1]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2294 (net)                    8     0.014928            0.000000   2.022414 r
  data_out[1] (net)              1     0.150000            0.000000   2.285937 r
  data arrival time                                                   2.285937

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.285937
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.664064


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[39]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2116 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[39] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[38]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2116 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[38] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[37]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2116 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[37] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[36]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2116 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[36] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[35]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2116 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[35] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[34]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[34] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[33]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[33] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[32]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[32] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[31]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[31] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[30]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[30] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[29]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[29] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[28]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[28] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[27]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2118 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[27] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[26]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[26] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[25]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[25] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[24]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[24] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[23]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[23] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[22]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[22] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[21]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[21] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[20]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[20] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[19]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2119 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[19] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[18]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[18] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[17]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[17] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[16]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[16] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[15]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[15] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[14]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[14] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[13]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[13] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[12]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[12] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[11]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2105 (net)                    8     0.011809            0.000000   1.971137 f
  n2106 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[11] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[10]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[10] (net)             1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[9]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[9] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[8]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[8] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[7]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[7] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[6]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[6] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[5]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[5] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[4]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[4] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: Ctl_FSM/curState_reg[0]
  Endpoint: data_out[3]
  Path Group: Outputs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  Ctl_FSM/curState[0] (net)      1     0.001504            0.000000   1.164678 f
  Ctl_FSM/done (net)             2     0.152424            0.000000   1.858373 r
  Ctl_FSM/DO_mux_sel (net)       6     0.011238            0.000000   1.918537 r
  contr_out_DO_mux_sel (net)           0.011238            0.000000   1.918537 r
  n2117 (net)                    8     0.011809            0.000000   1.971137 f
  n2120 (net)                    8     0.014383            0.000000   2.020651 r
  data_out[3] (net)              1     0.150000            0.000000   2.284231 r
  data arrival time                                                   2.284231

  clock VCLK (rise edge)                                   19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  output external delay                                    -10.000000 9.950001
  data required time                                                  9.950001
  -------------------------------------------------------------------------------
  data required time                                                  9.950001
  data arrival time                                                   -2.284231
  -------------------------------------------------------------------------------
  slack (MET)                                                         7.665770


  Startpoint: reg_out_SB_in_reg[11]
  Endpoint: reg_out_SB_in_reg[89]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[11] (net)        1     0.001504            0.000000   1.164678 f
  n1821 (net)                    2     0.004146            0.000000   1.199563 f
  n1819 (net)                    1     0.001551            0.000000   1.196323 r
  n1820 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[11] (net)                   0.015791            0.000000   1.237255 f
  SB/C15/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C15/BS_out[1] (net)         1     0.001539            0.000000   2.036286 r
  SB/SB_out[9] (net)                   0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[9] (net)          0.001539            0.000000   2.036286 r
  SR/shiftrow_in[9] (net)              0.001539            0.000000   2.036286 r
  SR/shiftrow_out[73] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[73] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[73] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[89] (net)            1     0.002907            0.000000   2.413021 r
  MC_out_ARK_mux_in[89] (net)          0.002907            0.000000   2.413021 r
  n2388 (net)                    1     0.001504            0.000000   2.435880 f
  n1584 (net)                    1     0.001924            0.000000   2.473223 f
  n1507 (net)                    1     0.004584            0.000000   2.497796 r
  ARK/text_in[89] (net)                0.004584            0.000000   2.497796 r
  ARK/ARK_out[89] (net)          2     0.004315            0.000000   2.563128 r
  ARK_out_reg_in[89] (net)             0.004315            0.000000   2.563128 r
  n1831 (net)                    1     0.002313            0.000000   2.583277 f
  n1829 (net)                    1     0.001476            0.000000   2.621820 f
  n1674 (net)                    1     0.002525            0.000000   2.623939 r
  n2825 (net)                    1     0.001996            0.000000   2.661659 r
  data arrival time                                                   2.661659

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.872253
  -------------------------------------------------------------------------------
  data required time                                                  19.872253
  data arrival time                                                   -2.661659
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.210594


  Startpoint: reg_out_SB_in_reg[67]
  Endpoint: reg_out_SB_in_reg[57]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[67] (net)        1     0.001504            0.000000   1.164678 f
  n1800 (net)                    2     0.004146            0.000000   1.199563 f
  n1798 (net)                    1     0.001551            0.000000   1.196323 r
  n1799 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[67] (net)                   0.015791            0.000000   1.237255 f
  SB/C8/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C8/BS_out[1] (net)          1     0.001539            0.000000   2.047308 r
  SB/SB_out[65] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[65] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[65] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[33] (net)      5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[33] (net)               0.011462            0.000000   2.093723 r
  MC/MC_in[33] (net)                   0.011462            0.000000   2.093723 r
  MC/MC_out[57] (net)            1     0.002907            0.000000   2.452642 r
  MC_out_ARK_mux_in[57] (net)          0.002907            0.000000   2.452642 r
  n2466 (net)                    1     0.001504            0.000000   2.475501 f
  n1616 (net)                    1     0.001924            0.000000   2.512844 f
  n1475 (net)                    1     0.004584            0.000000   2.537417 r
  ARK/text_in[57] (net)                0.004584            0.000000   2.537417 r
  ARK/ARK_out[57] (net)          2     0.005529            0.000000   2.606500 r
  ARK_out_reg_in[57] (net)             0.005529            0.000000   2.606500 r
  n2865 (net)                    1     0.001476            0.000000   2.637577 f
  n785 (net)                     1     0.001996            0.000000   2.646126 r
  data arrival time                                                   2.646126

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646126
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233562


  Startpoint: reg_out_SB_in_reg[67]
  Endpoint: DO_reg_out_reg[57]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[67] (net)        1     0.001504            0.000000   1.164678 f
  n1800 (net)                    2     0.004146            0.000000   1.199563 f
  n1798 (net)                    1     0.001551            0.000000   1.196323 r
  n1799 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[67] (net)                   0.015791            0.000000   1.237255 f
  SB/C8/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C8/BS_out[1] (net)          1     0.001539            0.000000   2.047308 r
  SB/SB_out[65] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[65] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[65] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[33] (net)      5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[33] (net)               0.011462            0.000000   2.093723 r
  MC/MC_in[33] (net)                   0.011462            0.000000   2.093723 r
  MC/MC_out[57] (net)            1     0.002907            0.000000   2.452642 r
  MC_out_ARK_mux_in[57] (net)          0.002907            0.000000   2.452642 r
  n2466 (net)                    1     0.001504            0.000000   2.475501 f
  n1616 (net)                    1     0.001924            0.000000   2.512844 f
  n1475 (net)                    1     0.004584            0.000000   2.537417 r
  ARK/text_in[57] (net)                0.004584            0.000000   2.537417 r
  ARK/ARK_out[57] (net)          2     0.005529            0.000000   2.606500 r
  ARK_out_reg_in[57] (net)             0.005529            0.000000   2.606500 r
  n2681 (net)                    1     0.001476            0.000000   2.637577 f
  n503 (net)                     1     0.001996            0.000000   2.646126 r
  data arrival time                                                   2.646126

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646126
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233562


  Startpoint: reg_out_SB_in_reg[35]
  Endpoint: reg_out_SB_in_reg[25]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[35] (net)        1     0.001504            0.000000   1.164678 f
  n1812 (net)                    2     0.004146            0.000000   1.199563 f
  n1810 (net)                    1     0.001551            0.000000   1.196323 r
  n1811 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[35] (net)                   0.015791            0.000000   1.237255 f
  SB/C12/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C12/BS_out[1] (net)         1     0.001539            0.000000   2.047308 r
  SB/SB_out[33] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[33] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[33] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[1] (net)       5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[1] (net)                0.011462            0.000000   2.093723 r
  MC/MC_in[1] (net)                    0.011462            0.000000   2.093723 r
  MC/MC_out[25] (net)            1     0.002907            0.000000   2.452642 r
  MC_out_ARK_mux_in[25] (net)          0.002907            0.000000   2.452642 r
  n2544 (net)                    1     0.001504            0.000000   2.475501 f
  n1648 (net)                    1     0.001924            0.000000   2.512844 f
  n1443 (net)                    1     0.004584            0.000000   2.537417 r
  ARK/text_in[25] (net)                0.004584            0.000000   2.537417 r
  ARK/ARK_out[25] (net)          2     0.005529            0.000000   2.606500 r
  ARK_out_reg_in[25] (net)             0.005529            0.000000   2.606500 r
  n2906 (net)                    1     0.001476            0.000000   2.637525 f
  n849 (net)                     1     0.001996            0.000000   2.646075 r
  data arrival time                                                   2.646075

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646075
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233614


  Startpoint: reg_out_SB_in_reg[35]
  Endpoint: DO_reg_out_reg[25]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[35] (net)        1     0.001504            0.000000   1.164678 f
  n1812 (net)                    2     0.004146            0.000000   1.199563 f
  n1810 (net)                    1     0.001551            0.000000   1.196323 r
  n1811 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[35] (net)                   0.015791            0.000000   1.237255 f
  SB/C12/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C12/BS_out[1] (net)         1     0.001539            0.000000   2.047308 r
  SB/SB_out[33] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[33] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[33] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[1] (net)       5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[1] (net)                0.011462            0.000000   2.093723 r
  MC/MC_in[1] (net)                    0.011462            0.000000   2.093723 r
  MC/MC_out[25] (net)            1     0.002907            0.000000   2.452642 r
  MC_out_ARK_mux_in[25] (net)          0.002907            0.000000   2.452642 r
  n2544 (net)                    1     0.001504            0.000000   2.475501 f
  n1648 (net)                    1     0.001924            0.000000   2.512844 f
  n1443 (net)                    1     0.004584            0.000000   2.537417 r
  ARK/text_in[25] (net)                0.004584            0.000000   2.537417 r
  ARK/ARK_out[25] (net)          2     0.005529            0.000000   2.606500 r
  ARK_out_reg_in[25] (net)             0.005529            0.000000   2.606500 r
  n2641 (net)                    1     0.001476            0.000000   2.637525 f
  n439 (net)                     1     0.001996            0.000000   2.646075 r
  data arrival time                                                   2.646075

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646075
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233614


  Startpoint: reg_out_SB_in_reg[3]
  Endpoint: reg_out_SB_in_reg[121]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[3] (net)         1     0.001504            0.000000   1.164678 f
  n1824 (net)                    2     0.004146            0.000000   1.199563 f
  n1822 (net)                    1     0.001551            0.000000   1.196323 r
  n1823 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[3] (net)                    0.015791            0.000000   1.237255 f
  SB/C16/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C16/BS_out[1] (net)         1     0.001539            0.000000   2.047245 r
  SB/SB_out[1] (net)                   0.001539            0.000000   2.047245 r
  SB_out_shiftrow_in[1] (net)          0.001539            0.000000   2.047245 r
  SR/shiftrow_in[1] (net)              0.001539            0.000000   2.047245 r
  SR/shiftrow_out[97] (net)      5     0.011462            0.000000   2.093659 r
  SR_out_MC_in[97] (net)               0.011462            0.000000   2.093659 r
  MC/MC_in[97] (net)                   0.011462            0.000000   2.093659 r
  MC/MC_out[121] (net)           1     0.002907            0.000000   2.452579 r
  MC_out_ARK_mux_in[121] (net)         0.002907            0.000000   2.452579 r
  n2309 (net)                    1     0.001504            0.000000   2.475438 f
  n1552 (net)                    1     0.001924            0.000000   2.512781 f
  n1539 (net)                    1     0.004584            0.000000   2.537354 r
  ARK/text_in[121] (net)               0.004584            0.000000   2.537354 r
  ARK/ARK_out[121] (net)         2     0.005529            0.000000   2.606437 r
  ARK_out_reg_in[121] (net)            0.005529            0.000000   2.606437 r
  n2784 (net)                    1     0.001476            0.000000   2.637482 f
  n657 (net)                     1     0.001996            0.000000   2.646031 r
  data arrival time                                                   2.646031

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646031
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233658


  Startpoint: reg_out_SB_in_reg[3]
  Endpoint: DO_reg_out_reg[121]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[3] (net)         1     0.001504            0.000000   1.164678 f
  n1824 (net)                    2     0.004146            0.000000   1.199563 f
  n1822 (net)                    1     0.001551            0.000000   1.196323 r
  n1823 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[3] (net)                    0.015791            0.000000   1.237255 f
  SB/C16/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C16/BS_out[1] (net)         1     0.001539            0.000000   2.047245 r
  SB/SB_out[1] (net)                   0.001539            0.000000   2.047245 r
  SB_out_shiftrow_in[1] (net)          0.001539            0.000000   2.047245 r
  SR/shiftrow_in[1] (net)              0.001539            0.000000   2.047245 r
  SR/shiftrow_out[97] (net)      5     0.011462            0.000000   2.093659 r
  SR_out_MC_in[97] (net)               0.011462            0.000000   2.093659 r
  MC/MC_in[97] (net)                   0.011462            0.000000   2.093659 r
  MC/MC_out[121] (net)           1     0.002907            0.000000   2.452579 r
  MC_out_ARK_mux_in[121] (net)         0.002907            0.000000   2.452579 r
  n2309 (net)                    1     0.001504            0.000000   2.475438 f
  n1552 (net)                    1     0.001924            0.000000   2.512781 f
  n1539 (net)                    1     0.004584            0.000000   2.537354 r
  ARK/text_in[121] (net)               0.004584            0.000000   2.537354 r
  ARK/ARK_out[121] (net)         2     0.005529            0.000000   2.606437 r
  ARK_out_reg_in[121] (net)            0.005529            0.000000   2.606437 r
  n2767 (net)                    1     0.001476            0.000000   2.637482 f
  n631 (net)                     1     0.001996            0.000000   2.646031 r
  data arrival time                                                   2.646031

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.646031
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.233658


  Startpoint: reg_out_SB_in_reg[99]
  Endpoint: reg_out_SB_in_reg[81]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[99] (net)        1     0.001504            0.000000   1.164678 f
  n1788 (net)                    2     0.004146            0.000000   1.199563 f
  n1786 (net)                    1     0.001551            0.000000   1.196323 r
  n1787 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[99] (net)                   0.015791            0.000000   1.237255 f
  SB/C4/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C4/BS_out[1] (net)          1     0.001539            0.000000   2.036286 r
  SB/SB_out[97] (net)                  0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[97] (net)         0.001539            0.000000   2.036286 r
  SR/shiftrow_in[97] (net)             0.001539            0.000000   2.036286 r
  SR/shiftrow_out[65] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[65] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[65] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[81] (net)            1     0.002907            0.000000   2.441620 r
  MC_out_ARK_mux_in[81] (net)          0.002907            0.000000   2.441620 r
  n2408 (net)                    1     0.001504            0.000000   2.464479 f
  n1592 (net)                    1     0.001924            0.000000   2.501822 f
  n1499 (net)                    1     0.004584            0.000000   2.526395 r
  ARK/text_in[81] (net)                0.004584            0.000000   2.526395 r
  ARK/ARK_out[81] (net)          2     0.005529            0.000000   2.595478 r
  ARK_out_reg_in[81] (net)             0.005529            0.000000   2.595478 r
  n2835 (net)                    1     0.001476            0.000000   2.626569 f
  n737 (net)                     1     0.001996            0.000000   2.635118 r
  data arrival time                                                   2.635118

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.635118
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.244570


  Startpoint: reg_out_SB_in_reg[99]
  Endpoint: DO_reg_out_reg[81]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[99] (net)        1     0.001504            0.000000   1.164678 f
  n1788 (net)                    2     0.004146            0.000000   1.199563 f
  n1786 (net)                    1     0.001551            0.000000   1.196323 r
  n1787 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[99] (net)                   0.015791            0.000000   1.237255 f
  SB/C4/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C4/BS_out[1] (net)          1     0.001539            0.000000   2.036286 r
  SB/SB_out[97] (net)                  0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[97] (net)         0.001539            0.000000   2.036286 r
  SR/shiftrow_in[97] (net)             0.001539            0.000000   2.036286 r
  SR/shiftrow_out[65] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[65] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[65] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[81] (net)            1     0.002907            0.000000   2.441620 r
  MC_out_ARK_mux_in[81] (net)          0.002907            0.000000   2.441620 r
  n2408 (net)                    1     0.001504            0.000000   2.464479 f
  n1592 (net)                    1     0.001924            0.000000   2.501822 f
  n1499 (net)                    1     0.004584            0.000000   2.526395 r
  ARK/text_in[81] (net)                0.004584            0.000000   2.526395 r
  ARK/ARK_out[81] (net)          2     0.005529            0.000000   2.595478 r
  ARK_out_reg_in[81] (net)             0.005529            0.000000   2.595478 r
  n2713 (net)                    1     0.001476            0.000000   2.626569 f
  n551 (net)                     1     0.001996            0.000000   2.635118 r
  data arrival time                                                   2.635118

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.635118
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.244570


  Startpoint: reg_out_SB_in_reg[67]
  Endpoint: reg_out_SB_in_reg[49]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[67] (net)        1     0.001504            0.000000   1.164678 f
  n1800 (net)                    2     0.004146            0.000000   1.199563 f
  n1798 (net)                    1     0.001551            0.000000   1.196323 r
  n1799 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[67] (net)                   0.015791            0.000000   1.237255 f
  SB/C8/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C8/BS_out[1] (net)          1     0.001539            0.000000   2.047308 r
  SB/SB_out[65] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[65] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[65] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[33] (net)      5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[33] (net)               0.011462            0.000000   2.093723 r
  MC/MC_in[33] (net)                   0.011462            0.000000   2.093723 r
  MC/MC_out[49] (net)            1     0.002907            0.000000   2.436170 r
  MC_out_ARK_mux_in[49] (net)          0.002907            0.000000   2.436170 r
  n2485 (net)                    1     0.001504            0.000000   2.459028 f
  n1624 (net)                    1     0.001924            0.000000   2.496371 f
  n1467 (net)                    1     0.004584            0.000000   2.520944 r
  ARK/text_in[49] (net)                0.004584            0.000000   2.520944 r
  ARK/ARK_out[49] (net)          2     0.005529            0.000000   2.590028 r
  ARK_out_reg_in[49] (net)             0.005529            0.000000   2.590028 r
  n2875 (net)                    1     0.001476            0.000000   2.621104 f
  n801 (net)                     1     0.001996            0.000000   2.629653 r
  data arrival time                                                   2.629653

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629653
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250036


  Startpoint: reg_out_SB_in_reg[67]
  Endpoint: DO_reg_out_reg[49]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[67] (net)        1     0.001504            0.000000   1.164678 f
  n1800 (net)                    2     0.004146            0.000000   1.199563 f
  n1798 (net)                    1     0.001551            0.000000   1.196323 r
  n1799 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[67] (net)                   0.015791            0.000000   1.237255 f
  SB/C8/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C8/BS_out[1] (net)          1     0.001539            0.000000   2.047308 r
  SB/SB_out[65] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[65] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[65] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[33] (net)      5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[33] (net)               0.011462            0.000000   2.093723 r
  MC/MC_in[33] (net)                   0.011462            0.000000   2.093723 r
  MC/MC_out[49] (net)            1     0.002907            0.000000   2.436170 r
  MC_out_ARK_mux_in[49] (net)          0.002907            0.000000   2.436170 r
  n2485 (net)                    1     0.001504            0.000000   2.459028 f
  n1624 (net)                    1     0.001924            0.000000   2.496371 f
  n1467 (net)                    1     0.004584            0.000000   2.520944 r
  ARK/text_in[49] (net)                0.004584            0.000000   2.520944 r
  ARK/ARK_out[49] (net)          2     0.005529            0.000000   2.590028 r
  ARK_out_reg_in[49] (net)             0.005529            0.000000   2.590028 r
  n2672 (net)                    1     0.001476            0.000000   2.621104 f
  n487 (net)                     1     0.001996            0.000000   2.629653 r
  data arrival time                                                   2.629653

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629653
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250036


  Startpoint: reg_out_SB_in_reg[3]
  Endpoint: reg_out_SB_in_reg[113]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[3] (net)         1     0.001504            0.000000   1.164678 f
  n1824 (net)                    2     0.004146            0.000000   1.199563 f
  n1822 (net)                    1     0.001551            0.000000   1.196323 r
  n1823 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[3] (net)                    0.015791            0.000000   1.237255 f
  SB/C16/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C16/BS_out[1] (net)         1     0.001539            0.000000   2.047245 r
  SB/SB_out[1] (net)                   0.001539            0.000000   2.047245 r
  SB_out_shiftrow_in[1] (net)          0.001539            0.000000   2.047245 r
  SR/shiftrow_in[1] (net)              0.001539            0.000000   2.047245 r
  SR/shiftrow_out[97] (net)      5     0.011462            0.000000   2.093659 r
  SR_out_MC_in[97] (net)               0.011462            0.000000   2.093659 r
  MC/MC_in[97] (net)                   0.011462            0.000000   2.093659 r
  MC/MC_out[113] (net)           1     0.002907            0.000000   2.436106 r
  MC_out_ARK_mux_in[113] (net)         0.002907            0.000000   2.436106 r
  n2328 (net)                    1     0.001504            0.000000   2.458965 f
  n1560 (net)                    1     0.001924            0.000000   2.496308 f
  n1531 (net)                    1     0.004584            0.000000   2.520881 r
  ARK/text_in[113] (net)               0.004584            0.000000   2.520881 r
  ARK/ARK_out[113] (net)         2     0.005529            0.000000   2.589965 r
  ARK_out_reg_in[113] (net)            0.005529            0.000000   2.589965 r
  n2793 (net)                    1     0.001476            0.000000   2.621055 f
  n673 (net)                     1     0.001996            0.000000   2.629604 r
  data arrival time                                                   2.629604

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629604
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250084


  Startpoint: reg_out_SB_in_reg[3]
  Endpoint: DO_reg_out_reg[113]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[3] (net)         1     0.001504            0.000000   1.164678 f
  n1824 (net)                    2     0.004146            0.000000   1.199563 f
  n1822 (net)                    1     0.001551            0.000000   1.196323 r
  n1823 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[3] (net)                    0.015791            0.000000   1.237255 f
  SB/C16/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C16/BS_out[1] (net)         1     0.001539            0.000000   2.047245 r
  SB/SB_out[1] (net)                   0.001539            0.000000   2.047245 r
  SB_out_shiftrow_in[1] (net)          0.001539            0.000000   2.047245 r
  SR/shiftrow_in[1] (net)              0.001539            0.000000   2.047245 r
  SR/shiftrow_out[97] (net)      5     0.011462            0.000000   2.093659 r
  SR_out_MC_in[97] (net)               0.011462            0.000000   2.093659 r
  MC/MC_in[97] (net)                   0.011462            0.000000   2.093659 r
  MC/MC_out[113] (net)           1     0.002907            0.000000   2.436106 r
  MC_out_ARK_mux_in[113] (net)         0.002907            0.000000   2.436106 r
  n2328 (net)                    1     0.001504            0.000000   2.458965 f
  n1560 (net)                    1     0.001924            0.000000   2.496308 f
  n1531 (net)                    1     0.004584            0.000000   2.520881 r
  ARK/text_in[113] (net)               0.004584            0.000000   2.520881 r
  ARK/ARK_out[113] (net)         2     0.005529            0.000000   2.589965 r
  ARK_out_reg_in[113] (net)            0.005529            0.000000   2.589965 r
  n2756 (net)                    1     0.001476            0.000000   2.621055 f
  n615 (net)                     1     0.001996            0.000000   2.629604 r
  data arrival time                                                   2.629604

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629604
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250084


  Startpoint: reg_out_SB_in_reg[35]
  Endpoint: reg_out_SB_in_reg[17]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[35] (net)        1     0.001504            0.000000   1.164678 f
  n1812 (net)                    2     0.004146            0.000000   1.199563 f
  n1810 (net)                    1     0.001551            0.000000   1.196323 r
  n1811 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[35] (net)                   0.015791            0.000000   1.237255 f
  SB/C12/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C12/BS_out[1] (net)         1     0.001539            0.000000   2.047308 r
  SB/SB_out[33] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[33] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[33] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[1] (net)       5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[1] (net)                0.011462            0.000000   2.093723 r
  MC/MC_in[1] (net)                    0.011462            0.000000   2.093723 r
  MC/MC_out[17] (net)            1     0.002907            0.000000   2.436170 r
  MC_out_ARK_mux_in[17] (net)          0.002907            0.000000   2.436170 r
  n2563 (net)                    1     0.001504            0.000000   2.459028 f
  n1656 (net)                    1     0.001924            0.000000   2.496371 f
  n1435 (net)                    1     0.004584            0.000000   2.520944 r
  ARK/text_in[17] (net)                0.004584            0.000000   2.520944 r
  ARK/ARK_out[17] (net)          2     0.005529            0.000000   2.590028 r
  ARK_out_reg_in[17] (net)             0.005529            0.000000   2.590028 r
  n2917 (net)                    1     0.001476            0.000000   2.621053 f
  n865 (net)                     1     0.001996            0.000000   2.629602 r
  data arrival time                                                   2.629602

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629602
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250086


  Startpoint: reg_out_SB_in_reg[35]
  Endpoint: DO_reg_out_reg[17]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[35] (net)        1     0.001504            0.000000   1.164678 f
  n1812 (net)                    2     0.004146            0.000000   1.199563 f
  n1810 (net)                    1     0.001551            0.000000   1.196323 r
  n1811 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[35] (net)                   0.015791            0.000000   1.237255 f
  SB/C12/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C12/BS_out[1] (net)         1     0.001539            0.000000   2.047308 r
  SB/SB_out[33] (net)                  0.001539            0.000000   2.047308 r
  SB_out_shiftrow_in[33] (net)         0.001539            0.000000   2.047308 r
  SR/shiftrow_in[33] (net)             0.001539            0.000000   2.047308 r
  SR/shiftrow_out[1] (net)       5     0.011462            0.000000   2.093723 r
  SR_out_MC_in[1] (net)                0.011462            0.000000   2.093723 r
  MC/MC_in[1] (net)                    0.011462            0.000000   2.093723 r
  MC/MC_out[17] (net)            1     0.002907            0.000000   2.436170 r
  MC_out_ARK_mux_in[17] (net)          0.002907            0.000000   2.436170 r
  n2563 (net)                    1     0.001504            0.000000   2.459028 f
  n1656 (net)                    1     0.001924            0.000000   2.496371 f
  n1435 (net)                    1     0.004584            0.000000   2.520944 r
  ARK/text_in[17] (net)                0.004584            0.000000   2.520944 r
  ARK/ARK_out[17] (net)          2     0.005529            0.000000   2.590028 r
  ARK_out_reg_in[17] (net)             0.005529            0.000000   2.590028 r
  n2630 (net)                    1     0.001476            0.000000   2.621053 f
  n423 (net)                     1     0.001996            0.000000   2.629602 r
  data arrival time                                                   2.629602

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.629602
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.250086


  Startpoint: reg_out_SB_in_reg[99]
  Endpoint: reg_out_SB_in_reg[73]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[99] (net)        1     0.001504            0.000000   1.164678 f
  n1788 (net)                    2     0.004146            0.000000   1.199563 f
  n1786 (net)                    1     0.001551            0.000000   1.196323 r
  n1787 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[99] (net)                   0.015791            0.000000   1.237255 f
  SB/C4/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C4/BS_out[1] (net)          1     0.001539            0.000000   2.036286 r
  SB/SB_out[97] (net)                  0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[97] (net)         0.001539            0.000000   2.036286 r
  SR/shiftrow_in[97] (net)             0.001539            0.000000   2.036286 r
  SR/shiftrow_out[65] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[65] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[65] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[73] (net)            1     0.002907            0.000000   2.425148 r
  MC_out_ARK_mux_in[73] (net)          0.002907            0.000000   2.425148 r
  n2427 (net)                    1     0.001504            0.000000   2.448007 f
  n1600 (net)                    1     0.001924            0.000000   2.485349 f
  n1491 (net)                    1     0.004584            0.000000   2.509923 r
  ARK/text_in[73] (net)                0.004584            0.000000   2.509923 r
  ARK/ARK_out[73] (net)          2     0.005529            0.000000   2.579006 r
  ARK_out_reg_in[73] (net)             0.005529            0.000000   2.579006 r
  n2845 (net)                    1     0.001476            0.000000   2.610097 f
  n753 (net)                     1     0.001996            0.000000   2.618646 r
  data arrival time                                                   2.618646

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.618646
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.261044


  Startpoint: reg_out_SB_in_reg[99]
  Endpoint: DO_reg_out_reg[73]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[99] (net)        1     0.001504            0.000000   1.164678 f
  n1788 (net)                    2     0.004146            0.000000   1.199563 f
  n1786 (net)                    1     0.001551            0.000000   1.196323 r
  n1787 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[99] (net)                   0.015791            0.000000   1.237255 f
  SB/C4/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C4/BS_out[1] (net)          1     0.001539            0.000000   2.036286 r
  SB/SB_out[97] (net)                  0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[97] (net)         0.001539            0.000000   2.036286 r
  SR/shiftrow_in[97] (net)             0.001539            0.000000   2.036286 r
  SR/shiftrow_out[65] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[65] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[65] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[73] (net)            1     0.002907            0.000000   2.425148 r
  MC_out_ARK_mux_in[73] (net)          0.002907            0.000000   2.425148 r
  n2427 (net)                    1     0.001504            0.000000   2.448007 f
  n1600 (net)                    1     0.001924            0.000000   2.485349 f
  n1491 (net)                    1     0.004584            0.000000   2.509923 r
  ARK/text_in[73] (net)                0.004584            0.000000   2.509923 r
  ARK/ARK_out[73] (net)          2     0.005529            0.000000   2.579006 r
  ARK_out_reg_in[73] (net)             0.005529            0.000000   2.579006 r
  n2703 (net)                    1     0.001476            0.000000   2.610097 f
  n535 (net)                     1     0.001996            0.000000   2.618646 r
  data arrival time                                                   2.618646

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.618646
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.261044


  Startpoint: reg_out_SB_in_reg[59]
  Endpoint: reg_out_SB_in_reg[41]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[59] (net)        1     0.001504            0.000000   1.164678 f
  n1803 (net)                    2     0.004146            0.000000   1.199563 f
  n1801 (net)                    1     0.001551            0.000000   1.196323 r
  n1802 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[59] (net)                   0.015791            0.000000   1.237255 f
  SB/C9/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C9/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[57] (net)                  0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[57] (net)         0.001539            0.000000   2.047219 r
  SR/shiftrow_in[57] (net)             0.001539            0.000000   2.047219 r
  SR/shiftrow_out[57] (net)      5     0.011462            0.000000   2.093633 r
  SR_out_MC_in[57] (net)               0.011462            0.000000   2.093633 r
  MC/MC_in[57] (net)                   0.011462            0.000000   2.093633 r
  MC/MC_out[41] (net)            1     0.002907            0.000000   2.423956 r
  MC_out_ARK_mux_in[41] (net)          0.002907            0.000000   2.423956 r
  n2504 (net)                    1     0.001504            0.000000   2.446815 f
  n1632 (net)                    1     0.001924            0.000000   2.484158 f
  n1459 (net)                    1     0.004584            0.000000   2.508731 r
  ARK/text_in[41] (net)                0.004584            0.000000   2.508731 r
  ARK/ARK_out[41] (net)          2     0.005529            0.000000   2.577814 r
  ARK_out_reg_in[41] (net)             0.005529            0.000000   2.577814 r
  n2885 (net)                    1     0.001476            0.000000   2.608890 f
  n817 (net)                     1     0.001996            0.000000   2.617439 r
  data arrival time                                                   2.617439

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.617439
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.262249


  Startpoint: reg_out_SB_in_reg[59]
  Endpoint: DO_reg_out_reg[41]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[59] (net)        1     0.001504            0.000000   1.164678 f
  n1803 (net)                    2     0.004146            0.000000   1.199563 f
  n1801 (net)                    1     0.001551            0.000000   1.196323 r
  n1802 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[59] (net)                   0.015791            0.000000   1.237255 f
  SB/C9/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C9/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[57] (net)                  0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[57] (net)         0.001539            0.000000   2.047219 r
  SR/shiftrow_in[57] (net)             0.001539            0.000000   2.047219 r
  SR/shiftrow_out[57] (net)      5     0.011462            0.000000   2.093633 r
  SR_out_MC_in[57] (net)               0.011462            0.000000   2.093633 r
  MC/MC_in[57] (net)                   0.011462            0.000000   2.093633 r
  MC/MC_out[41] (net)            1     0.002907            0.000000   2.423956 r
  MC_out_ARK_mux_in[41] (net)          0.002907            0.000000   2.423956 r
  n2504 (net)                    1     0.001504            0.000000   2.446815 f
  n1632 (net)                    1     0.001924            0.000000   2.484158 f
  n1459 (net)                    1     0.004584            0.000000   2.508731 r
  ARK/text_in[41] (net)                0.004584            0.000000   2.508731 r
  ARK/ARK_out[41] (net)          2     0.005529            0.000000   2.577814 r
  ARK_out_reg_in[41] (net)             0.005529            0.000000   2.577814 r
  n2661 (net)                    1     0.001476            0.000000   2.608890 f
  n471 (net)                     1     0.001996            0.000000   2.617439 r
  data arrival time                                                   2.617439

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.617439
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.262249


  Startpoint: reg_out_SB_in_reg[59]
  Endpoint: reg_out_SB_in_reg[33]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[59] (net)        1     0.001504            0.000000   1.164678 f
  n1803 (net)                    2     0.004146            0.000000   1.199563 f
  n1801 (net)                    1     0.001551            0.000000   1.196323 r
  n1802 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[59] (net)                   0.015791            0.000000   1.237255 f
  SB/C9/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C9/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[57] (net)                  0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[57] (net)         0.001539            0.000000   2.047219 r
  SR/shiftrow_in[57] (net)             0.001539            0.000000   2.047219 r
  SR/shiftrow_out[57] (net)      5     0.011462            0.000000   2.093633 r
  SR_out_MC_in[57] (net)               0.011462            0.000000   2.093633 r
  MC/MC_in[57] (net)                   0.011462            0.000000   2.093633 r
  MC/MC_out[33] (net)            1     0.002907            0.000000   2.423955 r
  MC_out_ARK_mux_in[33] (net)          0.002907            0.000000   2.423955 r
  n2523 (net)                    1     0.001504            0.000000   2.446814 f
  n1640 (net)                    1     0.001924            0.000000   2.484157 f
  n1451 (net)                    1     0.004584            0.000000   2.508730 r
  ARK/text_in[33] (net)                0.004584            0.000000   2.508730 r
  ARK/ARK_out[33] (net)          2     0.005529            0.000000   2.577813 r
  ARK_out_reg_in[33] (net)             0.005529            0.000000   2.577813 r
  n2895 (net)                    1     0.001476            0.000000   2.608889 f
  n833 (net)                     1     0.001996            0.000000   2.617438 r
  data arrival time                                                   2.617438

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.617438
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.262251


  Startpoint: reg_out_SB_in_reg[59]
  Endpoint: DO_reg_out_reg[33]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[59] (net)        1     0.001504            0.000000   1.164678 f
  n1803 (net)                    2     0.004146            0.000000   1.199563 f
  n1801 (net)                    1     0.001551            0.000000   1.196323 r
  n1802 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[59] (net)                   0.015791            0.000000   1.237255 f
  SB/C9/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C9/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[57] (net)                  0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[57] (net)         0.001539            0.000000   2.047219 r
  SR/shiftrow_in[57] (net)             0.001539            0.000000   2.047219 r
  SR/shiftrow_out[57] (net)      5     0.011462            0.000000   2.093633 r
  SR_out_MC_in[57] (net)               0.011462            0.000000   2.093633 r
  MC/MC_in[57] (net)                   0.011462            0.000000   2.093633 r
  MC/MC_out[33] (net)            1     0.002907            0.000000   2.423955 r
  MC_out_ARK_mux_in[33] (net)          0.002907            0.000000   2.423955 r
  n2523 (net)                    1     0.001504            0.000000   2.446814 f
  n1640 (net)                    1     0.001924            0.000000   2.484157 f
  n1451 (net)                    1     0.004584            0.000000   2.508730 r
  ARK/text_in[33] (net)                0.004584            0.000000   2.508730 r
  ARK/ARK_out[33] (net)          2     0.005529            0.000000   2.577813 r
  ARK_out_reg_in[33] (net)             0.005529            0.000000   2.577813 r
  n2651 (net)                    1     0.001476            0.000000   2.608889 f
  n455 (net)                     1     0.001996            0.000000   2.617438 r
  data arrival time                                                   2.617438

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.617438
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.262251


  Startpoint: reg_out_SB_in_reg[115]
  Endpoint: reg_out_SB_in_reg[1]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[115] (net)       1     0.001504            0.000000   1.164678 f
  n1782 (net)                    2     0.004146            0.000000   1.199563 f
  n1780 (net)                    1     0.001551            0.000000   1.196323 r
  n1781 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[115] (net)                  0.015791            0.000000   1.237255 f
  SB/C2/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C2/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[113] (net)                 0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[113] (net)        0.001539            0.000000   2.047219 r
  SR/shiftrow_in[113] (net)            0.001539            0.000000   2.047219 r
  SR/shiftrow_out[17] (net)      5     0.011515            0.000000   2.093716 r
  SR_out_MC_in[17] (net)               0.011515            0.000000   2.093716 r
  MC/MC_in[17] (net)                   0.011515            0.000000   2.093716 r
  MC/MC_out[1] (net)             1     0.002907            0.000000   2.417420 r
  MC_out_ARK_mux_in[1] (net)           0.002907            0.000000   2.417420 r
  n2604 (net)                    1     0.001504            0.000000   2.440279 f
  n1672 (net)                    1     0.001924            0.000000   2.477622 f
  n1419 (net)                    1     0.004584            0.000000   2.502195 r
  ARK/text_in[1] (net)                 0.004584            0.000000   2.502195 r
  ARK/ARK_out[1] (net)           2     0.005529            0.000000   2.571278 r
  ARK_out_reg_in[1] (net)              0.005529            0.000000   2.571278 r
  n2939 (net)                    1     0.001476            0.000000   2.602310 f
  n897 (net)                     1     0.001996            0.000000   2.610859 r
  data arrival time                                                   2.610859

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.610859
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.268829


  Startpoint: reg_out_SB_in_reg[115]
  Endpoint: DO_reg_out_reg[1]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[115] (net)       1     0.001504            0.000000   1.164678 f
  n1782 (net)                    2     0.004146            0.000000   1.199563 f
  n1780 (net)                    1     0.001551            0.000000   1.196323 r
  n1781 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[115] (net)                  0.015791            0.000000   1.237255 f
  SB/C2/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C2/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[113] (net)                 0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[113] (net)        0.001539            0.000000   2.047219 r
  SR/shiftrow_in[113] (net)            0.001539            0.000000   2.047219 r
  SR/shiftrow_out[17] (net)      5     0.011515            0.000000   2.093716 r
  SR_out_MC_in[17] (net)               0.011515            0.000000   2.093716 r
  MC/MC_in[17] (net)                   0.011515            0.000000   2.093716 r
  MC/MC_out[1] (net)             1     0.002907            0.000000   2.417420 r
  MC_out_ARK_mux_in[1] (net)           0.002907            0.000000   2.417420 r
  n2604 (net)                    1     0.001504            0.000000   2.440279 f
  n1672 (net)                    1     0.001924            0.000000   2.477622 f
  n1419 (net)                    1     0.004584            0.000000   2.502195 r
  ARK/text_in[1] (net)                 0.004584            0.000000   2.502195 r
  ARK/ARK_out[1] (net)           2     0.005529            0.000000   2.571278 r
  ARK_out_reg_in[1] (net)              0.005529            0.000000   2.571278 r
  n2612 (net)                    1     0.001476            0.000000   2.602310 f
  n391 (net)                     1     0.001996            0.000000   2.610859 r
  data arrival time                                                   2.610859

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.610859
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.268829


  Startpoint: reg_out_SB_in_reg[115]
  Endpoint: reg_out_SB_in_reg[9]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[115] (net)       1     0.001504            0.000000   1.164678 f
  n1782 (net)                    2     0.004146            0.000000   1.199563 f
  n1780 (net)                    1     0.001551            0.000000   1.196323 r
  n1781 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[115] (net)                  0.015791            0.000000   1.237255 f
  SB/C2/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C2/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[113] (net)                 0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[113] (net)        0.001539            0.000000   2.047219 r
  SR/shiftrow_in[113] (net)            0.001539            0.000000   2.047219 r
  SR/shiftrow_out[17] (net)      5     0.011515            0.000000   2.093716 r
  SR_out_MC_in[17] (net)               0.011515            0.000000   2.093716 r
  MC/MC_in[17] (net)                   0.011515            0.000000   2.093716 r
  MC/MC_out[9] (net)             1     0.002907            0.000000   2.417421 r
  MC_out_ARK_mux_in[9] (net)           0.002907            0.000000   2.417421 r
  n2582 (net)                    1     0.001504            0.000000   2.440280 f
  n1664 (net)                    1     0.001924            0.000000   2.477623 f
  n1427 (net)                    1     0.004584            0.000000   2.502196 r
  ARK/text_in[9] (net)                 0.004584            0.000000   2.502196 r
  ARK/ARK_out[9] (net)           2     0.005529            0.000000   2.571280 r
  ARK_out_reg_in[9] (net)              0.005529            0.000000   2.571280 r
  n2927 (net)                    1     0.001476            0.000000   2.602304 f
  n881 (net)                     1     0.001996            0.000000   2.610854 r
  data arrival time                                                   2.610854

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.610854
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.268835


  Startpoint: reg_out_SB_in_reg[115]
  Endpoint: DO_reg_out_reg[9]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[115] (net)       1     0.001504            0.000000   1.164678 f
  n1782 (net)                    2     0.004146            0.000000   1.199563 f
  n1780 (net)                    1     0.001551            0.000000   1.196323 r
  n1781 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[115] (net)                  0.015791            0.000000   1.237255 f
  SB/C2/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C2/BS_out[1] (net)          1     0.001539            0.000000   2.047219 r
  SB/SB_out[113] (net)                 0.001539            0.000000   2.047219 r
  SB_out_shiftrow_in[113] (net)        0.001539            0.000000   2.047219 r
  SR/shiftrow_in[113] (net)            0.001539            0.000000   2.047219 r
  SR/shiftrow_out[17] (net)      5     0.011515            0.000000   2.093716 r
  SR_out_MC_in[17] (net)               0.011515            0.000000   2.093716 r
  MC/MC_in[17] (net)                   0.011515            0.000000   2.093716 r
  MC/MC_out[9] (net)             1     0.002907            0.000000   2.417421 r
  MC_out_ARK_mux_in[9] (net)           0.002907            0.000000   2.417421 r
  n2582 (net)                    1     0.001504            0.000000   2.440280 f
  n1664 (net)                    1     0.001924            0.000000   2.477623 f
  n1427 (net)                    1     0.004584            0.000000   2.502196 r
  ARK/text_in[9] (net)                 0.004584            0.000000   2.502196 r
  ARK/ARK_out[9] (net)           2     0.005529            0.000000   2.571280 r
  ARK_out_reg_in[9] (net)              0.005529            0.000000   2.571280 r
  n2621 (net)                    1     0.001476            0.000000   2.602304 f
  n407 (net)                     1     0.001996            0.000000   2.610854 r
  data arrival time                                                   2.610854

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.610854
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.268835


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: reg_out_SB_in_reg[108]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001539            0.000000   1.158832 r
  n1779 (net)                    2     0.004429            0.000000   1.194974 r
  n1777 (net)                    1     0.001476            0.000000   1.209527 f
  n1778 (net)                    8     0.018243            0.000000   1.262188 r
  SB/SB_in[123] (net)                  0.018243            0.000000   1.262188 r
  SB/C1/BS_in[3] (net)                 0.018243            0.000000   1.262188 r
  SB/C1/BS_out[4] (net)          1     0.001504            0.000000   2.054952 f
  SB/SB_out[124] (net)                 0.001504            0.000000   2.054952 f
  SB_out_shiftrow_in[124] (net)        0.001504            0.000000   2.054952 f
  SR/shiftrow_in[124] (net)            0.001504            0.000000   2.054952 f
  SR/shiftrow_out[124] (net)     5     0.019085            0.000000   2.104940 f
  SR_out_MC_in[124] (net)              0.019085            0.000000   2.104940 f
  MC/MC_in[124] (net)                  0.019085            0.000000   2.104940 f
  MC/MC_out[108] (net)           1     0.002907            0.000000   2.415605 r
  MC_out_ARK_mux_in[108] (net)         0.002907            0.000000   2.415605 r
  n2341 (net)                    1     0.001504            0.000000   2.438737 f
  n1565 (net)                    1     0.001924            0.000000   2.476080 f
  n1526 (net)                    1     0.004584            0.000000   2.500653 r
  ARK/text_in[108] (net)               0.004584            0.000000   2.500653 r
  ARK/ARK_out[108] (net)         2     0.005529            0.000000   2.569736 r
  ARK_out_reg_in[108] (net)            0.005529            0.000000   2.569736 r
  n2802 (net)                    1     0.001476            0.000000   2.600827 f
  n683 (net)                     1     0.001996            0.000000   2.609376 r
  data arrival time                                                   2.609376

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.609376
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.270313


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: DO_reg_out_reg[108]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001539            0.000000   1.158832 r
  n1779 (net)                    2     0.004429            0.000000   1.194974 r
  n1777 (net)                    1     0.001476            0.000000   1.209527 f
  n1778 (net)                    8     0.018243            0.000000   1.262188 r
  SB/SB_in[123] (net)                  0.018243            0.000000   1.262188 r
  SB/C1/BS_in[3] (net)                 0.018243            0.000000   1.262188 r
  SB/C1/BS_out[4] (net)          1     0.001504            0.000000   2.054952 f
  SB/SB_out[124] (net)                 0.001504            0.000000   2.054952 f
  SB_out_shiftrow_in[124] (net)        0.001504            0.000000   2.054952 f
  SR/shiftrow_in[124] (net)            0.001504            0.000000   2.054952 f
  SR/shiftrow_out[124] (net)     5     0.019085            0.000000   2.104940 f
  SR_out_MC_in[124] (net)              0.019085            0.000000   2.104940 f
  MC/MC_in[124] (net)                  0.019085            0.000000   2.104940 f
  MC/MC_out[108] (net)           1     0.002907            0.000000   2.415605 r
  MC_out_ARK_mux_in[108] (net)         0.002907            0.000000   2.415605 r
  n2341 (net)                    1     0.001504            0.000000   2.438737 f
  n1565 (net)                    1     0.001924            0.000000   2.476080 f
  n1526 (net)                    1     0.004584            0.000000   2.500653 r
  ARK/text_in[108] (net)               0.004584            0.000000   2.500653 r
  ARK/ARK_out[108] (net)         2     0.005529            0.000000   2.569736 r
  ARK_out_reg_in[108] (net)            0.005529            0.000000   2.569736 r
  n2748 (net)                    1     0.001476            0.000000   2.600827 f
  n605 (net)                     1     0.001996            0.000000   2.609376 r
  data arrival time                                                   2.609376

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.609376
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.270313


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: reg_out_SB_in_reg[100]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001539            0.000000   1.158832 r
  n1779 (net)                    2     0.004429            0.000000   1.194974 r
  n1777 (net)                    1     0.001476            0.000000   1.209527 f
  n1778 (net)                    8     0.018243            0.000000   1.262188 r
  SB/SB_in[123] (net)                  0.018243            0.000000   1.262188 r
  SB/C1/BS_in[3] (net)                 0.018243            0.000000   1.262188 r
  SB/C1/BS_out[4] (net)          1     0.001504            0.000000   2.054952 f
  SB/SB_out[124] (net)                 0.001504            0.000000   2.054952 f
  SB_out_shiftrow_in[124] (net)        0.001504            0.000000   2.054952 f
  SR/shiftrow_in[124] (net)            0.001504            0.000000   2.054952 f
  SR/shiftrow_out[124] (net)     5     0.019085            0.000000   2.104940 f
  SR_out_MC_in[124] (net)              0.019085            0.000000   2.104940 f
  MC/MC_in[124] (net)                  0.019085            0.000000   2.104940 f
  MC/MC_out[100] (net)           1     0.002907            0.000000   2.415675 r
  MC_out_ARK_mux_in[100] (net)         0.002907            0.000000   2.415675 r
  n2360 (net)                    1     0.001504            0.000000   2.438527 f
  n1573 (net)                    1     0.001924            0.000000   2.475870 f
  n1518 (net)                    1     0.004584            0.000000   2.500443 r
  ARK/text_in[100] (net)               0.004584            0.000000   2.500443 r
  ARK/ARK_out[100] (net)         2     0.005529            0.000000   2.569527 r
  ARK_out_reg_in[100] (net)            0.005529            0.000000   2.569527 r
  n2812 (net)                    1     0.001476            0.000000   2.600617 f
  n699 (net)                     1     0.001996            0.000000   2.609166 r
  data arrival time                                                   2.609166

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.609166
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.270521


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: DO_reg_out_reg[100]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001539            0.000000   1.158832 r
  n1779 (net)                    2     0.004429            0.000000   1.194974 r
  n1777 (net)                    1     0.001476            0.000000   1.209527 f
  n1778 (net)                    8     0.018243            0.000000   1.262188 r
  SB/SB_in[123] (net)                  0.018243            0.000000   1.262188 r
  SB/C1/BS_in[3] (net)                 0.018243            0.000000   1.262188 r
  SB/C1/BS_out[4] (net)          1     0.001504            0.000000   2.054952 f
  SB/SB_out[124] (net)                 0.001504            0.000000   2.054952 f
  SB_out_shiftrow_in[124] (net)        0.001504            0.000000   2.054952 f
  SR/shiftrow_in[124] (net)            0.001504            0.000000   2.054952 f
  SR/shiftrow_out[124] (net)     5     0.019085            0.000000   2.104940 f
  SR_out_MC_in[124] (net)              0.019085            0.000000   2.104940 f
  MC/MC_in[124] (net)                  0.019085            0.000000   2.104940 f
  MC/MC_out[100] (net)           1     0.002907            0.000000   2.415675 r
  MC_out_ARK_mux_in[100] (net)         0.002907            0.000000   2.415675 r
  n2360 (net)                    1     0.001504            0.000000   2.438527 f
  n1573 (net)                    1     0.001924            0.000000   2.475870 f
  n1518 (net)                    1     0.004584            0.000000   2.500443 r
  ARK/text_in[100] (net)               0.004584            0.000000   2.500443 r
  ARK/ARK_out[100] (net)         2     0.005529            0.000000   2.569527 r
  ARK_out_reg_in[100] (net)            0.005529            0.000000   2.569527 r
  n2738 (net)                    1     0.001476            0.000000   2.600617 f
  n589 (net)                     1     0.001996            0.000000   2.609166 r
  data arrival time                                                   2.609166

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.609166
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.270521


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: reg_out_SB_in_reg[97]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001504            0.000000   1.164678 f
  n1779 (net)                    2     0.004146            0.000000   1.199563 f
  n1777 (net)                    1     0.001551            0.000000   1.196323 r
  n1778 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[123] (net)                  0.015791            0.000000   1.237255 f
  SB/C1/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C1/BS_out[1] (net)          1     0.001539            0.000000   2.036364 r
  SB/SB_out[121] (net)                 0.001539            0.000000   2.036364 r
  SB_out_shiftrow_in[121] (net)        0.001539            0.000000   2.036364 r
  SR/shiftrow_in[121] (net)            0.001539            0.000000   2.036364 r
  SR/shiftrow_out[121] (net)     5     0.011462            0.000000   2.082778 r
  SR_out_MC_in[121] (net)              0.011462            0.000000   2.082778 r
  MC/MC_in[121] (net)                  0.011462            0.000000   2.082778 r
  MC/MC_out[97] (net)            1     0.002907            0.000000   2.413100 r
  MC_out_ARK_mux_in[97] (net)          0.002907            0.000000   2.413100 r
  n2366 (net)                    1     0.001504            0.000000   2.435959 f
  n1576 (net)                    1     0.001924            0.000000   2.473301 f
  n1515 (net)                    1     0.004584            0.000000   2.497874 r
  ARK/text_in[97] (net)                0.004584            0.000000   2.497874 r
  ARK/ARK_out[97] (net)          2     0.005529            0.000000   2.566958 r
  ARK_out_reg_in[97] (net)             0.005529            0.000000   2.566958 r
  n2815 (net)                    1     0.001476            0.000000   2.598049 f
  n705 (net)                     1     0.001996            0.000000   2.606598 r
  data arrival time                                                   2.606598

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606598
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273090


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: reg_out_SB_in_reg[105]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001504            0.000000   1.164678 f
  n1779 (net)                    2     0.004146            0.000000   1.199563 f
  n1777 (net)                    1     0.001551            0.000000   1.196323 r
  n1778 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[123] (net)                  0.015791            0.000000   1.237255 f
  SB/C1/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C1/BS_out[1] (net)          1     0.001539            0.000000   2.036364 r
  SB/SB_out[121] (net)                 0.001539            0.000000   2.036364 r
  SB_out_shiftrow_in[121] (net)        0.001539            0.000000   2.036364 r
  SR/shiftrow_in[121] (net)            0.001539            0.000000   2.036364 r
  SR/shiftrow_out[121] (net)     5     0.011462            0.000000   2.082778 r
  SR_out_MC_in[121] (net)              0.011462            0.000000   2.082778 r
  MC/MC_in[121] (net)                  0.011462            0.000000   2.082778 r
  MC/MC_out[105] (net)           1     0.002907            0.000000   2.413101 r
  MC_out_ARK_mux_in[105] (net)         0.002907            0.000000   2.413101 r
  n2347 (net)                    1     0.001504            0.000000   2.435960 f
  n1568 (net)                    1     0.001924            0.000000   2.473303 f
  n1523 (net)                    1     0.004584            0.000000   2.497876 r
  ARK/text_in[105] (net)               0.004584            0.000000   2.497876 r
  ARK/ARK_out[105] (net)         2     0.005529            0.000000   2.566959 r
  ARK_out_reg_in[105] (net)            0.005529            0.000000   2.566959 r
  n2805 (net)                    1     0.001476            0.000000   2.598050 f
  n689 (net)                     1     0.001996            0.000000   2.606599 r
  data arrival time                                                   2.606599

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606599
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273090


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: DO_reg_out_reg[105]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001504            0.000000   1.164678 f
  n1779 (net)                    2     0.004146            0.000000   1.199563 f
  n1777 (net)                    1     0.001551            0.000000   1.196323 r
  n1778 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[123] (net)                  0.015791            0.000000   1.237255 f
  SB/C1/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C1/BS_out[1] (net)          1     0.001539            0.000000   2.036364 r
  SB/SB_out[121] (net)                 0.001539            0.000000   2.036364 r
  SB_out_shiftrow_in[121] (net)        0.001539            0.000000   2.036364 r
  SR/shiftrow_in[121] (net)            0.001539            0.000000   2.036364 r
  SR/shiftrow_out[121] (net)     5     0.011462            0.000000   2.082778 r
  SR_out_MC_in[121] (net)              0.011462            0.000000   2.082778 r
  MC/MC_in[121] (net)                  0.011462            0.000000   2.082778 r
  MC/MC_out[105] (net)           1     0.002907            0.000000   2.413101 r
  MC_out_ARK_mux_in[105] (net)         0.002907            0.000000   2.413101 r
  n2347 (net)                    1     0.001504            0.000000   2.435960 f
  n1568 (net)                    1     0.001924            0.000000   2.473303 f
  n1523 (net)                    1     0.004584            0.000000   2.497876 r
  ARK/text_in[105] (net)               0.004584            0.000000   2.497876 r
  ARK/ARK_out[105] (net)         2     0.005529            0.000000   2.566959 r
  ARK_out_reg_in[105] (net)            0.005529            0.000000   2.566959 r
  n2745 (net)                    1     0.001476            0.000000   2.598050 f
  n599 (net)                     1     0.001996            0.000000   2.606599 r
  data arrival time                                                   2.606599

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606599
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273090


  Startpoint: reg_out_SB_in_reg[123]
  Endpoint: DO_reg_out_reg[97]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[123] (net)       1     0.001504            0.000000   1.164678 f
  n1779 (net)                    2     0.004146            0.000000   1.199563 f
  n1777 (net)                    1     0.001551            0.000000   1.196323 r
  n1778 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[123] (net)                  0.015791            0.000000   1.237255 f
  SB/C1/BS_in[3] (net)                 0.015791            0.000000   1.237255 f
  SB/C1/BS_out[1] (net)          1     0.001539            0.000000   2.036364 r
  SB/SB_out[121] (net)                 0.001539            0.000000   2.036364 r
  SB_out_shiftrow_in[121] (net)        0.001539            0.000000   2.036364 r
  SR/shiftrow_in[121] (net)            0.001539            0.000000   2.036364 r
  SR/shiftrow_out[121] (net)     5     0.011462            0.000000   2.082778 r
  SR_out_MC_in[121] (net)              0.011462            0.000000   2.082778 r
  MC/MC_in[121] (net)                  0.011462            0.000000   2.082778 r
  MC/MC_out[97] (net)            1     0.002907            0.000000   2.413100 r
  MC_out_ARK_mux_in[97] (net)          0.002907            0.000000   2.413100 r
  n2366 (net)                    1     0.001504            0.000000   2.435959 f
  n1576 (net)                    1     0.001924            0.000000   2.473301 f
  n1515 (net)                    1     0.004584            0.000000   2.497874 r
  ARK/text_in[97] (net)                0.004584            0.000000   2.497874 r
  ARK/ARK_out[97] (net)          2     0.005529            0.000000   2.566958 r
  ARK_out_reg_in[97] (net)             0.005529            0.000000   2.566958 r
  n2735 (net)                    1     0.001476            0.000000   2.598049 f
  n583 (net)                     1     0.001996            0.000000   2.606598 r
  data arrival time                                                   2.606598

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606598
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273090


  Startpoint: reg_out_SB_in_reg[11]
  Endpoint: reg_out_SB_in_reg[65]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[11] (net)        1     0.001504            0.000000   1.164678 f
  n1821 (net)                    2     0.004146            0.000000   1.199563 f
  n1819 (net)                    1     0.001551            0.000000   1.196323 r
  n1820 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[11] (net)                   0.015791            0.000000   1.237255 f
  SB/C15/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C15/BS_out[1] (net)         1     0.001539            0.000000   2.036286 r
  SB/SB_out[9] (net)                   0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[9] (net)          0.001539            0.000000   2.036286 r
  SR/shiftrow_in[9] (net)              0.001539            0.000000   2.036286 r
  SR/shiftrow_out[73] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[73] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[73] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[65] (net)            1     0.002907            0.000000   2.413023 r
  MC_out_ARK_mux_in[65] (net)          0.002907            0.000000   2.413023 r
  n2446 (net)                    1     0.001504            0.000000   2.435882 f
  n1608 (net)                    1     0.001924            0.000000   2.473224 f
  n1483 (net)                    1     0.004584            0.000000   2.497797 r
  ARK/text_in[65] (net)                0.004584            0.000000   2.497797 r
  ARK/ARK_out[65] (net)          2     0.005529            0.000000   2.566881 r
  ARK_out_reg_in[65] (net)             0.005529            0.000000   2.566881 r
  n2855 (net)                    1     0.001476            0.000000   2.597972 f
  n769 (net)                     1     0.001996            0.000000   2.606521 r
  data arrival time                                                   2.606521

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606521
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273167


  Startpoint: reg_out_SB_in_reg[11]
  Endpoint: DO_reg_out_reg[65]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[11] (net)        1     0.001504            0.000000   1.164678 f
  n1821 (net)                    2     0.004146            0.000000   1.199563 f
  n1819 (net)                    1     0.001551            0.000000   1.196323 r
  n1820 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[11] (net)                   0.015791            0.000000   1.237255 f
  SB/C15/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C15/BS_out[1] (net)         1     0.001539            0.000000   2.036286 r
  SB/SB_out[9] (net)                   0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[9] (net)          0.001539            0.000000   2.036286 r
  SR/shiftrow_in[9] (net)              0.001539            0.000000   2.036286 r
  SR/shiftrow_out[73] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[73] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[73] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[65] (net)            1     0.002907            0.000000   2.413023 r
  MC_out_ARK_mux_in[65] (net)          0.002907            0.000000   2.413023 r
  n2446 (net)                    1     0.001504            0.000000   2.435882 f
  n1608 (net)                    1     0.001924            0.000000   2.473224 f
  n1483 (net)                    1     0.004584            0.000000   2.497797 r
  ARK/text_in[65] (net)                0.004584            0.000000   2.497797 r
  ARK/ARK_out[65] (net)          2     0.005529            0.000000   2.566881 r
  ARK_out_reg_in[65] (net)             0.005529            0.000000   2.566881 r
  n2691 (net)                    1     0.001476            0.000000   2.597972 f
  n519 (net)                     1     0.001996            0.000000   2.606521 r
  data arrival time                                                   2.606521

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.606521
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.273167


  Startpoint: reg_out_SB_in_reg[1]
  Endpoint: reg_out_SB_in_reg[123]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[1] (net)         1     0.001504            0.000000   1.164678 f
  n1760 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[1] (net)                    0.011070            0.000000   1.206765 f
  SB/C16/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C16/BS_out[3] (net)         1     0.001539            0.000000   2.056379 r
  SB/SB_out[3] (net)                   0.001539            0.000000   2.056379 r
  SB_out_shiftrow_in[3] (net)          0.001539            0.000000   2.056379 r
  SR/shiftrow_in[3] (net)              0.001539            0.000000   2.056379 r
  SR/shiftrow_out[99] (net)      5     0.011496            0.000000   2.102846 r
  SR_out_MC_in[99] (net)               0.011496            0.000000   2.102846 r
  MC/MC_in[99] (net)                   0.011496            0.000000   2.102846 r
  MC/MC_out[123] (net)           1     0.002907            0.000000   2.410561 r
  MC_out_ARK_mux_in[123] (net)         0.002907            0.000000   2.410561 r
  n2305 (net)                    1     0.001504            0.000000   2.433595 f
  n1550 (net)                    1     0.001924            0.000000   2.470938 f
  n1541 (net)                    1     0.004584            0.000000   2.495511 r
  ARK/text_in[123] (net)               0.004584            0.000000   2.495511 r
  ARK/ARK_out[123] (net)         2     0.005529            0.000000   2.564594 r
  ARK_out_reg_in[123] (net)            0.005529            0.000000   2.564594 r
  n2781 (net)                    1     0.001476            0.000000   2.595639 f
  n653 (net)                     1     0.001996            0.000000   2.604188 r
  data arrival time                                                   2.604188

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.604188
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.275499


  Startpoint: reg_out_SB_in_reg[1]
  Endpoint: DO_reg_out_reg[123]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[1] (net)         1     0.001504            0.000000   1.164678 f
  n1760 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[1] (net)                    0.011070            0.000000   1.206765 f
  SB/C16/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C16/BS_out[3] (net)         1     0.001539            0.000000   2.056379 r
  SB/SB_out[3] (net)                   0.001539            0.000000   2.056379 r
  SB_out_shiftrow_in[3] (net)          0.001539            0.000000   2.056379 r
  SR/shiftrow_in[3] (net)              0.001539            0.000000   2.056379 r
  SR/shiftrow_out[99] (net)      5     0.011496            0.000000   2.102846 r
  SR_out_MC_in[99] (net)               0.011496            0.000000   2.102846 r
  MC/MC_in[99] (net)                   0.011496            0.000000   2.102846 r
  MC/MC_out[123] (net)           1     0.002907            0.000000   2.410561 r
  MC_out_ARK_mux_in[123] (net)         0.002907            0.000000   2.410561 r
  n2305 (net)                    1     0.001504            0.000000   2.433595 f
  n1550 (net)                    1     0.001924            0.000000   2.470938 f
  n1541 (net)                    1     0.004584            0.000000   2.495511 r
  ARK/text_in[123] (net)               0.004584            0.000000   2.495511 r
  ARK/ARK_out[123] (net)         2     0.005529            0.000000   2.564594 r
  ARK_out_reg_in[123] (net)            0.005529            0.000000   2.564594 r
  n2770 (net)                    1     0.001476            0.000000   2.595639 f
  n635 (net)                     1     0.001996            0.000000   2.604188 r
  data arrival time                                                   2.604188

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.604188
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.275499


  Startpoint: reg_out_SB_in_reg[1]
  Endpoint: reg_out_SB_in_reg[115]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[1] (net)         1     0.001504            0.000000   1.164678 f
  n1760 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[1] (net)                    0.011070            0.000000   1.206765 f
  SB/C16/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C16/BS_out[3] (net)         1     0.001539            0.000000   2.056379 r
  SB/SB_out[3] (net)                   0.001539            0.000000   2.056379 r
  SB_out_shiftrow_in[3] (net)          0.001539            0.000000   2.056379 r
  SR/shiftrow_in[3] (net)              0.001539            0.000000   2.056379 r
  SR/shiftrow_out[99] (net)      5     0.011496            0.000000   2.102846 r
  SR_out_MC_in[99] (net)               0.011496            0.000000   2.102846 r
  MC/MC_in[99] (net)                   0.011496            0.000000   2.102846 r
  MC/MC_out[115] (net)           1     0.002907            0.000000   2.410634 r
  MC_out_ARK_mux_in[115] (net)         0.002907            0.000000   2.410634 r
  n2324 (net)                    1     0.001504            0.000000   2.433493 f
  n1558 (net)                    1     0.001924            0.000000   2.470836 f
  n1533 (net)                    1     0.004584            0.000000   2.495409 r
  ARK/text_in[115] (net)               0.004584            0.000000   2.495409 r
  ARK/ARK_out[115] (net)         2     0.005529            0.000000   2.564492 r
  ARK_out_reg_in[115] (net)            0.005529            0.000000   2.564492 r
  n2791 (net)                    1     0.001476            0.000000   2.595583 f
  n669 (net)                     1     0.001996            0.000000   2.604132 r
  data arrival time                                                   2.604132

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.604132
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.275557


  Startpoint: reg_out_SB_in_reg[1]
  Endpoint: DO_reg_out_reg[115]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[1] (net)         1     0.001504            0.000000   1.164678 f
  n1760 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[1] (net)                    0.011070            0.000000   1.206765 f
  SB/C16/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C16/BS_out[3] (net)         1     0.001539            0.000000   2.056379 r
  SB/SB_out[3] (net)                   0.001539            0.000000   2.056379 r
  SB_out_shiftrow_in[3] (net)          0.001539            0.000000   2.056379 r
  SR/shiftrow_in[3] (net)              0.001539            0.000000   2.056379 r
  SR/shiftrow_out[99] (net)      5     0.011496            0.000000   2.102846 r
  SR_out_MC_in[99] (net)               0.011496            0.000000   2.102846 r
  MC/MC_in[99] (net)                   0.011496            0.000000   2.102846 r
  MC/MC_out[115] (net)           1     0.002907            0.000000   2.410634 r
  MC_out_ARK_mux_in[115] (net)         0.002907            0.000000   2.410634 r
  n2324 (net)                    1     0.001504            0.000000   2.433493 f
  n1558 (net)                    1     0.001924            0.000000   2.470836 f
  n1533 (net)                    1     0.004584            0.000000   2.495409 r
  ARK/text_in[115] (net)               0.004584            0.000000   2.495409 r
  ARK/ARK_out[115] (net)         2     0.005529            0.000000   2.564492 r
  ARK_out_reg_in[115] (net)            0.005529            0.000000   2.564492 r
  n2758 (net)                    1     0.001476            0.000000   2.595583 f
  n619 (net)                     1     0.001996            0.000000   2.604132 r
  data arrival time                                                   2.604132

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.604132
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.275557


  Startpoint: reg_out_SB_in_reg[121]
  Endpoint: reg_out_SB_in_reg[107]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[121] (net)       1     0.001504            0.000000   1.164678 f
  n1746 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[121] (net)                  0.011070            0.000000   1.206765 f
  SB/C1/BS_in[1] (net)                 0.011070            0.000000   1.206765 f
  SB/C1/BS_out[3] (net)          1     0.001539            0.000000   2.056482 r
  SB/SB_out[123] (net)                 0.001539            0.000000   2.056482 r
  SB_out_shiftrow_in[123] (net)        0.001539            0.000000   2.056482 r
  SR/shiftrow_in[123] (net)            0.001539            0.000000   2.056482 r
  SR/shiftrow_out[123] (net)     5     0.011462            0.000000   2.102896 r
  SR_out_MC_in[123] (net)              0.011462            0.000000   2.102896 r
  MC/MC_in[123] (net)                  0.011462            0.000000   2.102896 r
  MC/MC_out[107] (net)           1     0.002907            0.000000   2.407882 r
  MC_out_ARK_mux_in[107] (net)         0.002907            0.000000   2.407882 r
  n2343 (net)                    1     0.001504            0.000000   2.430999 f
  n1566 (net)                    1     0.001924            0.000000   2.468341 f
  n1525 (net)                    1     0.004584            0.000000   2.492914 r
  ARK/text_in[107] (net)               0.004584            0.000000   2.492914 r
  ARK/ARK_out[107] (net)         2     0.005529            0.000000   2.561998 r
  ARK_out_reg_in[107] (net)            0.005529            0.000000   2.561998 r
  n2803 (net)                    1     0.001476            0.000000   2.593089 f
  n685 (net)                     1     0.001996            0.000000   2.601638 r
  data arrival time                                                   2.601638

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.601638
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.278051


  Startpoint: reg_out_SB_in_reg[121]
  Endpoint: DO_reg_out_reg[107]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[121] (net)       1     0.001504            0.000000   1.164678 f
  n1746 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[121] (net)                  0.011070            0.000000   1.206765 f
  SB/C1/BS_in[1] (net)                 0.011070            0.000000   1.206765 f
  SB/C1/BS_out[3] (net)          1     0.001539            0.000000   2.056482 r
  SB/SB_out[123] (net)                 0.001539            0.000000   2.056482 r
  SB_out_shiftrow_in[123] (net)        0.001539            0.000000   2.056482 r
  SR/shiftrow_in[123] (net)            0.001539            0.000000   2.056482 r
  SR/shiftrow_out[123] (net)     5     0.011462            0.000000   2.102896 r
  SR_out_MC_in[123] (net)              0.011462            0.000000   2.102896 r
  MC/MC_in[123] (net)                  0.011462            0.000000   2.102896 r
  MC/MC_out[107] (net)           1     0.002907            0.000000   2.407882 r
  MC_out_ARK_mux_in[107] (net)         0.002907            0.000000   2.407882 r
  n2343 (net)                    1     0.001504            0.000000   2.430999 f
  n1566 (net)                    1     0.001924            0.000000   2.468341 f
  n1525 (net)                    1     0.004584            0.000000   2.492914 r
  ARK/text_in[107] (net)               0.004584            0.000000   2.492914 r
  ARK/ARK_out[107] (net)         2     0.005529            0.000000   2.561998 r
  ARK_out_reg_in[107] (net)            0.005529            0.000000   2.561998 r
  n2747 (net)                    1     0.001476            0.000000   2.593089 f
  n603 (net)                     1     0.001996            0.000000   2.601638 r
  data arrival time                                                   2.601638

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.601638
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.278051


  Startpoint: reg_out_SB_in_reg[11]
  Endpoint: DO_reg_out_reg[89]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[11] (net)        1     0.001504            0.000000   1.164678 f
  n1821 (net)                    2     0.004146            0.000000   1.199563 f
  n1819 (net)                    1     0.001551            0.000000   1.196323 r
  n1820 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[11] (net)                   0.015791            0.000000   1.237255 f
  SB/C15/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C15/BS_out[1] (net)         1     0.001539            0.000000   2.036286 r
  SB/SB_out[9] (net)                   0.001539            0.000000   2.036286 r
  SB_out_shiftrow_in[9] (net)          0.001539            0.000000   2.036286 r
  SR/shiftrow_in[9] (net)              0.001539            0.000000   2.036286 r
  SR/shiftrow_out[73] (net)      5     0.011462            0.000000   2.082700 r
  SR_out_MC_in[73] (net)               0.011462            0.000000   2.082700 r
  MC/MC_in[73] (net)                   0.011462            0.000000   2.082700 r
  MC/MC_out[89] (net)            1     0.002907            0.000000   2.413021 r
  MC_out_ARK_mux_in[89] (net)          0.002907            0.000000   2.413021 r
  n2388 (net)                    1     0.001504            0.000000   2.435880 f
  n1584 (net)                    1     0.001924            0.000000   2.473223 f
  n1507 (net)                    1     0.004584            0.000000   2.497796 r
  ARK/text_in[89] (net)                0.004584            0.000000   2.497796 r
  ARK/ARK_out[89] (net)          2     0.004315            0.000000   2.563128 r
  ARK_out_reg_in[89] (net)             0.004315            0.000000   2.563128 r
  n2723 (net)                    1     0.001476            0.000000   2.592762 f
  n567 (net)                     1     0.001996            0.000000   2.601323 r
  data arrival time                                                   2.601323

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.601323
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.278366


  Startpoint: reg_out_SB_in_reg[113]
  Endpoint: reg_out_SB_in_reg[3]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[113] (net)       1     0.001504            0.000000   1.164678 f
  n1747 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[113] (net)                  0.011070            0.000000   1.206765 f
  SB/C2/BS_in[1] (net)                 0.011070            0.000000   1.206765 f
  SB/C2/BS_out[3] (net)          1     0.001539            0.000000   2.051137 r
  SB/SB_out[115] (net)                 0.001539            0.000000   2.051137 r
  SB_out_shiftrow_in[115] (net)        0.001539            0.000000   2.051137 r
  SR/shiftrow_in[115] (net)            0.001539            0.000000   2.051137 r
  SR/shiftrow_out[19] (net)      5     0.011496            0.000000   2.097604 r
  SR_out_MC_in[19] (net)               0.011496            0.000000   2.097604 r
  MC/MC_in[19] (net)                   0.011496            0.000000   2.097604 r
  MC/MC_out[3] (net)             1     0.002907            0.000000   2.402413 r
  MC_out_ARK_mux_in[3] (net)           0.002907            0.000000   2.402413 r
  n2600 (net)                    1     0.001504            0.000000   2.425272 f
  n1670 (net)                    1     0.001924            0.000000   2.462615 f
  n1421 (net)                    1     0.004584            0.000000   2.487188 r
  ARK/text_in[3] (net)                 0.004584            0.000000   2.487188 r
  ARK/ARK_out[3] (net)           2     0.005529            0.000000   2.556272 r
  ARK_out_reg_in[3] (net)              0.005529            0.000000   2.556272 r
  n2937 (net)                    1     0.001476            0.000000   2.587348 f
  n893 (net)                     1     0.001996            0.000000   2.595897 r
  data arrival time                                                   2.595897

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.595897
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.283791


  Startpoint: reg_out_SB_in_reg[17]
  Endpoint: reg_out_SB_in_reg[35]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[17] (net)        1     0.001504            0.000000   1.164678 f
  n1758 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[17] (net)                   0.011070            0.000000   1.206765 f
  SB/C14/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C14/BS_out[3] (net)         1     0.001539            0.000000   2.051137 r
  SB/SB_out[19] (net)                  0.001539            0.000000   2.051137 r
  SB_out_shiftrow_in[19] (net)         0.001539            0.000000   2.051137 r
  SR/shiftrow_in[19] (net)             0.001539            0.000000   2.051137 r
  SR/shiftrow_out[51] (net)      5     0.011496            0.000000   2.097604 r
  SR_out_MC_in[51] (net)               0.011496            0.000000   2.097604 r
  MC/MC_in[51] (net)                   0.011496            0.000000   2.097604 r
  MC/MC_out[35] (net)            1     0.002907            0.000000   2.402413 r
  MC_out_ARK_mux_in[35] (net)          0.002907            0.000000   2.402413 r
  n2519 (net)                    1     0.001504            0.000000   2.425272 f
  n1638 (net)                    1     0.001924            0.000000   2.462615 f
  n1453 (net)                    1     0.004584            0.000000   2.487188 r
  ARK/text_in[35] (net)                0.004584            0.000000   2.487188 r
  ARK/ARK_out[35] (net)          2     0.005529            0.000000   2.556272 r
  ARK_out_reg_in[35] (net)             0.005529            0.000000   2.556272 r
  n2893 (net)                    1     0.001476            0.000000   2.587348 f
  n829 (net)                     1     0.001996            0.000000   2.595897 r
  data arrival time                                                   2.595897

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.595897
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.283791


  Startpoint: reg_out_SB_in_reg[17]
  Endpoint: DO_reg_out_reg[35]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[17] (net)        1     0.001504            0.000000   1.164678 f
  n1758 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[17] (net)                   0.011070            0.000000   1.206765 f
  SB/C14/BS_in[1] (net)                0.011070            0.000000   1.206765 f
  SB/C14/BS_out[3] (net)         1     0.001539            0.000000   2.051137 r
  SB/SB_out[19] (net)                  0.001539            0.000000   2.051137 r
  SB_out_shiftrow_in[19] (net)         0.001539            0.000000   2.051137 r
  SR/shiftrow_in[19] (net)             0.001539            0.000000   2.051137 r
  SR/shiftrow_out[51] (net)      5     0.011496            0.000000   2.097604 r
  SR_out_MC_in[51] (net)               0.011496            0.000000   2.097604 r
  MC/MC_in[51] (net)                   0.011496            0.000000   2.097604 r
  MC/MC_out[35] (net)            1     0.002907            0.000000   2.402413 r
  MC_out_ARK_mux_in[35] (net)          0.002907            0.000000   2.402413 r
  n2519 (net)                    1     0.001504            0.000000   2.425272 f
  n1638 (net)                    1     0.001924            0.000000   2.462615 f
  n1453 (net)                    1     0.004584            0.000000   2.487188 r
  ARK/text_in[35] (net)                0.004584            0.000000   2.487188 r
  ARK/ARK_out[35] (net)          2     0.005529            0.000000   2.556272 r
  ARK_out_reg_in[35] (net)             0.005529            0.000000   2.556272 r
  n2653 (net)                    1     0.001476            0.000000   2.587348 f
  n459 (net)                     1     0.001996            0.000000   2.595897 r
  data arrival time                                                   2.595897

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.595897
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.283791


  Startpoint: reg_out_SB_in_reg[113]
  Endpoint: DO_reg_out_reg[3]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[113] (net)       1     0.001504            0.000000   1.164678 f
  n1747 (net)                    5     0.011070            0.000000   1.206765 f
  SB/SB_in[113] (net)                  0.011070            0.000000   1.206765 f
  SB/C2/BS_in[1] (net)                 0.011070            0.000000   1.206765 f
  SB/C2/BS_out[3] (net)          1     0.001539            0.000000   2.051137 r
  SB/SB_out[115] (net)                 0.001539            0.000000   2.051137 r
  SB_out_shiftrow_in[115] (net)        0.001539            0.000000   2.051137 r
  SR/shiftrow_in[115] (net)            0.001539            0.000000   2.051137 r
  SR/shiftrow_out[19] (net)      5     0.011496            0.000000   2.097604 r
  SR_out_MC_in[19] (net)               0.011496            0.000000   2.097604 r
  MC/MC_in[19] (net)                   0.011496            0.000000   2.097604 r
  MC/MC_out[3] (net)             1     0.002907            0.000000   2.402413 r
  MC_out_ARK_mux_in[3] (net)           0.002907            0.000000   2.402413 r
  n2600 (net)                    1     0.001504            0.000000   2.425272 f
  n1670 (net)                    1     0.001924            0.000000   2.462615 f
  n1421 (net)                    1     0.004584            0.000000   2.487188 r
  ARK/text_in[3] (net)                 0.004584            0.000000   2.487188 r
  ARK/ARK_out[3] (net)           2     0.005529            0.000000   2.556272 r
  ARK_out_reg_in[3] (net)              0.005529            0.000000   2.556272 r
  n2614 (net)                    1     0.001476            0.000000   2.587348 f
  n395 (net)                     1     0.001996            0.000000   2.595897 r
  data arrival time                                                   2.595897

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.595897
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.283791


  Startpoint: reg_out_SB_in_reg[51]
  Endpoint: reg_out_SB_in_reg[76]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[51] (net)        1     0.001504            0.000000   1.164678 f
  n1806 (net)                    2     0.004146            0.000000   1.199563 f
  n1804 (net)                    1     0.001551            0.000000   1.196323 r
  n1805 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[51] (net)                   0.015791            0.000000   1.237255 f
  SB/C10/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C10/BS_out[4] (net)         1     0.001539            0.000000   2.028131 r
  SB/SB_out[52] (net)                  0.001539            0.000000   2.028131 r
  SB_out_shiftrow_in[52] (net)         0.001539            0.000000   2.028131 r
  SR/shiftrow_in[52] (net)             0.001539            0.000000   2.028131 r
  SR/shiftrow_out[84] (net)      5     0.011496            0.000000   2.074599 r
  SR_out_MC_in[84] (net)               0.011496            0.000000   2.074599 r
  MC/MC_in[84] (net)                   0.011496            0.000000   2.074599 r
  MC/MC_out[76] (net)            1     0.002907            0.000000   2.398116 r
  MC_out_ARK_mux_in[76] (net)          0.002907            0.000000   2.398116 r
  n2421 (net)                    1     0.001504            0.000000   2.421150 f
  n1597 (net)                    1     0.001924            0.000000   2.458493 f
  n1494 (net)                    1     0.004584            0.000000   2.483066 r
  ARK/text_in[76] (net)                0.004584            0.000000   2.483066 r
  ARK/ARK_out[76] (net)          2     0.005529            0.000000   2.552149 r
  ARK_out_reg_in[76] (net)             0.005529            0.000000   2.552149 r
  n2842 (net)                    1     0.001476            0.000000   2.583240 f
  n747 (net)                     1     0.001996            0.000000   2.591789 r
  data arrival time                                                   2.591789

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.591789
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.287899


  Startpoint: reg_out_SB_in_reg[51]
  Endpoint: DO_reg_out_reg[76]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[51] (net)        1     0.001504            0.000000   1.164678 f
  n1806 (net)                    2     0.004146            0.000000   1.199563 f
  n1804 (net)                    1     0.001551            0.000000   1.196323 r
  n1805 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[51] (net)                   0.015791            0.000000   1.237255 f
  SB/C10/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C10/BS_out[4] (net)         1     0.001539            0.000000   2.028131 r
  SB/SB_out[52] (net)                  0.001539            0.000000   2.028131 r
  SB_out_shiftrow_in[52] (net)         0.001539            0.000000   2.028131 r
  SR/shiftrow_in[52] (net)             0.001539            0.000000   2.028131 r
  SR/shiftrow_out[84] (net)      5     0.011496            0.000000   2.074599 r
  SR_out_MC_in[84] (net)               0.011496            0.000000   2.074599 r
  MC/MC_in[84] (net)                   0.011496            0.000000   2.074599 r
  MC/MC_out[76] (net)            1     0.002907            0.000000   2.398116 r
  MC_out_ARK_mux_in[76] (net)          0.002907            0.000000   2.398116 r
  n2421 (net)                    1     0.001504            0.000000   2.421150 f
  n1597 (net)                    1     0.001924            0.000000   2.458493 f
  n1494 (net)                    1     0.004584            0.000000   2.483066 r
  ARK/text_in[76] (net)                0.004584            0.000000   2.483066 r
  ARK/ARK_out[76] (net)          2     0.005529            0.000000   2.552149 r
  ARK_out_reg_in[76] (net)             0.005529            0.000000   2.552149 r
  n2706 (net)                    1     0.001476            0.000000   2.583240 f
  n541 (net)                     1     0.001996            0.000000   2.591789 r
  data arrival time                                                   2.591789

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.591789
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.287899


  Startpoint: reg_out_SB_in_reg[51]
  Endpoint: reg_out_SB_in_reg[68]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[51] (net)        1     0.001504            0.000000   1.164678 f
  n1806 (net)                    2     0.004146            0.000000   1.199563 f
  n1804 (net)                    1     0.001551            0.000000   1.196323 r
  n1805 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[51] (net)                   0.015791            0.000000   1.237255 f
  SB/C10/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C10/BS_out[4] (net)         1     0.001539            0.000000   2.028131 r
  SB/SB_out[52] (net)                  0.001539            0.000000   2.028131 r
  SB_out_shiftrow_in[52] (net)         0.001539            0.000000   2.028131 r
  SR/shiftrow_in[52] (net)             0.001539            0.000000   2.028131 r
  SR/shiftrow_out[84] (net)      5     0.011496            0.000000   2.074599 r
  SR_out_MC_in[84] (net)               0.011496            0.000000   2.074599 r
  MC/MC_in[84] (net)                   0.011496            0.000000   2.074599 r
  MC/MC_out[68] (net)            1     0.002907            0.000000   2.398186 r
  MC_out_ARK_mux_in[68] (net)          0.002907            0.000000   2.398186 r
  n2440 (net)                    1     0.001504            0.000000   2.421039 f
  n1605 (net)                    1     0.001924            0.000000   2.458381 f
  n1486 (net)                    1     0.004584            0.000000   2.482955 r
  ARK/text_in[68] (net)                0.004584            0.000000   2.482955 r
  ARK/ARK_out[68] (net)          2     0.005529            0.000000   2.552038 r
  ARK_out_reg_in[68] (net)             0.005529            0.000000   2.552038 r
  n2852 (net)                    1     0.001476            0.000000   2.583129 f
  n763 (net)                     1     0.001996            0.000000   2.591678 r
  data arrival time                                                   2.591678

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.591678
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.288010


  Startpoint: reg_out_SB_in_reg[51]
  Endpoint: DO_reg_out_reg[68]
  Path Group: Regs_to_Regs

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clock (rise edge)                                  0.000000   0.000000
  clock network delay (ideal)                              1.050000   1.050000
  reg_out_SB_in[51] (net)        1     0.001504            0.000000   1.164678 f
  n1806 (net)                    2     0.004146            0.000000   1.199563 f
  n1804 (net)                    1     0.001551            0.000000   1.196323 r
  n1805 (net)                    8     0.015791            0.000000   1.237255 f
  SB/SB_in[51] (net)                   0.015791            0.000000   1.237255 f
  SB/C10/BS_in[3] (net)                0.015791            0.000000   1.237255 f
  SB/C10/BS_out[4] (net)         1     0.001539            0.000000   2.028131 r
  SB/SB_out[52] (net)                  0.001539            0.000000   2.028131 r
  SB_out_shiftrow_in[52] (net)         0.001539            0.000000   2.028131 r
  SR/shiftrow_in[52] (net)             0.001539            0.000000   2.028131 r
  SR/shiftrow_out[84] (net)      5     0.011496            0.000000   2.074599 r
  SR_out_MC_in[84] (net)               0.011496            0.000000   2.074599 r
  MC/MC_in[84] (net)                   0.011496            0.000000   2.074599 r
  MC/MC_out[68] (net)            1     0.002907            0.000000   2.398186 r
  MC_out_ARK_mux_in[68] (net)          0.002907            0.000000   2.398186 r
  n2440 (net)                    1     0.001504            0.000000   2.421039 f
  n1605 (net)                    1     0.001924            0.000000   2.458381 f
  n1486 (net)                    1     0.004584            0.000000   2.482955 r
  ARK/text_in[68] (net)                0.004584            0.000000   2.482955 r
  ARK/ARK_out[68] (net)          2     0.005529            0.000000   2.552038 r
  ARK_out_reg_in[68] (net)             0.005529            0.000000   2.552038 r
  n2694 (net)                    1     0.001476            0.000000   2.583129 f
  n525 (net)                     1     0.001996            0.000000   2.591678 r
  data arrival time                                                   2.591678

  clock clock (rise edge)                                  19.950001  19.950001
  clock network delay (ideal)                              1.050000   21.000000
  clock uncertainty                                        -1.050000  19.950001
  data required time                                                  19.879688
  -------------------------------------------------------------------------------
  data required time                                                  19.879688
  data arrival time                                                   -2.591678
  -------------------------------------------------------------------------------
  slack (MET)                                                         17.288010


