

================================================================
== Vitis HLS Report for 'TableHandler'
================================================================
* Date:           Wed Nov  3 14:23:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  2.131 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read62" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read61" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 7 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read60" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 8 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read59" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 9 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read58" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read57" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 11 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read56" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read55" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 13 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read54" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 14 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read53" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 15 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read52" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 16 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read51" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 17 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read50" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 18 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read49" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 19 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read48" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 20 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 21 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 22 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 23 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 24 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 25 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 26 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 27 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 28 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 29 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 30 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 31 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 32 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 33 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 34 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 35 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 36 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 37 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 38 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 39 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 40 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 41 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 42 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 43 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 44 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 45 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 46 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 47 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 48 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 49 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 50 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 51 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 52 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_50 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 53 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_51 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 54 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_52 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 55 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_53 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 56 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_54 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 57 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 58 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_56 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 59 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_57 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 60 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_58 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 61 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 62 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_60 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 63 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_61 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 64 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 65 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_63 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 66 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_64 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 67 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read65 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 68 'read' 'p_read65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 85 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %ureMetaData, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 86 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_i, void %._crit_edge.i, void %.split150.0.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.15ns)   --->   "%ureMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ureMetaData" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'ureMetaData_read' <Predicate = (tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%currRxMeta_theirIP_V = trunc i128 %ureMetaData_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'trunc' 'currRxMeta_theirIP_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%currRxMeta_myIP_V = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ureMetaData_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'partselect' 'currRxMeta_myIP_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%currRxMeta_theirPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %ureMetaData_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'partselect' 'currRxMeta_theirPort_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%currRxMeta_myPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %ureMetaData_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'partselect' 'currRxMeta_myPort_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i_586 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdIdOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 93 'nbreadreq' 'tmp_i_586' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %tmp_i_586, void %TableHandler.exit, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:74]   --->   Operation 94 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.15ns)   --->   "%currId_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdIdOut" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'currId_V' <Predicate = (tmp_i_586)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 96 [1/1] (0.61ns)   --->   "%switch_ln76 = switch i16 %currId_V, void %arrayidx28.3.0.0.045.case.15.i, i16 0, void %arrayidx28.3.0.0.045.exit.i, i16 1, void %arrayidx28.3.0.0.045.case.1.i, i16 2, void %arrayidx28.3.0.0.045.case.2.i, i16 3, void %arrayidx28.3.0.0.045.case.3.i, i16 4, void %arrayidx28.3.0.0.045.case.4.i, i16 5, void %arrayidx28.3.0.0.045.case.5.i, i16 6, void %arrayidx28.3.0.0.045.case.6.i, i16 7, void %arrayidx28.3.0.0.045.case.7.i, i16 8, void %arrayidx28.3.0.0.045.case.8.i, i16 9, void %arrayidx28.3.0.0.045.case.9.i, i16 10, void %arrayidx28.3.0.0.045.case.10.i, i16 11, void %arrayidx28.3.0.0.045.case.11.i, i16 12, void %arrayidx28.3.0.0.045.case.12.i, i16 13, void %arrayidx28.3.0.0.045.case.13.i, i16 14, void %arrayidx28.3.0.0.045.case.14.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 96 'switch' 'switch_ln76' <Predicate = (tmp_i_586)> <Delay = 0.61>
ST_1 : Operation 97 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 97 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 14)> <Delay = 0.49>
ST_1 : Operation 98 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 98 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 13)> <Delay = 0.49>
ST_1 : Operation 99 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 99 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 12)> <Delay = 0.49>
ST_1 : Operation 100 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 100 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 11)> <Delay = 0.49>
ST_1 : Operation 101 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 101 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 10)> <Delay = 0.49>
ST_1 : Operation 102 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 102 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 9)> <Delay = 0.49>
ST_1 : Operation 103 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 103 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 8)> <Delay = 0.49>
ST_1 : Operation 104 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 7)> <Delay = 0.49>
ST_1 : Operation 105 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 105 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 6)> <Delay = 0.49>
ST_1 : Operation 106 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 106 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 5)> <Delay = 0.49>
ST_1 : Operation 107 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 107 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 4)> <Delay = 0.49>
ST_1 : Operation 108 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 108 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 3)> <Delay = 0.49>
ST_1 : Operation 109 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 109 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 2)> <Delay = 0.49>
ST_1 : Operation 110 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 110 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V == 1)> <Delay = 0.49>
ST_1 : Operation 111 [1/1] (0.49ns)   --->   "%br_ln76 = br void %arrayidx28.3.0.0.045.exit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:76]   --->   Operation 111 'br' 'br_ln76' <Predicate = (tmp_i_586 & currId_V != 0 & currId_V != 1 & currId_V != 2 & currId_V != 3 & currId_V != 4 & currId_V != 5 & currId_V != 6 & currId_V != 7 & currId_V != 8 & currId_V != 9 & currId_V != 10 & currId_V != 11 & currId_V != 12 & currId_V != 13 & currId_V != 14)> <Delay = 0.49>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln1049 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read65"   --->   Operation 112 'icmp' 'icmp_ln1049' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.67ns)   --->   "%icmp_ln1049_1 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_49"   --->   Operation 113 'icmp' 'icmp_ln1049_1' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.67ns)   --->   "%icmp_ln1049_2 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_33"   --->   Operation 114 'icmp' 'icmp_ln1049_2' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln60)   --->   "%and_ln60_16 = and i1 %icmp_ln1049_1, i1 %icmp_ln1049_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 115 'and' 'and_ln60_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60 = and i1 %and_ln60_16, i1 %icmp_ln1049" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 116 'and' 'and_ln60' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60, void %V1.i13421.case.1.1.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (tmp_i)> <Delay = 0.49>
ST_2 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln1049_3 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_64"   --->   Operation 118 'icmp' 'icmp_ln1049_3' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.67ns)   --->   "%icmp_ln1049_4 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_48"   --->   Operation 119 'icmp' 'icmp_ln1049_4' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.67ns)   --->   "%icmp_ln1049_5 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_32"   --->   Operation 120 'icmp' 'icmp_ln1049_5' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_1)   --->   "%and_ln60_17 = and i1 %icmp_ln1049_4, i1 %icmp_ln1049_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 121 'and' 'and_ln60_17' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_1 = and i1 %and_ln60_17, i1 %icmp_ln1049_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 122 'and' 'and_ln60_1' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_1, void %V1.i13421.case.2.2.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 123 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.49>
ST_2 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln1049_6 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_63"   --->   Operation 124 'icmp' 'icmp_ln1049_6' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.67ns)   --->   "%icmp_ln1049_7 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_47"   --->   Operation 125 'icmp' 'icmp_ln1049_7' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.67ns)   --->   "%icmp_ln1049_8 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_31"   --->   Operation 126 'icmp' 'icmp_ln1049_8' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_2)   --->   "%and_ln60_18 = and i1 %icmp_ln1049_7, i1 %icmp_ln1049_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 127 'and' 'and_ln60_18' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_2 = and i1 %and_ln60_18, i1 %icmp_ln1049_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 128 'and' 'and_ln60_2' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_2, void %V1.i13421.case.3.3.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 129 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.49>
ST_2 : Operation 130 [1/1] (0.85ns)   --->   "%icmp_ln1049_9 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_62"   --->   Operation 130 'icmp' 'icmp_ln1049_9' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.67ns)   --->   "%icmp_ln1049_10 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_46"   --->   Operation 131 'icmp' 'icmp_ln1049_10' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln1049_11 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_30"   --->   Operation 132 'icmp' 'icmp_ln1049_11' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_3)   --->   "%and_ln60_19 = and i1 %icmp_ln1049_10, i1 %icmp_ln1049_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 133 'and' 'and_ln60_19' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_3 = and i1 %and_ln60_19, i1 %icmp_ln1049_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 134 'and' 'and_ln60_3' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_3, void %V1.i13421.case.4.4.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 135 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.49>
ST_2 : Operation 136 [1/1] (0.85ns)   --->   "%icmp_ln1049_12 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_61"   --->   Operation 136 'icmp' 'icmp_ln1049_12' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.67ns)   --->   "%icmp_ln1049_13 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_45"   --->   Operation 137 'icmp' 'icmp_ln1049_13' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.67ns)   --->   "%icmp_ln1049_14 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_29"   --->   Operation 138 'icmp' 'icmp_ln1049_14' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_4)   --->   "%and_ln60_20 = and i1 %icmp_ln1049_13, i1 %icmp_ln1049_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 139 'and' 'and_ln60_20' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_4 = and i1 %and_ln60_20, i1 %icmp_ln1049_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 140 'and' 'and_ln60_4' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_4, void %V1.i13421.case.5.5.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 141 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.49>
ST_2 : Operation 142 [1/1] (0.85ns)   --->   "%icmp_ln1049_15 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_60"   --->   Operation 142 'icmp' 'icmp_ln1049_15' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.67ns)   --->   "%icmp_ln1049_16 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_44"   --->   Operation 143 'icmp' 'icmp_ln1049_16' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.67ns)   --->   "%icmp_ln1049_17 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_28"   --->   Operation 144 'icmp' 'icmp_ln1049_17' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_5)   --->   "%and_ln60_21 = and i1 %icmp_ln1049_16, i1 %icmp_ln1049_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 145 'and' 'and_ln60_21' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_5 = and i1 %and_ln60_21, i1 %icmp_ln1049_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 146 'and' 'and_ln60_5' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_5, void %V1.i13421.case.6.6.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 147 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.49>
ST_2 : Operation 148 [1/1] (0.85ns)   --->   "%icmp_ln1049_18 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_59"   --->   Operation 148 'icmp' 'icmp_ln1049_18' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.67ns)   --->   "%icmp_ln1049_19 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_43"   --->   Operation 149 'icmp' 'icmp_ln1049_19' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.67ns)   --->   "%icmp_ln1049_20 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_27"   --->   Operation 150 'icmp' 'icmp_ln1049_20' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_6)   --->   "%and_ln60_22 = and i1 %icmp_ln1049_19, i1 %icmp_ln1049_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 151 'and' 'and_ln60_22' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_6 = and i1 %and_ln60_22, i1 %icmp_ln1049_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 152 'and' 'and_ln60_6' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_6, void %V1.i13421.case.7.7.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 153 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.49>
ST_2 : Operation 154 [1/1] (0.85ns)   --->   "%icmp_ln1049_21 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_58"   --->   Operation 154 'icmp' 'icmp_ln1049_21' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln1049_22 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_42"   --->   Operation 155 'icmp' 'icmp_ln1049_22' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.67ns)   --->   "%icmp_ln1049_23 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_26"   --->   Operation 156 'icmp' 'icmp_ln1049_23' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_7)   --->   "%and_ln60_23 = and i1 %icmp_ln1049_22, i1 %icmp_ln1049_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 157 'and' 'and_ln60_23' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_7 = and i1 %and_ln60_23, i1 %icmp_ln1049_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 158 'and' 'and_ln60_7' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_7, void %V1.i13421.case.8.8.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 159 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.49>
ST_2 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln1049_24 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_57"   --->   Operation 160 'icmp' 'icmp_ln1049_24' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.67ns)   --->   "%icmp_ln1049_25 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_41"   --->   Operation 161 'icmp' 'icmp_ln1049_25' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.67ns)   --->   "%icmp_ln1049_26 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_25"   --->   Operation 162 'icmp' 'icmp_ln1049_26' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_8)   --->   "%and_ln60_24 = and i1 %icmp_ln1049_25, i1 %icmp_ln1049_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 163 'and' 'and_ln60_24' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_8 = and i1 %and_ln60_24, i1 %icmp_ln1049_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 164 'and' 'and_ln60_8' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_8, void %V1.i13421.case.9.9.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 165 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.49>
ST_2 : Operation 166 [1/1] (0.85ns)   --->   "%icmp_ln1049_27 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_56"   --->   Operation 166 'icmp' 'icmp_ln1049_27' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.67ns)   --->   "%icmp_ln1049_28 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_40"   --->   Operation 167 'icmp' 'icmp_ln1049_28' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.67ns)   --->   "%icmp_ln1049_29 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_24"   --->   Operation 168 'icmp' 'icmp_ln1049_29' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_9)   --->   "%and_ln60_25 = and i1 %icmp_ln1049_28, i1 %icmp_ln1049_29" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 169 'and' 'and_ln60_25' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_9 = and i1 %and_ln60_25, i1 %icmp_ln1049_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 170 'and' 'and_ln60_9' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_9, void %V1.i13421.case.10.10.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 171 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.49>
ST_2 : Operation 172 [1/1] (0.85ns)   --->   "%icmp_ln1049_30 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_55"   --->   Operation 172 'icmp' 'icmp_ln1049_30' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.67ns)   --->   "%icmp_ln1049_31 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_39"   --->   Operation 173 'icmp' 'icmp_ln1049_31' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.67ns)   --->   "%icmp_ln1049_32 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_23"   --->   Operation 174 'icmp' 'icmp_ln1049_32' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_10)   --->   "%and_ln60_26 = and i1 %icmp_ln1049_31, i1 %icmp_ln1049_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 175 'and' 'and_ln60_26' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_10 = and i1 %and_ln60_26, i1 %icmp_ln1049_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 176 'and' 'and_ln60_10' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_10, void %V1.i13421.case.11.11.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 177 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.49>
ST_2 : Operation 178 [1/1] (0.85ns)   --->   "%icmp_ln1049_33 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_54"   --->   Operation 178 'icmp' 'icmp_ln1049_33' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.67ns)   --->   "%icmp_ln1049_34 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_38"   --->   Operation 179 'icmp' 'icmp_ln1049_34' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.67ns)   --->   "%icmp_ln1049_35 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_22"   --->   Operation 180 'icmp' 'icmp_ln1049_35' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_11)   --->   "%and_ln60_27 = and i1 %icmp_ln1049_34, i1 %icmp_ln1049_35" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 181 'and' 'and_ln60_27' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_11 = and i1 %and_ln60_27, i1 %icmp_ln1049_33" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 182 'and' 'and_ln60_11' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_11, void %V1.i13421.case.12.12.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 183 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.49>
ST_2 : Operation 184 [1/1] (0.85ns)   --->   "%icmp_ln1049_36 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_53"   --->   Operation 184 'icmp' 'icmp_ln1049_36' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.67ns)   --->   "%icmp_ln1049_37 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_37"   --->   Operation 185 'icmp' 'icmp_ln1049_37' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.67ns)   --->   "%icmp_ln1049_38 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_21"   --->   Operation 186 'icmp' 'icmp_ln1049_38' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_12)   --->   "%and_ln60_28 = and i1 %icmp_ln1049_37, i1 %icmp_ln1049_38" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 187 'and' 'and_ln60_28' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_12 = and i1 %and_ln60_28, i1 %icmp_ln1049_36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 188 'and' 'and_ln60_12' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_12, void %V1.i13421.case.13.13.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 189 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.49>
ST_2 : Operation 190 [1/1] (0.85ns)   --->   "%icmp_ln1049_39 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_52"   --->   Operation 190 'icmp' 'icmp_ln1049_39' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.67ns)   --->   "%icmp_ln1049_40 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_36"   --->   Operation 191 'icmp' 'icmp_ln1049_40' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.67ns)   --->   "%icmp_ln1049_41 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_20"   --->   Operation 192 'icmp' 'icmp_ln1049_41' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_13)   --->   "%and_ln60_29 = and i1 %icmp_ln1049_40, i1 %icmp_ln1049_41" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 193 'and' 'and_ln60_29' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_13 = and i1 %and_ln60_29, i1 %icmp_ln1049_39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 194 'and' 'and_ln60_13' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_13, void %V1.i13421.case.14.14.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 195 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.49>
ST_2 : Operation 196 [1/1] (0.85ns)   --->   "%icmp_ln1049_42 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_51"   --->   Operation 196 'icmp' 'icmp_ln1049_42' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.67ns)   --->   "%icmp_ln1049_43 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_35"   --->   Operation 197 'icmp' 'icmp_ln1049_43' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.67ns)   --->   "%icmp_ln1049_44 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_19"   --->   Operation 198 'icmp' 'icmp_ln1049_44' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_14)   --->   "%and_ln60_30 = and i1 %icmp_ln1049_43, i1 %icmp_ln1049_44" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 199 'and' 'and_ln60_30' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_14 = and i1 %and_ln60_30, i1 %icmp_ln1049_42" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 200 'and' 'and_ln60_14' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_14, void %V1.i13421.case.15.15.i, void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 201 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.49>
ST_2 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln1049_45 = icmp_eq  i32 %currRxMeta_theirIP_V, i32 %p_read_50"   --->   Operation 202 'icmp' 'icmp_ln1049_45' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.67ns)   --->   "%icmp_ln1049_46 = icmp_eq  i16 %currRxMeta_theirPort_V, i16 %p_read_34"   --->   Operation 203 'icmp' 'icmp_ln1049_46' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.67ns)   --->   "%icmp_ln1049_47 = icmp_eq  i16 %currRxMeta_myPort_V, i16 %p_read_18"   --->   Operation 204 'icmp' 'icmp_ln1049_47' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%and_ln60_31 = and i1 %icmp_ln1049_46, i1 %icmp_ln1049_47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 205 'and' 'and_ln60_31' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%and_ln60_15 = and i1 %and_ln60_31, i1 %icmp_ln1049_45" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 206 'and' 'and_ln60_15' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln60 = select i1 %and_ln60_15, i5 15, i5 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 207 'select' 'select_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.49ns)   --->   "%br_ln60 = br void %.loopexit.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 208 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.49>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%p_2_0_0_081_i = phi i16 %p_read_32, void %arrayidx28.3.0.0.045.case.1.i, i16 %p_read_31, void %arrayidx28.3.0.0.045.case.2.i, i16 %p_read_30, void %arrayidx28.3.0.0.045.case.3.i, i16 %p_read_29, void %arrayidx28.3.0.0.045.case.4.i, i16 %p_read_28, void %arrayidx28.3.0.0.045.case.5.i, i16 %p_read_27, void %arrayidx28.3.0.0.045.case.6.i, i16 %p_read_26, void %arrayidx28.3.0.0.045.case.7.i, i16 %p_read_25, void %arrayidx28.3.0.0.045.case.8.i, i16 %p_read_24, void %arrayidx28.3.0.0.045.case.9.i, i16 %p_read_23, void %arrayidx28.3.0.0.045.case.10.i, i16 %p_read_22, void %arrayidx28.3.0.0.045.case.11.i, i16 %p_read_21, void %arrayidx28.3.0.0.045.case.12.i, i16 %p_read_20, void %arrayidx28.3.0.0.045.case.13.i, i16 %p_read_19, void %arrayidx28.3.0.0.045.case.14.i, i16 %p_read_18, void %arrayidx28.3.0.0.045.case.15.i, i16 %p_read_33, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 209 'phi' 'p_2_0_0_081_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%p_0_0_0_013179_i = phi i32 %p_read_64, void %arrayidx28.3.0.0.045.case.1.i, i32 %p_read_63, void %arrayidx28.3.0.0.045.case.2.i, i32 %p_read_62, void %arrayidx28.3.0.0.045.case.3.i, i32 %p_read_61, void %arrayidx28.3.0.0.045.case.4.i, i32 %p_read_60, void %arrayidx28.3.0.0.045.case.5.i, i32 %p_read_59, void %arrayidx28.3.0.0.045.case.6.i, i32 %p_read_58, void %arrayidx28.3.0.0.045.case.7.i, i32 %p_read_57, void %arrayidx28.3.0.0.045.case.8.i, i32 %p_read_56, void %arrayidx28.3.0.0.045.case.9.i, i32 %p_read_55, void %arrayidx28.3.0.0.045.case.10.i, i32 %p_read_54, void %arrayidx28.3.0.0.045.case.11.i, i32 %p_read_53, void %arrayidx28.3.0.0.045.case.12.i, i32 %p_read_52, void %arrayidx28.3.0.0.045.case.13.i, i32 %p_read_51, void %arrayidx28.3.0.0.045.case.14.i, i32 %p_read_50, void %arrayidx28.3.0.0.045.case.15.i, i32 %p_read65, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 210 'phi' 'p_0_0_0_013179_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%p_1_0_0_03377_i = phi i16 %p_read_48, void %arrayidx28.3.0.0.045.case.1.i, i16 %p_read_47, void %arrayidx28.3.0.0.045.case.2.i, i16 %p_read_46, void %arrayidx28.3.0.0.045.case.3.i, i16 %p_read_45, void %arrayidx28.3.0.0.045.case.4.i, i16 %p_read_44, void %arrayidx28.3.0.0.045.case.5.i, i16 %p_read_43, void %arrayidx28.3.0.0.045.case.6.i, i16 %p_read_42, void %arrayidx28.3.0.0.045.case.7.i, i16 %p_read_41, void %arrayidx28.3.0.0.045.case.8.i, i16 %p_read_40, void %arrayidx28.3.0.0.045.case.9.i, i16 %p_read_39, void %arrayidx28.3.0.0.045.case.10.i, i16 %p_read_38, void %arrayidx28.3.0.0.045.case.11.i, i16 %p_read_37, void %arrayidx28.3.0.0.045.case.12.i, i16 %p_read_36, void %arrayidx28.3.0.0.045.case.13.i, i16 %p_read_35, void %arrayidx28.3.0.0.045.case.14.i, i16 %p_read_34, void %arrayidx28.3.0.0.045.case.15.i, i16 %p_read_49, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 211 'phi' 'p_1_0_0_03377_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%cS_valid_V = phi i1 %p_read_16, void %arrayidx28.3.0.0.045.case.1.i, i1 %p_read_15, void %arrayidx28.3.0.0.045.case.2.i, i1 %p_read_14, void %arrayidx28.3.0.0.045.case.3.i, i1 %p_read_13, void %arrayidx28.3.0.0.045.case.4.i, i1 %p_read_12, void %arrayidx28.3.0.0.045.case.5.i, i1 %p_read_11, void %arrayidx28.3.0.0.045.case.6.i, i1 %p_read_10, void %arrayidx28.3.0.0.045.case.7.i, i1 %p_read_9, void %arrayidx28.3.0.0.045.case.8.i, i1 %p_read_8, void %arrayidx28.3.0.0.045.case.9.i, i1 %p_read_7, void %arrayidx28.3.0.0.045.case.10.i, i1 %p_read_6, void %arrayidx28.3.0.0.045.case.11.i, i1 %p_read_5, void %arrayidx28.3.0.0.045.case.12.i, i1 %p_read_4, void %arrayidx28.3.0.0.045.case.13.i, i1 %p_read_3, void %arrayidx28.3.0.0.045.case.14.i, i1 %p_read_2, void %arrayidx28.3.0.0.045.case.15.i, i1 %p_read_17, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40]   --->   Operation 212 'phi' 'cS_valid_V' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_269_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 24, i32 31"   --->   Operation 213 'partselect' 'p_Result_269_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_269_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 16, i32 23"   --->   Operation 214 'partselect' 'p_Result_269_1_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_269_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 8, i32 15"   --->   Operation 215 'partselect' 'p_Result_269_2_i' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln674_13 = trunc i32 %p_read_1"   --->   Operation 216 'trunc' 'trunc_ln674_13' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i31.i1.i16.i16.i8.i8.i8.i8.i32, i31 0, i1 %cS_valid_V, i16 %p_2_0_0_081_i, i16 %p_1_0_0_03377_i, i8 %trunc_ln674_13, i8 %p_Result_269_2_i, i8 %p_Result_269_1_i, i8 %p_Result_269_i, i32 %p_0_0_0_013179_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'bitconcatenate' 'p_s' <Predicate = (tmp_i_586)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txthMetaData, i128 %p_s" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (tmp_i_586)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln78 = br void %TableHandler.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78]   --->   Operation 219 'br' 'br_ln78' <Predicate = (tmp_i_586)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%index_V = phi i5 0, void %.split150.0.i, i5 1, void %V1.i13421.case.1.1.i, i5 2, void %V1.i13421.case.2.2.i, i5 3, void %V1.i13421.case.3.3.i, i5 4, void %V1.i13421.case.4.4.i, i5 5, void %V1.i13421.case.5.5.i, i5 6, void %V1.i13421.case.6.6.i, i5 7, void %V1.i13421.case.7.7.i, i5 8, void %V1.i13421.case.8.8.i, i5 9, void %V1.i13421.case.9.9.i, i5 10, void %V1.i13421.case.10.10.i, i5 11, void %V1.i13421.case.11.11.i, i5 12, void %V1.i13421.case.12.12.i, i5 13, void %V1.i13421.case.13.13.i, i5 14, void %V1.i13421.case.14.14.i, i5 %select_ln60, void %V1.i13421.case.15.15.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 220 'phi' 'index_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 24, i32 31"   --->   Operation 221 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 16, i32 23"   --->   Operation 222 'partselect' 'p_Result_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_1, i32 8, i32 15"   --->   Operation 223 'partselect' 'p_Result_2_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %p_read_1"   --->   Operation 224 'trunc' 'trunc_ln674' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_265_3_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674, i8 %p_Result_2_i, i8 %p_Result_1_i, i8 %p_Result_i"   --->   Operation 225 'bitconcatenate' 'p_Result_265_3_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.63ns)   --->   "%icmp_ln1053 = icmp_eq  i5 %index_V, i5 31"   --->   Operation 226 'icmp' 'icmp_ln1053' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp_ne  i32 %currRxMeta_myIP_V, i32 %p_Result_265_3_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:68]   --->   Operation 227 'icmp' 'icmp_ln68' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.12ns)   --->   "%currResp_drop_V = or i1 %icmp_ln1053, i1 %icmp_ln68" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:68]   --->   Operation 228 'or' 'currResp_drop_V' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i5 %index_V"   --->   Operation 229 'sext' 'sext_ln674' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i31.i1.i16.i16.i32.i8.i8.i8.i8.i16.i16, i31 0, i1 %currResp_drop_V, i16 %currRxMeta_theirPort_V, i16 %currRxMeta_myPort_V, i32 %currRxMeta_theirIP_V, i8 %trunc_ln674, i8 %p_Result_2_i, i8 %p_Result_1_i, i8 %p_Result_i, i16 0, i16 %sext_ln674" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'bitconcatenate' 'p_0' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.15ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rthDropFifo, i160 %p_0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 32> <FIFO>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln72 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:72]   --->   Operation 232 'br' 'br_ln72' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %numberSockets, i16 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:80]   --->   Operation 233 'write' 'write_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	fifo read operation ('currId.V', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'agmdIdOut' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [291]  (1.15 ns)
	multiplexor before 'phi' operation ('p_2_0_0_081_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) with incoming values : ('p_read_18', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_19', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_20', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_21', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_22', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_23', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_24', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_25', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_26', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_27', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_28', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_29', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_30', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_31', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_32', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) ('p_read_33', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:40) [324]  (0.619 ns)

 <State 2>: 1.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1049_24') [217]  (0.859 ns)
	'and' operation ('and_ln60_8', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60) [221]  (0.122 ns)
	multiplexor before 'phi' operation ('index.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60) with incoming values : ('select_ln60', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60) [274]  (0.493 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln68', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:68) [281]  (0.859 ns)
	'or' operation ('currResp.drop.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:68) [282]  (0.122 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'rthDropFifo' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [285]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
