# UART-PROJECT-
USING VERILOG IN MODELSIM AND QUARTUS PRIME
