;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 368
	SUB -205, <-120
	SLT 210, 68
	SLT #101, <-101
	CMP 121, 120
	SLT 0, @4
	SLT #101, <-101
	SUB #102, -101
	MOV -1, <-20
	ADD #270, <0
	SLT 210, 68
	SPL 0, <332
	CMP -207, <-120
	SPL @121, 420
	MOV -7, <-20
	SLT 1, 3
	CMP -207, <-120
	SUB -205, <-120
	DJN 210, 201
	SLT -721, -51
	ADD <-30, 9
	SLT 1, 3
	CMP -207, <-120
	SUB 20, @12
	SUB -207, <-120
	JMN 0, #2
	ADD #270, <0
	SLT <-30, 9
	SUB @-127, 100
	CMP @121, 103
	SUB @121, 106
	SUB @-1, <-40
	SLT 1, 3
	SPL 0, <131
	SUB -207, <-120
	SLT <-30, 9
	SUB <0, @0
	CMP @-127, 100
	ADD 210, 368
	SLT #270, <1
	SUB #0, -33
	CMP -207, <-120
	CMP -207, <-120
	CMP @121, 103
	CMP -207, <-120
