Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X19/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2039 LCs used as LUT4 only
Info:      186 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      503 LCs used as DFF only
Info: Packing carries..
Info:       64 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.memread_SB_LUT4_I3_O[1] [cen] (fanout 49)
Info: promoting data_mem_inst.state_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x9bde7ac8

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc0733d10

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2796/ 5280    52%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2727 cells, random placement wirelen = 69582.
Info:     at initial placer iter 0, wirelen = 359
Info:     at initial placer iter 1, wirelen = 445
Info:     at initial placer iter 2, wirelen = 426
Info:     at initial placer iter 3, wirelen = 440
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 426, spread = 24644, legal = 26064; time = 0.13s
Info:     at iteration #2, type ALL: wirelen solved = 818, spread = 22344, legal = 23573; time = 0.15s
Info:     at iteration #3, type ALL: wirelen solved = 580, spread = 21890, legal = 23287; time = 0.15s
Info:     at iteration #4, type ALL: wirelen solved = 953, spread = 21831, legal = 22652; time = 0.14s
Info:     at iteration #5, type ALL: wirelen solved = 998, spread = 21329, legal = 22086; time = 0.14s
Info:     at iteration #6, type ALL: wirelen solved = 1210, spread = 21458, legal = 22361; time = 0.15s
Info:     at iteration #7, type ALL: wirelen solved = 1684, spread = 21343, legal = 22313; time = 0.15s
Info:     at iteration #8, type ALL: wirelen solved = 2028, spread = 21365, legal = 22238; time = 0.14s
Info:     at iteration #9, type ALL: wirelen solved = 2531, spread = 21545, legal = 22152; time = 0.14s
Info:     at iteration #10, type ALL: wirelen solved = 2496, spread = 21644, legal = 22270; time = 0.14s
Info: HeAP Placer Time: 2.19s
Info:   of which solving equations: 1.62s
Info:   of which spreading cells: 0.15s
Info:   of which strict legalisation: 0.06s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 20570, wirelen = 22086
Info:   at iteration #5: temp = 0.000000, timing cost = 18153, wirelen = 16967
Info:   at iteration #10: temp = 0.000000, timing cost = 17861, wirelen = 16155
Info:   at iteration #15: temp = 0.000000, timing cost = 17801, wirelen = 15746
Info:   at iteration #20: temp = 0.000000, timing cost = 17674, wirelen = 15379
Info:   at iteration #25: temp = 0.000000, timing cost = 17653, wirelen = 15247
Info:   at iteration #30: temp = 0.000000, timing cost = 17643, wirelen = 15173
Info:   at iteration #35: temp = 0.000000, timing cost = 17639, wirelen = 15158
Info:   at iteration #36: temp = 0.000000, timing cost = 17636, wirelen = 15157 
Info: SA placement time 8.22s

Info: Max frequency for clock               'clk': 15.05 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.11 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk              : 38.68 ns
Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 32.94 ns
Info: Max delay posedge clk               -> <async>                  : 22.77 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 60.48 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 34.17 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 76.85 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 12467,  20015) |+
Info: [ 20015,  27563) |+
Info: [ 27563,  35111) |**+
Info: [ 35111,  42659) |***+
Info: [ 42659,  50207) |*+
Info: [ 50207,  57755) |****************************+
Info: [ 57755,  65303) |*************************+
Info: [ 65303,  72851) |*********************************************+
Info: [ 72851,  80399) |************************************************************ 
Info: [ 80399,  87947) | 
Info: [ 87947,  95495) |+
Info: [ 95495, 103043) |+
Info: [103043, 110591) |+
Info: [110591, 118139) |+
Info: [118139, 125687) |*+
Info: [125687, 133235) |+
Info: [133235, 140783) |***+
Info: [140783, 148331) |*+
Info: [148331, 155879) |********************+
Info: [155879, 163427) |*******************+
Info: Checksum: 0x3714d6b7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8944 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       50        888 |   50   888 |      8001|       0.27       0.27|
Info:       2000 |      131       1785 |   81   897 |      7104|       0.23       0.49|
Info:       3000 |      399       2517 |  268   732 |      6415|       0.25       0.74|
Info:       4000 |      590       3326 |  191   809 |      5663|       0.74       1.48|
Info:       5000 |      696       4220 |  106   894 |      4791|       0.29       1.78|
Info:       6000 |      932       4984 |  236   764 |      4134|       0.38       2.16|
Info:       7000 |     1258       5658 |  326   674 |      3565|       0.45       2.61|
Info:       8000 |     1534       6382 |  276   724 |      2946|       0.38       2.99|
Info:       9000 |     1759       7157 |  225   775 |      2234|       0.37       3.36|
Info:      10000 |     1984       7932 |  225   775 |      1572|       0.48       3.84|
Info:      11000 |     2364       8552 |  380   620 |      1213|       0.60       4.45|
Info:      12000 |     2803       9113 |  439   561 |       965|       0.88       5.33|
Info:      13000 |     3195       9721 |  392   608 |       609|       0.71       6.03|
Info:      14000 |     3601      10315 |  406   594 |       281|       0.92       6.95|
Info:      14504 |     3726      10695 |  125   380 |         0|       0.65       7.60|
Info: Routing complete.
Info: Router1 time 7.60s
Info: Checksum: 0x314ca36b

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.5  4.9    Net data_out[0] budget 0.000000 ns (2,14) -> (8,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  6.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.9    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2  9.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 12.0    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (8,12) -> (13,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 13.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 16.8    Net data_WrData[0] budget 0.000000 ns (13,12) -> (16,18)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 18.0  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 22.9    Net processor.alu_mux_out[0] budget 0.000000 ns (16,18) -> (18,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 23.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  2.3 26.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (18,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 26.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 26.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 26.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 27.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 27.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 27.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 28.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 28.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 29.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 29.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 29.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 30.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 30.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 30.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 30.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 31.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,4) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 32.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 32.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 33.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 33.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 34.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,5) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 35.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 35.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 36.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 36.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 38.2    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,6) -> (16,7)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 39.0  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 40.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,7) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 45.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,6) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 46.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  1.8 48.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,12) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 48.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 50.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,13) -> (15,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 51.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 53.3    Net processor.alu_result[0] budget 4.027000 ns (15,13) -> (14,13)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 54.5  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 56.8    Net data_addr[0] budget 5.621000 ns (14,13) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  1.3 58.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  3.6 61.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (12,13) -> (10,20)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 63.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.9 67.9    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (10,20) -> (7,7)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 68.0  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 25.4 ns logic, 42.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  3.1  4.4    Net processor.ex_mem_out[140] budget 0.000000 ns (5,8) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  5.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 0.000000 ns (5,14) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  1.8 10.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (5,14) -> (4,15)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 13.8    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (4,15) -> (4,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 18.2    Net processor.mfwd2 budget 0.000000 ns (4,17) -> (8,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 19.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 22.0    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (8,12) -> (13,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 23.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 26.8    Net data_WrData[0] budget 0.000000 ns (13,12) -> (16,18)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 28.0  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 32.9    Net processor.alu_mux_out[0] budget 0.000000 ns (16,18) -> (18,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 33.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  2.3 36.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (18,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 36.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 37.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 37.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 38.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 39.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 39.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 39.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 40.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 40.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 40.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 40.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 41.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,4) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 42.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 42.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 42.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 43.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 43.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 43.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 44.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,5) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 45.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 45.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 45.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 45.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 46.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 46.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 46.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 48.2    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,6) -> (16,7)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 49.0  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 50.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,7) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 52.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 55.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,6) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 56.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  1.8 58.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,12) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 58.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 60.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,13) -> (15,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 61.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 63.3    Net processor.alu_result[0] budget 3.714000 ns (15,13) -> (14,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 64.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.8 66.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 3.449000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 67.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6 71.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (14,13) -> (16,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 72.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 27.8 ns logic, 44.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source processor.alu_main.alu_sub.SB_MAC16_adder_DSP.O_17
Info:  4.0  4.0    Net processor.alu_main.sub_o[17] budget 8.334000 ns (25,15) -> (14,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  verilog/alu_dsp.v:77.14-77.19
Info:  0.9  4.9  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.8  6.7    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] budget 8.334000 ns (14,19) -> (14,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.9  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8  9.6    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] budget 3.714000 ns (14,19) -> (14,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 10.5  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_I3[3] budget 3.714000 ns (14,19) -> (14,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 13.1  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I0_SB_LUT4_O_1_LC.O
Info:  3.0 16.1    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I0[3] budget 3.714000 ns (14,18) -> (14,16)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 17.0  Source processor.alu_main.ALUOut_SB_LUT4_O_26_LC.O
Info:  2.4 19.4    Net processor.alu_result[17] budget 4.694000 ns (14,16) -> (13,13)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_14_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 20.6  Source processor.lui_mux.out_SB_LUT4_O_14_LC.O
Info:  1.8 22.4    Net data_addr[17] budget 4.938000 ns (13,13) -> (13,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  0.9 23.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  1.8 25.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3] budget 4.938000 ns (13,12) -> (13,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 25.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.O
Info:  1.8 27.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 4.629000 ns (13,12) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 28.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  3.6 32.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (12,13) -> (10,20)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 33.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.9 38.3    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (10,20) -> (7,7)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 38.4  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 9.9 ns logic, 28.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source processor.alu_main.alu_sub.SB_MAC16_adder_DSP.O_24
Info:  3.1  3.1    Net processor.alu_main.sub_o[24] budget 9.262000 ns (25,15) -> (24,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:77.14-77.19
Info:  1.3  4.3  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.9  8.3    Net processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3] budget 9.262000 ns (24,23) -> (12,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.1  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  3.0 12.1    Net processor.alu_main.ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3] budget 3.793000 ns (12,23) -> (15,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 13.0  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_1_LC.O
Info:  1.8 14.7    Net processor.alu_main.ALUOut_SB_LUT4_O_8_I1[2] budget 3.449000 ns (15,21) -> (15,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 15.9  Source processor.alu_main.ALUOut_SB_LUT4_O_8_LC.O
Info:  2.3 18.2    Net processor.alu_result[24] budget 3.449000 ns (15,21) -> (13,21)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 19.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.O
Info:  1.8 21.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1] budget 3.449000 ns (13,21) -> (12,21)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 22.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  4.1 26.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[0] budget 3.449000 ns (12,21) -> (14,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 27.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6 31.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (14,13) -> (16,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 32.6  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 9.1 ns logic, 23.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_28_LC.O
Info:  3.5  4.9    Net data_out[4] budget 0.000000 ns (2,11) -> (7,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.I2
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  6.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.O
Info:  2.3  8.4    Net processor.dataMemOut_fwd_mux_out[4] budget 0.000000 ns (7,12) -> (5,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2  9.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8 11.4    Net processor.mem_fwd2_mux_out[4] budget 0.000000 ns (5,12) -> (5,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 12.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_27_LC.O
Info:  4.0 16.6    Net data_WrData[4] budget 0.000000 ns (5,12) -> (15,15)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_27_LC.I1
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 17.9  Source processor.alu_mux.out_SB_LUT4_O_27_LC.O
Info:  5.3 23.2    Net processor.alu_mux_out[4] budget 9.239000 ns (15,15) -> (25,23)
Info:                Sink processor.alu_main.alu_adder.SB_MAC16_adder_DSP.B_4
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.1 23.3  Setup processor.alu_main.alu_adder.SB_MAC16_adder_DSP.B_4
Info: 6.4 ns logic, 16.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.5  4.9    Net data_out[0] budget 0.000000 ns (2,14) -> (8,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  6.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.9    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2  9.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 12.0    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (8,12) -> (13,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 13.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 16.8    Net data_WrData[0] budget 0.000000 ns (13,12) -> (16,18)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 18.0  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 22.9    Net processor.alu_mux_out[0] budget 0.000000 ns (16,18) -> (18,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 23.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  2.3 26.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (18,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 26.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 26.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 26.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 27.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 27.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 27.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 28.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 28.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 29.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 29.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 29.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 30.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 30.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 30.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 30.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 31.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,4) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 32.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 32.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 33.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 33.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 34.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,5) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 35.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 35.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 36.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 36.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 38.2    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,6) -> (16,7)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 39.0  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 40.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,7) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 45.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,6) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 46.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  1.8 48.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,12) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 48.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 50.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,13) -> (15,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 51.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 53.3    Net processor.alu_result[0] budget 3.714000 ns (15,13) -> (14,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 54.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.8 56.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 3.449000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 57.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6 61.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (14,13) -> (16,8)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 62.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.1 ns logic, 37.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  3.1  4.4    Net processor.ex_mem_out[140] budget 0.000000 ns (5,8) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  5.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 0.000000 ns (5,14) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  2.3 10.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (5,14) -> (7,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.9  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  1.8 13.7    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O[2] budget 0.000000 ns (7,14) -> (8,14)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.9  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  4.2 19.1    Net processor.mfwd1 budget 0.000000 ns (8,14) -> (5,23)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:158.9-158.14
Info:  0.9 20.0  Source processor.mem_fwd1_mux.out_SB_LUT4_O_5_LC.O
Info:  2.8 22.8    Net processor.mem_fwd1_mux_out[26] budget 0.000000 ns (5,23) -> (8,23)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_5_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:154.15-154.31
Info:  1.2 24.1  Source processor.wb_fwd1_mux.out_SB_LUT4_O_5_LC.O
Info:  5.3 29.4    Net processor.wb_fwd1_mux_out[26] budget 9.242000 ns (8,23) -> (18,11)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_5_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:156.15-156.30
Info:  1.2 30.6  Source processor.addr_adder_mux.out_SB_LUT4_O_5_LC.O
Info:  3.5 34.1    Net processor.addr_adder_mux_out[26] budget 9.242000 ns (18,11) -> (25,10)
Info:                Sink processor.addr_adder.SB_MAC16_adder_DSP.C_10
Info:                Defined in:
Info:                  verilog/cpu.v:130.15-130.33
Info:  0.1 34.2  Setup processor.addr_adder.SB_MAC16_adder_DSP.C_10
Info: 9.4 ns logic, 24.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  3.1  4.4    Net processor.ex_mem_out[140] budget 0.000000 ns (5,8) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  5.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 0.000000 ns (5,14) -> (5,14)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  1.8 10.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (5,14) -> (4,15)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 13.8    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (4,15) -> (4,17)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 18.2    Net processor.mfwd2 budget 0.000000 ns (4,17) -> (8,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 19.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 22.0    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (8,12) -> (13,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 23.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 26.8    Net data_WrData[0] budget 0.000000 ns (13,12) -> (16,18)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 28.0  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 32.9    Net processor.alu_mux_out[0] budget 0.000000 ns (16,18) -> (18,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 33.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  2.3 36.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (18,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 36.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 37.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 37.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 38.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 39.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 39.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 39.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 40.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 40.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 40.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 40.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 41.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,4) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 42.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 42.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 42.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 43.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 43.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 43.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 44.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,5) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 45.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 45.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 45.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 45.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 46.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 46.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 46.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 48.2    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,6) -> (16,7)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 49.0  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 50.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,7) -> (16,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 52.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 55.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,6) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 56.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  1.8 58.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,12) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 58.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 60.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,13) -> (15,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 61.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 63.3    Net processor.alu_result[0] budget 4.027000 ns (15,13) -> (14,13)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 64.5  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  2.3 66.8    Net data_addr[0] budget 5.621000 ns (14,13) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  1.3 68.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  3.6 71.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (12,13) -> (10,20)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 73.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.9 77.9    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (10,20) -> (7,7)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 78.0  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 28.0 ns logic, 50.0 ns routing

Info: Max frequency for clock               'clk': 14.70 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.82 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk              : 38.54 ns
Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 32.72 ns
Info: Max delay posedge clk               -> <async>                  : 23.29 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.33 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 34.20 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 78.04 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 10996,  18592) |+
Info: [ 18592,  26188) |+
Info: [ 26188,  33784) |**+
Info: [ 33784,  41380) |**+
Info: [ 41380,  48976) |*+
Info: [ 48976,  56572) |************************+
Info: [ 56572,  64168) |**********************+
Info: [ 64168,  71764) |***********************************************+
Info: [ 71764,  79360) |************************************************************ 
Info: [ 79360,  86956) |*+
Info: [ 86956,  94552) |+
Info: [ 94552, 102148) |+
Info: [102148, 109744) |+
Info: [109744, 117340) |+
Info: [117340, 124936) |+
Info: [124936, 132532) |+
Info: [132532, 140128) |*+
Info: [140128, 147724) |***+
Info: [147724, 155320) |*************+
Info: [155320, 162916) |**************************+

Info: Program finished normally.
