// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Compult_fitness_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_address0,
        x_V_ce0,
        x_V_q0,
        x_V_address1,
        x_V_ce1,
        x_V_q1,
        i_op_assign_8,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 63'b1;
parameter    ap_ST_st2_fsm_1 = 63'b10;
parameter    ap_ST_st3_fsm_2 = 63'b100;
parameter    ap_ST_st4_fsm_3 = 63'b1000;
parameter    ap_ST_st5_fsm_4 = 63'b10000;
parameter    ap_ST_st6_fsm_5 = 63'b100000;
parameter    ap_ST_st7_fsm_6 = 63'b1000000;
parameter    ap_ST_st8_fsm_7 = 63'b10000000;
parameter    ap_ST_st9_fsm_8 = 63'b100000000;
parameter    ap_ST_st10_fsm_9 = 63'b1000000000;
parameter    ap_ST_st11_fsm_10 = 63'b10000000000;
parameter    ap_ST_st12_fsm_11 = 63'b100000000000;
parameter    ap_ST_st13_fsm_12 = 63'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 63'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 63'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 63'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 63'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 63'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 63'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 63'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 63'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 63'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 63'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 63'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 63'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 63'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 63'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 63'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 63'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 63'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 63'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 63'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 63'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 63'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 63'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 63'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 63'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 63'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 63'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 63'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 63'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 63'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 63'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 63'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 63'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 63'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 63'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 63'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 63'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 63'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 63'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 63'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 63'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 63'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 63'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 63'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 63'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 63'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 63'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 63'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 63'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 63'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 63'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv29_0 = 29'b00000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv29_1 = 29'b1;
parameter    ap_const_lv29_FFFFFFF = 29'b1111111111111111111111111111;
parameter    ap_const_lv29_10000000 = 29'b10000000000000000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv23_3FFFFF = 23'b1111111111111111111111;
parameter    ap_const_lv23_400000 = 23'b10000000000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv27_3FFFFFF = 27'b11111111111111111111111111;
parameter    ap_const_lv27_4000000 = 27'b100000000000000000000000000;
parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv22_0 = 22'b0000000000000000000000;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv75_349F7 = 75'b110100100111110111;
parameter    ap_const_lv75_39E5B = 75'b111001111001011011;
parameter    ap_const_lv28_0 = 28'b0000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv75_385DE = 75'b111000010111011110;
parameter    ap_const_lv44_4E20 = 44'b100111000100000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv31_3FFFFFFF = 31'b111111111111111111111111111111;
parameter    ap_const_lv31_40000000 = 31'b1000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] x_V_address0;
output   x_V_ce0;
input  [28:0] x_V_q0;
output  [5:0] x_V_address1;
output   x_V_ce1;
input  [28:0] x_V_q1;
input  [4:0] i_op_assign_8;
input  [27:0] p_read;
input  [27:0] p_read1;
input  [30:0] p_read2;
input  [30:0] p_read3;
input  [30:0] p_read4;
input  [30:0] p_read5;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] x_V_address0;
reg x_V_ce0;
reg[5:0] x_V_address1;
reg x_V_ce1;
(* fsm_encoding = "none" *) reg   [62:0] ap_CS_fsm = 63'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_81;
reg   [28:0] reg_472;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_109;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_116;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_124;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_131;
wire   [5:0] tmp_85_fu_477_p3;
reg   [5:0] tmp_85_reg_3845;
reg   [28:0] x_V_load_7_reg_3860;
reg   [0:0] tmp_198_reg_3866;
reg   [0:0] tmp_199_reg_3873;
reg   [0:0] tmp_208_reg_3880;
reg   [0:0] tmp_209_reg_3887;
wire   [27:0] tmp_177_fu_547_p1;
reg   [27:0] tmp_177_reg_3894;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_159;
wire   [0:0] overflow12_fu_595_p2;
reg   [0:0] overflow12_reg_3899;
wire   [0:0] underflow12_fu_619_p2;
reg   [0:0] underflow12_reg_3905;
wire   [27:0] tmp_187_fu_634_p1;
reg   [27:0] tmp_187_reg_3912;
wire   [0:0] overflow_1_1_fu_682_p2;
reg   [0:0] overflow_1_1_reg_3917;
wire   [0:0] underflow_1_1_fu_706_p2;
reg   [0:0] underflow_1_1_reg_3923;
wire   [28:0] this_assign_1_2_fu_758_p3;
reg   [28:0] this_assign_1_2_reg_3930;
wire   [28:0] this_assign_1_3_1_fu_811_p3;
reg   [28:0] this_assign_1_3_1_reg_3935;
reg   [0:0] tmp_180_reg_3940;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_182;
reg   [22:0] p_Val2_10_reg_3947;
reg   [0:0] tmp_181_reg_3952;
wire   [5:0] tmp_182_fu_915_p1;
reg   [5:0] tmp_182_reg_3957;
reg   [0:0] tmp_183_reg_3962;
reg   [0:0] tmp_184_reg_3967;
reg   [0:0] tmp_186_reg_3972;
reg   [1:0] tmp_92_reg_3977;
reg   [0:0] tmp_190_reg_3983;
reg   [22:0] p_Val2_10_1_reg_3990;
reg   [0:0] tmp_191_reg_3995;
wire   [5:0] tmp_192_fu_1033_p1;
reg   [5:0] tmp_192_reg_4000;
reg   [0:0] tmp_193_reg_4005;
reg   [0:0] tmp_194_reg_4010;
reg   [0:0] tmp_196_reg_4015;
reg   [1:0] tmp_97_reg_4020;
reg   [0:0] tmp_200_reg_4026;
reg   [22:0] p_Val2_10_2_reg_4033;
reg   [0:0] tmp_201_reg_4038;
reg   [0:0] tmp_203_reg_4043;
wire   [0:0] r_i_i_2_fu_1132_p2;
reg   [0:0] r_i_i_2_reg_4048;
reg   [0:0] tmp_206_reg_4053;
reg   [1:0] tmp_98_reg_4058;
reg   [0:0] tmp_210_reg_4064;
reg   [22:0] p_Val2_10_3_reg_4071;
reg   [0:0] tmp_211_reg_4076;
reg   [0:0] tmp_213_reg_4081;
wire   [0:0] r_i_i_3_fu_1217_p2;
reg   [0:0] r_i_i_3_reg_4086;
reg   [0:0] tmp_216_reg_4091;
reg   [1:0] tmp_100_reg_4096;
wire   [22:0] p_Val2_13_fu_1260_p2;
reg   [22:0] p_Val2_13_reg_4102;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_249;
reg   [0:0] tmp_185_reg_4108;
wire   [22:0] p_Val2_13_1_fu_1292_p2;
reg   [22:0] p_Val2_13_1_reg_4115;
reg   [0:0] tmp_195_reg_4121;
wire   [22:0] p_Val2_13_2_fu_1313_p2;
reg   [22:0] p_Val2_13_2_reg_4128;
wire   [0:0] tmp_205_fu_1318_p3;
reg   [0:0] tmp_205_reg_4134;
wire   [0:0] carry_1_2_fu_1332_p2;
reg   [0:0] carry_1_2_reg_4140;
wire   [0:0] Range1_all_ones_7_fu_1337_p2;
reg   [0:0] Range1_all_ones_7_reg_4147;
wire   [0:0] Range1_all_zeros_7_fu_1342_p2;
reg   [0:0] Range1_all_zeros_7_reg_4154;
wire   [0:0] p_41_i_2_fu_1352_p2;
reg   [0:0] p_41_i_2_reg_4159;
wire   [22:0] p_Val2_13_3_fu_1365_p2;
reg   [22:0] p_Val2_13_3_reg_4164;
wire   [0:0] tmp_215_fu_1370_p3;
reg   [0:0] tmp_215_reg_4170;
wire   [0:0] carry_1_3_fu_1384_p2;
reg   [0:0] carry_1_3_reg_4176;
wire   [0:0] Range1_all_ones_3_fu_1389_p2;
reg   [0:0] Range1_all_ones_3_reg_4183;
wire   [0:0] Range1_all_zeros_8_fu_1394_p2;
reg   [0:0] Range1_all_zeros_8_reg_4190;
wire   [0:0] p_41_i_3_fu_1404_p2;
reg   [0:0] p_41_i_3_reg_4195;
wire   [0:0] p_38_i_fu_1455_p2;
reg   [0:0] p_38_i_reg_4200;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_288;
wire   [0:0] brmerge_i1_fu_1467_p2;
reg   [0:0] brmerge_i1_reg_4205;
wire   [0:0] brmerge40_demorgan_i_fu_1472_p2;
reg   [0:0] brmerge40_demorgan_i_reg_4210;
wire   [0:0] tmp_demorgan_fu_1477_p2;
reg   [0:0] tmp_demorgan_reg_4215;
wire   [0:0] p_38_i_1_fu_1529_p2;
reg   [0:0] p_38_i_1_reg_4220;
wire   [0:0] brmerge_i1_1_fu_1541_p2;
reg   [0:0] brmerge_i1_1_reg_4225;
wire   [0:0] brmerge40_demorgan_i_1_fu_1546_p2;
reg   [0:0] brmerge40_demorgan_i_1_reg_4230;
wire   [0:0] tmp184_demorgan_fu_1551_p2;
reg   [0:0] tmp184_demorgan_reg_4235;
wire   [0:0] overflow_3_2_fu_1587_p2;
reg   [0:0] overflow_3_2_reg_4240;
wire   [0:0] underflow_3_2_fu_1610_p2;
reg   [0:0] underflow_3_2_reg_4245;
wire   [0:0] underflow_3_not_2_fu_1621_p2;
reg   [0:0] underflow_3_not_2_reg_4251;
wire   [0:0] overflow_3_3_fu_1657_p2;
reg   [0:0] overflow_3_3_reg_4256;
wire   [0:0] underflow_3_3_fu_1680_p2;
reg   [0:0] underflow_3_3_reg_4261;
wire   [0:0] underflow_3_not_3_fu_1691_p2;
reg   [0:0] underflow_3_not_3_reg_4267;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_323;
wire   [6:0] p_addr8_cast_fu_1697_p1;
reg   [6:0] p_addr8_cast_reg_4282;
wire   [22:0] aa_0_V_fu_1750_p3;
reg   [22:0] aa_0_V_reg_4289;
wire   [22:0] aa_1_V_fu_1808_p3;
reg   [22:0] aa_1_V_reg_4294;
wire   [22:0] aa_2_V_fu_1833_p3;
reg   [22:0] aa_2_V_reg_4299;
wire   [22:0] aa_3_V_fu_1857_p3;
reg   [22:0] aa_3_V_reg_4304;
wire   [2:0] k_1_fu_1870_p2;
reg   [2:0] k_1_reg_4312;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_344;
wire   [1:0] tmp_217_fu_1876_p1;
reg   [1:0] tmp_217_reg_4317;
wire   [0:0] exitcond2_fu_1864_p2;
wire   [0:0] sel_tmp_fu_1880_p2;
reg   [0:0] sel_tmp_reg_4324;
wire   [0:0] sel_tmp2_fu_1892_p2;
reg   [0:0] sel_tmp2_reg_4331;
wire   [22:0] sel_tmp3_fu_1898_p3;
reg   [22:0] sel_tmp3_reg_4338;
wire   [0:0] sel_tmp4_fu_1905_p2;
reg   [0:0] sel_tmp4_reg_4343;
wire   [0:0] tmp_s_fu_1916_p2;
reg   [0:0] tmp_s_reg_4351;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_367;
wire   [26:0] min_0_V_fu_1996_p3;
reg   [26:0] min_0_V_reg_4358;
wire   [0:0] sel_tmp9_fu_2004_p2;
reg   [0:0] sel_tmp9_reg_4366;
wire   [0:0] sel_tmp10_fu_2010_p2;
reg   [0:0] sel_tmp10_reg_4372;
wire   [0:0] sel_tmp20_fu_2042_p2;
reg   [0:0] sel_tmp20_reg_4378;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_384;
wire   [26:0] min_3_V_38_fu_2098_p3;
reg   [26:0] min_3_V_38_reg_4403;
wire   [0:0] sel_tmp23_fu_2106_p2;
reg   [0:0] sel_tmp23_reg_4408;
wire   [26:0] min_3_V_45_fu_2139_p3;
reg   [26:0] min_3_V_45_reg_4416;
wire   [26:0] min_3_V_51_fu_2169_p3;
reg   [26:0] min_3_V_51_reg_4421;
wire   [26:0] min_3_V_56_fu_2248_p3;
reg   [26:0] min_3_V_56_reg_4426;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_405;
wire  signed [53:0] OP1_V_fu_2275_p1;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_414;
wire  signed [53:0] grp_fu_2278_p2;
reg  signed [53:0] p_Val2_27_reg_4437;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_423;
reg   [0:0] qbit_reg_4442;
wire   [21:0] tmp_223_fu_2292_p1;
reg   [21:0] tmp_223_reg_4447;
reg   [0:0] signbit_reg_4452;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_436;
reg   [28:0] p_Val2_35_reg_4458;
reg   [0:0] tmp_224_reg_4463;
wire   [0:0] qb_assign_9_fu_2362_p2;
reg   [0:0] qb_assign_9_reg_4468;
wire   [0:0] Range1_all_ones_4_fu_2401_p2;
reg   [0:0] Range1_all_ones_4_reg_4473;
wire   [0:0] Range1_all_zeros_3_fu_2407_p2;
reg   [0:0] Range1_all_zeros_3_reg_4480;
wire   [0:0] p_41_i_i_fu_2419_p2;
reg   [0:0] p_41_i_i_reg_4485;
wire   [28:0] p_Val2_36_fu_2428_p2;
reg   [28:0] p_Val2_36_reg_4490;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_457;
wire   [0:0] newsignbit_13_fu_2433_p3;
reg   [0:0] newsignbit_13_reg_4496;
wire   [0:0] deleted_zeros_3_fu_2452_p3;
reg   [0:0] deleted_zeros_3_reg_4502;
wire   [0:0] deleted_ones_4_fu_2458_p3;
reg   [0:0] deleted_ones_4_reg_4507;
wire   [0:0] p_38_i_i_fu_2464_p2;
reg   [0:0] p_38_i_i_reg_4512;
wire   [0:0] overflow_fu_2484_p2;
reg   [0:0] overflow_reg_4518;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_474;
wire   [0:0] underflow_13_fu_2505_p2;
reg   [0:0] underflow_13_reg_4523;
wire   [0:0] underflow_5_not_fu_2516_p2;
reg   [0:0] underflow_5_not_reg_4529;
wire   [28:0] sum_V_fu_2538_p3;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_487;
wire   [1:0] j_2_fu_2555_p2;
reg   [1:0] j_2_reg_4542;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_496;
wire   [0:0] exitcond5_fu_2549_p2;
wire   [0:0] tmp_228_fu_2571_p1;
reg   [0:0] tmp_228_reg_4552;
wire  signed [74:0] OP2_V_4_cast_cast_fu_2575_p3;
reg  signed [74:0] OP2_V_4_cast_cast_reg_4557;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_514;
wire  signed [74:0] grp_fu_2594_p2;
reg  signed [74:0] p_Val2_24_reg_4567;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_523;
reg   [0:0] tmp_230_reg_4572;
wire   [47:0] tmp_231_fu_2607_p1;
reg   [47:0] tmp_231_reg_4577;
reg   [0:0] tmp_229_reg_4582;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_536;
reg   [31:0] p_Val2_26_reg_4590;
reg   [0:0] tmp_232_reg_4595;
wire   [0:0] qb_assign_7_fu_2677_p2;
reg   [0:0] qb_assign_7_reg_4601;
wire   [31:0] p_Val2_s_94_fu_2685_p2;
reg   [31:0] p_Val2_s_94_reg_4606;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_551;
wire   [0:0] tmp_234_fu_2690_p3;
reg   [0:0] tmp_234_reg_4612;
wire   [0:0] tmp_105_fu_2698_p2;
reg   [0:0] tmp_105_reg_4619;
wire   [0:0] overflow_6_fu_2740_p2;
reg   [0:0] overflow_6_reg_4624;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_564;
wire   [0:0] underflow_6_fu_2757_p2;
reg   [0:0] underflow_6_reg_4629;
wire   [0:0] underflow_6_not_fu_2768_p2;
reg   [0:0] underflow_6_not_reg_4635;
wire   [31:0] xH_0_V_fu_2791_p3;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_577;
wire   [1:0] j_2_1_fu_2808_p2;
reg   [1:0] j_2_1_reg_4648;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_bdd_586;
wire   [0:0] exitcond5_1_fu_2802_p2;
wire   [0:0] tmp_235_fu_2824_p1;
reg   [0:0] tmp_235_reg_4658;
wire  signed [74:0] OP2_V_4_1_cast_cast_fu_2828_p3;
reg  signed [74:0] OP2_V_4_1_cast_cast_reg_4663;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_604;
wire  signed [74:0] grp_fu_2847_p2;
reg  signed [74:0] p_Val2_24_1_reg_4673;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_613;
reg   [0:0] tmp_237_reg_4678;
wire   [47:0] tmp_238_fu_2860_p1;
reg   [47:0] tmp_238_reg_4683;
reg   [0:0] tmp_236_reg_4688;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_626;
reg   [31:0] p_Val2_26_1_reg_4696;
reg   [0:0] tmp_239_reg_4701;
wire   [0:0] qb_assign_7_1_fu_2930_p2;
reg   [0:0] qb_assign_7_1_reg_4707;
wire   [31:0] p_Val2_32_1_fu_2938_p2;
reg   [31:0] p_Val2_32_1_reg_4712;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_641;
wire   [0:0] tmp_241_fu_2943_p3;
reg   [0:0] tmp_241_reg_4718;
wire   [0:0] tmp_108_1_fu_2951_p2;
reg   [0:0] tmp_108_1_reg_4725;
wire   [0:0] overflow_6_1_fu_2993_p2;
reg   [0:0] overflow_6_1_reg_4730;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_654;
wire   [0:0] underflow_6_1_fu_3010_p2;
reg   [0:0] underflow_6_1_reg_4735;
wire   [0:0] underflow_6_not_1_fu_3021_p2;
reg   [0:0] underflow_6_not_1_reg_4741;
wire   [31:0] xH_1_V_fu_3044_p3;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_667;
wire   [1:0] i_5_fu_3061_p2;
reg   [1:0] i_5_reg_4754;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_676;
wire   [0:0] tmp_248_fu_3067_p1;
reg   [0:0] tmp_248_reg_4759;
wire   [0:0] exitcond_fu_3055_p2;
wire   [27:0] G_V_load_phi_fu_3081_p3;
reg   [27:0] G_V_load_phi_reg_4769;
wire   [31:0] xH_V_load_phi_fu_3097_p3;
reg   [31:0] xH_V_load_phi_reg_4779;
wire  signed [28:0] r_V_1_fu_3107_p2;
reg  signed [28:0] r_V_1_reg_4784;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_702;
wire  signed [60:0] grp_fu_3120_p2;
reg  signed [60:0] p_Val2_7_99_reg_4809;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_bdd_717;
reg   [0:0] qbit_10_reg_4814;
wire   [24:0] tmp_251_fu_3147_p1;
reg   [24:0] tmp_251_reg_4819;
wire  signed [55:0] grp_fu_3133_p2;
reg  signed [55:0] p_Val2_29_reg_4824;
reg   [0:0] qbit_11_reg_4829;
wire   [23:0] tmp_258_fu_3159_p1;
reg   [23:0] tmp_258_reg_4834;
reg   [0:0] signbit_7_reg_4839;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_736;
reg   [31:0] p_Val2_20_reg_4845;
reg   [0:0] tmp_252_reg_4850;
wire   [0:0] qb_assign_5_fu_3225_p2;
reg   [0:0] qb_assign_5_reg_4855;
wire   [0:0] Range1_all_ones_2_fu_3264_p2;
reg   [0:0] Range1_all_ones_2_reg_4860;
wire   [0:0] Range1_all_zeros_2_fu_3270_p2;
reg   [0:0] Range1_all_zeros_2_reg_4867;
wire   [0:0] p_41_i_i1_fu_3282_p2;
reg   [0:0] p_41_i_i1_reg_4872;
reg   [0:0] signbit_8_reg_4877;
reg   [30:0] p_Val2_31_reg_4886;
reg   [0:0] tmp_259_reg_4891;
wire   [0:0] qb_assign_s_fu_3354_p2;
reg   [0:0] qb_assign_s_reg_4897;
wire   [31:0] p_Val2_21_fu_3362_p2;
reg   [31:0] p_Val2_21_reg_4902;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_765;
wire   [0:0] newsignbit_14_fu_3367_p3;
reg   [0:0] newsignbit_14_reg_4908;
wire   [0:0] deleted_zeros_2_fu_3386_p3;
reg   [0:0] deleted_zeros_2_reg_4914;
wire   [0:0] deleted_ones_2_fu_3392_p3;
reg   [0:0] deleted_ones_2_reg_4919;
wire   [0:0] p_38_i_i1_fu_3398_p2;
reg   [0:0] p_38_i_i1_reg_4924;
wire   [30:0] p_Val2_32_fu_3406_p2;
reg   [30:0] p_Val2_32_reg_4930;
wire   [0:0] newsignbit_15_fu_3411_p3;
reg   [0:0] newsignbit_15_reg_4936;
wire   [0:0] p_38_i_i2_fu_3446_p2;
reg   [0:0] p_38_i_i2_reg_4942;
wire   [0:0] p_not_i_i5_fu_3451_p2;
reg   [0:0] p_not_i_i5_reg_4948;
wire   [0:0] brmerge40_demorgan_i_i3_fu_3457_p2;
reg   [0:0] brmerge40_demorgan_i_i3_reg_4953;
wire   [0:0] overflow_14_fu_3477_p2;
reg   [0:0] overflow_14_reg_4958;
reg    ap_sig_cseq_ST_st56_fsm_55;
reg    ap_sig_bdd_792;
wire   [0:0] underflow_15_fu_3498_p2;
reg   [0:0] underflow_15_reg_4963;
wire   [0:0] underflow_7_not_fu_3509_p2;
reg   [0:0] underflow_7_not_reg_4969;
wire   [30:0] Gx_V_fu_3568_p3;
reg   [30:0] Gx_V_reg_4974;
wire   [31:0] xHx_V_fu_3593_p3;
reg    ap_sig_cseq_ST_st57_fsm_56;
reg    ap_sig_bdd_807;
wire  signed [43:0] grp_fu_3091_p2;
reg  signed [43:0] p_Val2_6_101_reg_4984;
reg    ap_sig_cseq_ST_st59_fsm_58;
reg    ap_sig_bdd_816;
reg   [0:0] signbit_9_reg_4989;
reg    ap_sig_cseq_ST_st60_fsm_59;
reg    ap_sig_bdd_825;
reg   [31:0] p_Val2_17_reg_4998;
reg   [0:0] qbit_12_reg_5003;
wire   [11:0] tmp_244_fu_3665_p1;
reg   [11:0] tmp_244_reg_5008;
reg   [0:0] tmp_245_reg_5013;
reg   [0:0] tmp_246_reg_5019;
wire   [0:0] qb_assign_3_fu_3695_p2;
reg   [0:0] qb_assign_3_reg_5024;
reg    ap_sig_cseq_ST_st61_fsm_60;
reg    ap_sig_bdd_844;
wire   [31:0] p_Val2_22_fu_3703_p2;
reg   [31:0] p_Val2_22_reg_5029;
reg    ap_sig_cseq_ST_st62_fsm_61;
reg    ap_sig_bdd_853;
wire   [0:0] newsignbit_16_fu_3708_p3;
reg   [0:0] newsignbit_16_reg_5035;
wire   [0:0] p_38_i1_fu_3743_p2;
reg   [0:0] p_38_i1_reg_5041;
wire   [0:0] p_not_i1_fu_3748_p2;
reg   [0:0] p_not_i1_reg_5047;
wire   [0:0] brmerge40_demorgan_i1_fu_3754_p2;
reg   [0:0] brmerge40_demorgan_i1_reg_5052;
reg   [28:0] p_Val2_33_reg_367;
reg   [2:0] k_reg_379;
reg   [31:0] xH_V_reg_390;
reg   [1:0] j1_reg_402;
reg   [31:0] xH_V_1_reg_413;
reg   [1:0] j1_1_reg_425;
reg   [30:0] p_Val2_28_reg_436;
reg   [31:0] p_Val2_18_reg_448;
reg   [1:0] i_2_reg_460;
wire   [31:0] p_addr8_fu_485_p1;
wire   [31:0] p_addr_fu_496_p3;
wire   [31:0] p_addr5_cast_fu_2566_p1;
wire   [31:0] p_addr3_cast_fu_2819_p1;
wire   [31:0] p_addr1_cast_fu_3076_p1;
reg   [26:0] min_V_fu_262;
wire   [26:0] min_V_0_3_fu_2227_p3;
reg   [26:0] min_3_V_31_fu_266;
wire   [26:0] min_3_V_53_fu_2213_p3;
reg   [26:0] min_3_V_32_fu_270;
wire   [26:0] min_3_V_47_fu_2201_p3;
reg   [26:0] min_3_V_33_fu_274;
wire   [26:0] min_3_V_40_fu_2189_p3;
wire   [5:0] tmp_90_fu_490_p2;
wire  signed [29:0] OP2_V_cast_fu_537_p1;
wire  signed [29:0] p_Val2_1_fu_541_p2;
wire   [1:0] tmp_88_fu_567_p4;
wire   [0:0] tmp_179_fu_559_p3;
wire   [0:0] p_not_i_i_fu_577_p2;
wire   [0:0] tmp_178_fu_551_p3;
wire   [0:0] brmerge_i_i_fu_583_p2;
wire   [0:0] tmp_89_fu_589_p2;
wire   [0:0] p_not38_i_i_fu_607_p2;
wire   [0:0] newsignbit_0_not_i_i_fu_601_p2;
wire   [0:0] brmerge39_i_i_fu_613_p2;
wire  signed [29:0] OP2_V_128_1_cast_fu_625_p1;
wire  signed [29:0] p_Val2_1_1_1_fu_628_p2;
wire   [1:0] tmp_94_fu_654_p4;
wire   [0:0] tmp_189_fu_646_p3;
wire   [0:0] p_not_i_i_1_1_fu_664_p2;
wire   [0:0] tmp_188_fu_638_p3;
wire   [0:0] brmerge_i_i_1_1_fu_670_p2;
wire   [0:0] tmp_44_1_1_fu_676_p2;
wire   [0:0] p_not38_i_i_1_1_fu_694_p2;
wire   [0:0] newsignbit_0_not_i_i_1_1_fu_688_p2;
wire   [0:0] brmerge39_i_i_1_1_fu_700_p2;
wire   [0:0] tmp_2_fu_718_p2;
wire   [0:0] p_Result_25_2_0_not_fu_732_p2;
wire   [0:0] brmerge_i_i_i_2_fu_728_p2;
wire   [28:0] tmp_197_fu_712_p2;
wire   [0:0] underflow_2_fu_723_p2;
wire   [0:0] brmerge_2_fu_737_p2;
wire   [28:0] p_Val2_3_mux_2_fu_742_p3;
wire   [28:0] p_Val2_3_2_fu_750_p3;
wire   [0:0] tmp_99_fu_776_p2;
wire   [0:0] tmp_44_3_1_fu_771_p2;
wire   [0:0] brmerge_i_i_i_3_1_fu_786_p2;
wire   [28:0] tmp_207_fu_766_p2;
wire   [0:0] underflow_354_1_fu_781_p2;
wire   [0:0] underflow_not_3_1_fu_790_p2;
wire   [28:0] p_Val2_3_mux_3_1_fu_795_p3;
wire   [28:0] p_Val2_3_3_1_fu_803_p3;
wire   [0:0] underflow_not_fu_846_p2;
wire   [0:0] brmerge_i_i_i_fu_842_p2;
wire   [28:0] tmp_36_fu_835_p3;
wire   [0:0] brmerge1_fu_851_p2;
wire   [28:0] p_Val2_3_mux_fu_856_p3;
wire   [28:0] p_Val2_3_fu_864_p3;
wire   [28:0] this_assign_1_fu_871_p3;
wire  signed [31:0] tmp_26_cast_fu_879_p1;
wire  signed [31:0] p_read2_cast_fu_831_p1;
wire  signed [31:0] p_Val2_9_fu_883_p2;
wire   [0:0] underflow_not_1_1_fu_964_p2;
wire   [0:0] brmerge_i_i_i_1_1_fu_960_p2;
wire   [28:0] tmp_36_1_1_fu_953_p3;
wire   [0:0] brmerge_1_1_fu_969_p2;
wire   [28:0] p_Val2_3_mux_1_1_fu_974_p3;
wire   [28:0] p_Val2_3_1_1_fu_982_p3;
wire   [28:0] this_assign_1_1_1_fu_989_p3;
wire  signed [31:0] tmp_26_1_cast_fu_997_p1;
wire  signed [31:0] p_read3_cast_fu_827_p1;
wire  signed [31:0] p_Val2_9_1_fu_1001_p2;
wire  signed [31:0] tmp_26_2_cast_fu_1071_p1;
wire  signed [31:0] p_read4_cast_fu_823_p1;
wire  signed [31:0] p_Val2_9_2_fu_1074_p2;
wire   [5:0] tmp_202_fu_1106_p1;
wire   [0:0] tmp_204_fu_1124_p3;
wire   [0:0] r_7_fu_1110_p2;
wire  signed [31:0] tmp_26_3_cast_fu_1156_p1;
wire  signed [31:0] p_read5_cast_fu_819_p1;
wire  signed [31:0] p_Val2_9_3_fu_1159_p2;
wire   [5:0] tmp_212_fu_1191_p1;
wire   [0:0] tmp_214_fu_1209_p3;
wire   [0:0] r_8_fu_1195_p2;
wire   [0:0] r_fu_1241_p2;
wire   [0:0] r_i_i_fu_1246_p2;
wire   [0:0] qb_assign_1_fu_1251_p2;
wire   [22:0] tmp_33_fu_1256_p1;
wire   [0:0] r_s_fu_1273_p2;
wire   [0:0] r_i_i_1_fu_1278_p2;
wire   [0:0] qb_assign_1_1_fu_1283_p2;
wire   [22:0] tmp_33_1_fu_1288_p1;
wire   [0:0] qb_assign_1_2_fu_1305_p2;
wire   [22:0] tmp_33_2_fu_1309_p1;
wire   [0:0] tmp_43_2_fu_1326_p2;
wire   [0:0] tmp_49_2_fu_1347_p2;
wire   [0:0] qb_assign_1_3_fu_1357_p2;
wire   [22:0] tmp_33_3_fu_1361_p1;
wire   [0:0] tmp_43_3_fu_1378_p2;
wire   [0:0] tmp_49_3_fu_1399_p2;
wire   [0:0] tmp_91_fu_1409_p2;
wire   [0:0] carry_1_fu_1414_p2;
wire   [0:0] Range1_all_ones_fu_1419_p2;
wire   [0:0] Range1_all_zeros_fu_1424_p2;
wire   [0:0] tmp_49_fu_1437_p2;
wire   [0:0] p_41_i_fu_1442_p2;
wire   [0:0] deleted_zeros_fu_1429_p3;
wire   [0:0] p_not_i_fu_1461_p2;
wire   [0:0] deleted_ones_fu_1447_p3;
wire   [0:0] tmp_43_1_fu_1483_p2;
wire   [0:0] carry_1_1_fu_1488_p2;
wire   [0:0] Range1_all_ones_s_fu_1493_p2;
wire   [0:0] Range1_all_zeros_s_fu_1498_p2;
wire   [0:0] tmp_49_1_fu_1511_p2;
wire   [0:0] p_41_i_1_fu_1516_p2;
wire   [0:0] deleted_zeros_s_fu_1503_p3;
wire   [0:0] p_not_i_1_fu_1535_p2;
wire   [0:0] deleted_ones_s_fu_1521_p3;
wire   [0:0] deleted_zeros_7_fu_1557_p3;
wire   [0:0] p_not_i_2_fu_1571_p2;
wire   [0:0] brmerge_i1_2_fu_1577_p2;
wire   [0:0] tmp_73_2_fu_1582_p2;
wire   [0:0] deleted_ones_7_fu_1562_p3;
wire   [0:0] p_38_i_2_fu_1567_p2;
wire   [0:0] brmerge40_demorgan_i_2_fu_1593_p2;
wire   [0:0] tmp186_demorgan_fu_1598_p2;
wire   [0:0] tmp102_fu_1604_p2;
wire   [0:0] tmp103_fu_1615_p2;
wire   [0:0] deleted_zeros_8_fu_1627_p3;
wire   [0:0] p_not_i_3_fu_1641_p2;
wire   [0:0] brmerge_i1_3_fu_1647_p2;
wire   [0:0] tmp_73_3_fu_1652_p2;
wire   [0:0] deleted_ones_8_fu_1632_p3;
wire   [0:0] p_38_i_3_fu_1637_p2;
wire   [0:0] brmerge40_demorgan_i_3_fu_1663_p2;
wire   [0:0] tmp188_demorgan_fu_1668_p2;
wire   [0:0] tmp105_fu_1674_p2;
wire   [0:0] tmp106_fu_1685_p2;
wire   [0:0] tmp_73_fu_1700_p2;
wire   [0:0] tmp_fu_1710_p2;
wire   [0:0] underflow_3_fu_1715_p2;
wire   [0:0] overflow_3_fu_1705_p2;
wire   [0:0] tmp93_fu_1726_p2;
wire   [0:0] brmerge_i_i4_fu_1720_p2;
wire   [0:0] underflow_3_not_fu_1731_p2;
wire   [22:0] p_Val2_13_mux_fu_1736_p3;
wire   [22:0] p_Val2_5_fu_1743_p3;
wire   [0:0] tmp_73_1_fu_1758_p2;
wire   [0:0] tmp99_fu_1768_p2;
wire   [0:0] underflow_3_1_fu_1773_p2;
wire   [0:0] overflow_3_1_fu_1763_p2;
wire   [0:0] tmp100_fu_1784_p2;
wire   [0:0] brmerge_i_i4_1_fu_1778_p2;
wire   [0:0] underflow_3_not_1_fu_1789_p2;
wire   [22:0] p_Val2_13_mux_1_fu_1794_p3;
wire   [22:0] p_Val2_13_1_88_fu_1801_p3;
wire   [0:0] brmerge_i_i4_2_fu_1816_p2;
wire   [22:0] p_Val2_13_mux_2_fu_1820_p3;
wire   [22:0] p_Val2_13_2_89_fu_1827_p3;
wire   [0:0] brmerge_i_i4_3_fu_1840_p2;
wire   [22:0] p_Val2_13_mux_3_fu_1844_p3;
wire   [22:0] p_Val2_13_3_90_fu_1851_p3;
wire   [22:0] sel_tmp1_fu_1886_p3;
wire   [22:0] p_Val2_s_fu_1911_p3;
wire   [21:0] tmp_219_fu_1930_p1;
wire   [0:0] newsignbit_fu_1942_p3;
wire   [0:0] isneg_fu_1922_p3;
wire   [0:0] tmp_46_fu_1950_p2;
wire   [0:0] isneg_5_not_fu_1968_p2;
wire   [0:0] brmerge_i_i3_fu_1962_p2;
wire   [26:0] p_Val2_4_fu_1934_p3;
wire   [0:0] underflow_fu_1956_p2;
wire   [0:0] brmerge8_fu_1974_p2;
wire   [26:0] p_Val2_4_mux_fu_1980_p3;
wire   [26:0] p_Val2_4_91_fu_1988_p3;
wire   [0:0] sel_tmp17_fu_2015_p2;
wire   [0:0] sel_tmp18_fu_2020_p2;
wire   [0:0] sel_tmp19_fu_2025_p2;
wire   [0:0] tmp111_fu_2036_p2;
wire   [0:0] tmp110_fu_2030_p2;
wire   [0:0] sel_tmp14_fu_2063_p2;
wire   [26:0] min_3_V_fu_2057_p3;
wire   [26:0] min_3_V_35_fu_2067_p3;
wire   [0:0] sel_tmp21_fu_2082_p2;
wire   [26:0] min_3_V_36_fu_2075_p3;
wire   [0:0] sel_tmp22_fu_2094_p2;
wire   [26:0] min_3_V_37_fu_2086_p3;
wire   [26:0] min_3_V_41_fu_2110_p3;
wire   [26:0] min_3_V_42_fu_2116_p3;
wire   [26:0] min_3_V_43_fu_2124_p3;
wire   [26:0] min_3_V_44_fu_2131_p3;
wire   [26:0] min_3_V_48_fu_2147_p3;
wire   [26:0] min_3_V_49_fu_2154_p3;
wire   [26:0] min_3_V_50_fu_2161_p3;
wire   [0:0] sel_tmp24_fu_2185_p2;
wire   [26:0] min_3_V_39_fu_2180_p3;
wire   [26:0] min_3_V_46_fu_2196_p3;
wire   [26:0] min_3_V_52_fu_2208_p3;
wire   [26:0] sel_tmp25_fu_2220_p3;
wire   [26:0] min_3_V_54_fu_2234_p3;
wire   [26:0] min_3_V_55_fu_2241_p3;
wire  signed [26:0] grp_fu_2278_p0;
wire  signed [26:0] grp_fu_2278_p1;
wire   [51:0] tmp_95_fu_2296_p3;
wire  signed [54:0] tmp_95_cast_fu_2304_p1;
wire   [54:0] tmp_96_fu_2308_p1;
wire  signed [54:0] p_Val2_34_fu_2311_p2;
wire   [0:0] tmp_225_fu_2348_p3;
wire   [0:0] r_5_fu_2335_p2;
wire   [0:0] r_i_i_i_fu_2356_p2;
wire   [1:0] p_Result_s_fu_2375_p4;
wire   [2:0] p_Result_2_fu_2391_p4;
wire   [0:0] tmp_227_fu_2367_p3;
wire   [0:0] Range2_all_ones_3_fu_2385_p2;
wire   [0:0] tmp_103_fu_2413_p2;
wire   [28:0] tmp_101_fu_2425_p1;
wire   [0:0] tmp_102_fu_2441_p2;
wire   [0:0] carry_fu_2447_p2;
wire   [0:0] p_not_i_i4_fu_2469_p2;
wire   [0:0] brmerge_i_i8_fu_2474_p2;
wire   [0:0] tmp_104_fu_2479_p2;
wire   [0:0] brmerge40_demorgan_i_i_fu_2490_p2;
wire   [0:0] tmp193_demorgan_fu_2494_p2;
wire   [0:0] tmp112_fu_2499_p2;
wire   [0:0] tmp113_fu_2510_p2;
wire   [0:0] brmerge_i_i_i4_fu_2521_p2;
wire   [28:0] p_Val2_31_mux_fu_2525_p3;
wire   [28:0] p_Val2_7_fu_2532_p3;
wire   [6:0] j1_cast_cast_fu_2545_p1;
wire   [6:0] p_addr5_fu_2561_p2;
wire   [56:0] mt_fu_2582_p3;
wire  signed [18:0] grp_fu_2594_p0;
wire  signed [56:0] grp_fu_2594_p1;
wire   [80:0] tmp_86_fu_2611_p3;
wire  signed [81:0] tmp_86_cast_fu_2619_p1;
wire  signed [81:0] tmp_87_fu_2623_p1;
wire  signed [81:0] p_Val2_25_fu_2626_p2;
wire   [0:0] tmp_233_fu_2663_p3;
wire   [0:0] r_2_fu_2650_p2;
wire   [0:0] r_i_i_i2_fu_2671_p2;
wire   [31:0] tmp_93_fu_2682_p1;
wire   [0:0] carry_9_fu_2704_p2;
wire   [0:0] tmp_107_fu_2708_p2;
wire   [0:0] p_Result_59_not_fu_2720_p2;
wire   [0:0] p_not_i_i3_fu_2730_p2;
wire   [0:0] brmerge_i_i7_fu_2735_p2;
wire   [0:0] deleted_ones_3_fu_2713_p3;
wire   [0:0] brmerge40_demorgan_i_i2_fu_2746_p2;
wire   [0:0] tmp_108_fu_2725_p2;
wire   [0:0] tmp114_fu_2751_p2;
wire   [0:0] tmp115_fu_2762_p2;
wire   [0:0] brmerge_i_i_i3_fu_2774_p2;
wire   [31:0] p_Val2_32_mux_fu_2778_p3;
wire   [31:0] p_Val2_6_fu_2785_p3;
wire   [6:0] j1_1_cast_cast_fu_2798_p1;
wire   [6:0] p_addr3_fu_2814_p2;
wire   [56:0] mt_1_fu_2835_p3;
wire  signed [18:0] grp_fu_2847_p0;
wire  signed [56:0] grp_fu_2847_p1;
wire   [80:0] tmp_86_1_fu_2864_p3;
wire  signed [81:0] tmp_86_1_cast_fu_2872_p1;
wire  signed [81:0] tmp_87_1_fu_2876_p1;
wire  signed [81:0] p_Val2_25_1_fu_2879_p2;
wire   [0:0] tmp_240_fu_2916_p3;
wire   [0:0] r_2_1_fu_2903_p2;
wire   [0:0] r_i_i_i2_1_fu_2924_p2;
wire   [31:0] tmp_93_1_fu_2935_p1;
wire   [0:0] carry_9_1_fu_2957_p2;
wire   [0:0] tmp_112_1_fu_2961_p2;
wire   [0:0] p_Result_59_1_not_fu_2973_p2;
wire   [0:0] p_not_i_i3_1_fu_2983_p2;
wire   [0:0] brmerge_i_i7_1_fu_2988_p2;
wire   [0:0] deleted_ones_3_1_fu_2966_p3;
wire   [0:0] brmerge40_demorgan_i_i2_1_fu_2999_p2;
wire   [0:0] tmp_115_1_fu_2978_p2;
wire   [0:0] tmp116_fu_3004_p2;
wire   [0:0] tmp117_fu_3015_p2;
wire   [0:0] brmerge_i_i_i3_1_fu_3027_p2;
wire   [31:0] p_Val2_32_mux_1_fu_3031_p3;
wire   [31:0] p_Val2_32_1_97_fu_3038_p3;
wire   [6:0] i_2_cast_cast_fu_3051_p1;
wire   [6:0] p_addr1_fu_3071_p2;
wire  signed [28:0] grp_fu_3091_p0;
wire   [15:0] grp_fu_3091_p1;
wire  signed [28:0] OP2_V_6_cast_fu_3104_p1;
wire  signed [31:0] grp_fu_3120_p0;
wire  signed [28:0] grp_fu_3120_p1;
wire  signed [28:0] grp_fu_3133_p0;
wire  signed [28:0] grp_fu_3133_p1;
wire   [57:0] tmp_63_fu_3163_p3;
wire  signed [60:0] tmp_63_cast_fu_3171_p1;
wire  signed [60:0] p_Val2_19_fu_3175_p2;
wire   [0:0] tmp_253_fu_3211_p3;
wire   [0:0] r_9_fu_3198_p2;
wire   [0:0] r_i_i_i1_fu_3219_p2;
wire   [1:0] tmp_109_fu_3238_p4;
wire   [2:0] tmp_110_fu_3254_p4;
wire   [0:0] tmp_255_fu_3230_p3;
wire   [0:0] Range2_all_ones_2_fu_3248_p2;
wire   [0:0] tmp_84_fu_3276_p2;
wire   [55:0] tmp_111_fu_3288_p3;
wire  signed [56:0] tmp_116_cast_fu_3296_p1;
wire  signed [56:0] tmp_118_cast_fu_3300_p1;
wire  signed [56:0] p_Val2_30_fu_3303_p2;
wire   [0:0] tmp_260_fu_3340_p3;
wire   [0:0] r_1_fu_3327_p2;
wire   [0:0] r_i_i_i3_fu_3348_p2;
wire   [31:0] tmp_70_fu_3359_p1;
wire   [0:0] tmp_77_fu_3375_p2;
wire   [0:0] carry_6_fu_3381_p2;
wire   [30:0] tmp_112_fu_3403_p1;
wire   [0:0] tmp_113_fu_3419_p2;
wire   [0:0] p_Result_76_not_fu_3430_p2;
wire   [0:0] not_carry_7_fu_3435_p2;
wire   [0:0] carry_7_fu_3425_p2;
wire   [0:0] deleted_zeros_4_fu_3441_p2;
wire   [0:0] p_not_i_i2_fu_3462_p2;
wire   [0:0] brmerge_i_i6_fu_3467_p2;
wire   [0:0] tmp_106_fu_3472_p2;
wire   [0:0] brmerge40_demorgan_i_i1_fu_3483_p2;
wire   [0:0] tmp199_demorgan_fu_3487_p2;
wire   [0:0] tmp119_fu_3492_p2;
wire   [0:0] tmp120_fu_3503_p2;
wire   [0:0] brmerge_i_i9_fu_3519_p2;
wire   [0:0] tmp_114_fu_3514_p2;
wire   [0:0] tmp201_demorgan_fu_3529_p2;
wire   [0:0] underflow_16_fu_3533_p2;
wire   [0:0] overflow_15_fu_3523_p2;
wire   [0:0] tmp121_fu_3544_p2;
wire   [0:0] brmerge_i_i_i5_fu_3538_p2;
wire   [0:0] underflow_8_not_fu_3549_p2;
wire   [30:0] p_Val2_37_mux_fu_3554_p3;
wire   [30:0] p_Val2_8_fu_3561_p3;
wire   [0:0] brmerge_i_i_i2_fu_3576_p2;
wire   [31:0] p_Val2_21_mux_fu_3580_p3;
wire   [31:0] p_Val2_9_100_fu_3587_p3;
wire   [33:0] tmp_51_fu_3600_p3;
wire  signed [34:0] tmp_51_cast_fu_3608_p1;
wire  signed [34:0] tmp_52_fu_3612_p1;
wire  signed [34:0] p_Val2_15_fu_3616_p2;
wire   [45:0] tmp_54_fu_3622_p3;
wire  signed [45:0] tmp_55_cast_fu_3630_p1;
wire  signed [45:0] p_Val2_16_fu_3633_p2;
wire   [0:0] r_6_fu_3685_p2;
wire   [0:0] r_i_i1_fu_3690_p2;
wire   [31:0] tmp_61_fu_3700_p1;
wire   [0:0] tmp_75_fu_3716_p2;
wire   [0:0] p_Result_38_not_fu_3727_p2;
wire   [0:0] not_carry_5_fu_3732_p2;
wire   [0:0] carry_5_fu_3722_p2;
wire   [0:0] deleted_zeros_1_fu_3738_p2;
reg    ap_sig_cseq_ST_st63_fsm_62;
reg    ap_sig_bdd_2434;
wire   [0:0] brmerge_i2_fu_3764_p2;
wire   [0:0] tmp_83_fu_3759_p2;
wire   [0:0] tmp203_demorgan_fu_3774_p2;
wire   [0:0] underflow_14_fu_3778_p2;
wire   [0:0] overflow_13_fu_3768_p2;
wire   [0:0] tmp118_fu_3789_p2;
wire   [0:0] brmerge_i_i5_fu_3783_p2;
wire   [0:0] underflow_9_not_fu_3794_p2;
wire   [31:0] result_V_fu_3799_p3;
wire   [31:0] p_Val2_s_102_fu_3806_p3;
wire    grp_fu_2278_ce;
wire    grp_fu_2594_ce;
wire    grp_fu_2847_ce;
wire    grp_fu_3091_ce;
wire    grp_fu_3120_ce;
wire    grp_fu_3133_ce;
reg   [62:0] ap_NS_fsm;


Compult_mul_27s_27s_54_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 54 ))
Compult_mul_27s_27s_54_6_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2278_p0 ),
    .din1( grp_fu_2278_p1 ),
    .ce( grp_fu_2278_ce ),
    .dout( grp_fu_2278_p2 )
);

Compult_mul_19s_57s_75_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 57 ),
    .dout_WIDTH( 75 ))
Compult_mul_19s_57s_75_6_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2594_p0 ),
    .din1( grp_fu_2594_p1 ),
    .ce( grp_fu_2594_ce ),
    .dout( grp_fu_2594_p2 )
);

Compult_mul_19s_57s_75_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 57 ),
    .dout_WIDTH( 75 ))
Compult_mul_19s_57s_75_6_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2847_p0 ),
    .din1( grp_fu_2847_p1 ),
    .ce( grp_fu_2847_ce ),
    .dout( grp_fu_2847_p2 )
);

Compult_mul_29s_16ns_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
Compult_mul_29s_16ns_44_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3091_p0 ),
    .din1( grp_fu_3091_p1 ),
    .ce( grp_fu_3091_ce ),
    .dout( grp_fu_3091_p2 )
);

Compult_mul_32s_29s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 61 ))
Compult_mul_32s_29s_61_6_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3120_p0 ),
    .din1( grp_fu_3120_p1 ),
    .ce( grp_fu_3120_ce ),
    .dout( grp_fu_3120_p2 )
);

Compult_mul_29s_29s_56_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 56 ))
Compult_mul_29s_29s_56_6_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3133_p0 ),
    .din1( grp_fu_3133_p1 ),
    .ce( grp_fu_3133_ce ),
    .dout( grp_fu_3133_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) & ~(ap_const_lv1_0 == exitcond5_1_fu_2802_p2))) begin
        i_2_reg_460 <= ap_const_lv2_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        i_2_reg_460 <= i_5_reg_4754;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        j1_1_reg_425 <= j_2_1_reg_4648;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & ~(ap_const_lv1_0 == exitcond5_fu_2549_p2))) begin
        j1_1_reg_425 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        j1_reg_402 <= j_2_reg_4542;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(exitcond2_fu_1864_p2 == ap_const_lv1_0))) begin
        j1_reg_402 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        k_reg_379 <= k_1_reg_4312;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        k_reg_379 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) & ~(ap_const_lv1_0 == exitcond5_1_fu_2802_p2))) begin
        p_Val2_18_reg_448 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        p_Val2_18_reg_448 <= xHx_V_fu_3593_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) & ~(ap_const_lv1_0 == exitcond5_1_fu_2802_p2))) begin
        p_Val2_28_reg_436 <= ap_const_lv31_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        p_Val2_28_reg_436 <= Gx_V_reg_4974;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        p_Val2_33_reg_367 <= sum_V_fu_2538_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        p_Val2_33_reg_367 <= ap_const_lv29_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        reg_472 <= x_V_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46))) begin
        reg_472 <= x_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        xH_V_1_reg_413 <= xH_1_V_fu_3044_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & ~(ap_const_lv1_0 == exitcond5_fu_2549_p2))) begin
        xH_V_1_reg_413 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        xH_V_reg_390 <= xH_0_V_fu_2791_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(exitcond2_fu_1864_p2 == ap_const_lv1_0))) begin
        xH_V_reg_390 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & (ap_const_lv1_0 == exitcond_fu_3055_p2))) begin
        G_V_load_phi_reg_4769 <= G_V_load_phi_fu_3081_p3;
        tmp_248_reg_4759 <= tmp_248_fu_3067_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        Gx_V_reg_4974 <= Gx_V_fu_3568_p3;
        overflow_14_reg_4958 <= overflow_14_fu_3477_p2;
        underflow_15_reg_4963 <= underflow_15_fu_3498_p2;
        underflow_7_not_reg_4969 <= underflow_7_not_fu_3509_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        OP2_V_4_1_cast_cast_reg_4663[0] <= OP2_V_4_1_cast_cast_fu_2828_p3[0];
OP2_V_4_1_cast_cast_reg_4663[3] <= OP2_V_4_1_cast_cast_fu_2828_p3[3];
OP2_V_4_1_cast_cast_reg_4663[5] <= OP2_V_4_1_cast_cast_fu_2828_p3[5];
OP2_V_4_1_cast_cast_reg_4663[10] <= OP2_V_4_1_cast_cast_fu_2828_p3[10];
OP2_V_4_1_cast_cast_reg_4663[11] <= OP2_V_4_1_cast_cast_fu_2828_p3[11];
OP2_V_4_1_cast_cast_reg_4663[14] <= OP2_V_4_1_cast_cast_fu_2828_p3[14];
OP2_V_4_1_cast_cast_reg_4663[15] <= OP2_V_4_1_cast_cast_fu_2828_p3[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        OP2_V_4_cast_cast_reg_4557[2] <= OP2_V_4_cast_cast_fu_2575_p3[2];
OP2_V_4_cast_cast_reg_4557[3] <= OP2_V_4_cast_cast_fu_2575_p3[3];
OP2_V_4_cast_cast_reg_4557[5] <= OP2_V_4_cast_cast_fu_2575_p3[5];
OP2_V_4_cast_cast_reg_4557[7] <= OP2_V_4_cast_cast_fu_2575_p3[7];
OP2_V_4_cast_cast_reg_4557[8] <= OP2_V_4_cast_cast_fu_2575_p3[8];
OP2_V_4_cast_cast_reg_4557[9] <= OP2_V_4_cast_cast_fu_2575_p3[9];
OP2_V_4_cast_cast_reg_4557[10] <= OP2_V_4_cast_cast_fu_2575_p3[10];
OP2_V_4_cast_cast_reg_4557[12] <= OP2_V_4_cast_cast_fu_2575_p3[12];
OP2_V_4_cast_cast_reg_4557[14] <= OP2_V_4_cast_cast_fu_2575_p3[14];
OP2_V_4_cast_cast_reg_4557[15] <= OP2_V_4_cast_cast_fu_2575_p3[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        Range1_all_ones_2_reg_4860 <= Range1_all_ones_2_fu_3264_p2;
        Range1_all_zeros_2_reg_4867 <= Range1_all_zeros_2_fu_3270_p2;
        p_41_i_i1_reg_4872 <= p_41_i_i1_fu_3282_p2;
        p_Val2_20_reg_4845 <= {{p_Val2_19_fu_3175_p2[ap_const_lv32_39 : ap_const_lv32_1A]}};
        p_Val2_31_reg_4886 <= {{p_Val2_30_fu_3303_p2[ap_const_lv32_37 : ap_const_lv32_19]}};
        qb_assign_5_reg_4855 <= qb_assign_5_fu_3225_p2;
        qb_assign_s_reg_4897 <= qb_assign_s_fu_3354_p2;
        signbit_7_reg_4839 <= p_Val2_19_fu_3175_p2[ap_const_lv32_3C];
        signbit_8_reg_4877 <= p_Val2_30_fu_3303_p2[ap_const_lv32_38];
        tmp_252_reg_4850 <= p_Val2_19_fu_3175_p2[ap_const_lv32_39];
        tmp_259_reg_4891 <= p_Val2_30_fu_3303_p2[ap_const_lv32_37];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Range1_all_ones_3_reg_4183 <= Range1_all_ones_3_fu_1389_p2;
        Range1_all_ones_7_reg_4147 <= Range1_all_ones_7_fu_1337_p2;
        Range1_all_zeros_7_reg_4154 <= Range1_all_zeros_7_fu_1342_p2;
        Range1_all_zeros_8_reg_4190 <= Range1_all_zeros_8_fu_1394_p2;
        carry_1_2_reg_4140 <= carry_1_2_fu_1332_p2;
        carry_1_3_reg_4176 <= carry_1_3_fu_1384_p2;
        p_41_i_2_reg_4159 <= p_41_i_2_fu_1352_p2;
        p_41_i_3_reg_4195 <= p_41_i_3_fu_1404_p2;
        p_Val2_13_1_reg_4115 <= p_Val2_13_1_fu_1292_p2;
        p_Val2_13_2_reg_4128 <= p_Val2_13_2_fu_1313_p2;
        p_Val2_13_3_reg_4164 <= p_Val2_13_3_fu_1365_p2;
        p_Val2_13_reg_4102 <= p_Val2_13_fu_1260_p2;
        tmp_185_reg_4108 <= p_Val2_13_fu_1260_p2[ap_const_lv32_16];
        tmp_195_reg_4121 <= p_Val2_13_1_fu_1292_p2[ap_const_lv32_16];
        tmp_205_reg_4134 <= p_Val2_13_2_fu_1313_p2[ap_const_lv32_16];
        tmp_215_reg_4170 <= p_Val2_13_3_fu_1365_p2[ap_const_lv32_16];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        Range1_all_ones_4_reg_4473 <= Range1_all_ones_4_fu_2401_p2;
        Range1_all_zeros_3_reg_4480 <= Range1_all_zeros_3_fu_2407_p2;
        p_41_i_i_reg_4485 <= p_41_i_i_fu_2419_p2;
        p_Val2_35_reg_4458 <= {{p_Val2_34_fu_2311_p2[ap_const_lv32_33 : ap_const_lv32_17]}};
        qb_assign_9_reg_4468 <= qb_assign_9_fu_2362_p2;
        signbit_reg_4452 <= p_Val2_34_fu_2311_p2[ap_const_lv32_36];
        tmp_224_reg_4463 <= p_Val2_34_fu_2311_p2[ap_const_lv32_33];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        aa_0_V_reg_4289 <= aa_0_V_fu_1750_p3;
        aa_1_V_reg_4294 <= aa_1_V_fu_1808_p3;
        aa_2_V_reg_4299 <= aa_2_V_fu_1833_p3;
        aa_3_V_reg_4304 <= aa_3_V_fu_1857_p3;
        p_addr8_cast_reg_4282[1] <= p_addr8_cast_fu_1697_p1[1];
p_addr8_cast_reg_4282[2] <= p_addr8_cast_fu_1697_p1[2];
p_addr8_cast_reg_4282[3] <= p_addr8_cast_fu_1697_p1[3];
p_addr8_cast_reg_4282[4] <= p_addr8_cast_fu_1697_p1[4];
p_addr8_cast_reg_4282[5] <= p_addr8_cast_fu_1697_p1[5];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61)) begin
        brmerge40_demorgan_i1_reg_5052 <= brmerge40_demorgan_i1_fu_3754_p2;
        newsignbit_16_reg_5035 <= p_Val2_22_fu_3703_p2[ap_const_lv32_1F];
        p_38_i1_reg_5041 <= p_38_i1_fu_3743_p2;
        p_Val2_22_reg_5029 <= p_Val2_22_fu_3703_p2;
        p_not_i1_reg_5047 <= p_not_i1_fu_3748_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        brmerge40_demorgan_i_1_reg_4230 <= brmerge40_demorgan_i_1_fu_1546_p2;
        brmerge40_demorgan_i_reg_4210 <= brmerge40_demorgan_i_fu_1472_p2;
        brmerge_i1_1_reg_4225 <= brmerge_i1_1_fu_1541_p2;
        brmerge_i1_reg_4205 <= brmerge_i1_fu_1467_p2;
        overflow_3_2_reg_4240 <= overflow_3_2_fu_1587_p2;
        overflow_3_3_reg_4256 <= overflow_3_3_fu_1657_p2;
        p_38_i_1_reg_4220 <= p_38_i_1_fu_1529_p2;
        p_38_i_reg_4200 <= p_38_i_fu_1455_p2;
        tmp184_demorgan_reg_4235 <= tmp184_demorgan_fu_1551_p2;
        tmp_demorgan_reg_4215 <= tmp_demorgan_fu_1477_p2;
        underflow_3_2_reg_4245 <= underflow_3_2_fu_1610_p2;
        underflow_3_3_reg_4261 <= underflow_3_3_fu_1680_p2;
        underflow_3_not_2_reg_4251 <= underflow_3_not_2_fu_1621_p2;
        underflow_3_not_3_reg_4267 <= underflow_3_not_3_fu_1691_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        brmerge40_demorgan_i_i3_reg_4953 <= brmerge40_demorgan_i_i3_fu_3457_p2;
        deleted_ones_2_reg_4919 <= deleted_ones_2_fu_3392_p3;
        deleted_zeros_2_reg_4914 <= deleted_zeros_2_fu_3386_p3;
        newsignbit_14_reg_4908 <= p_Val2_21_fu_3362_p2[ap_const_lv32_1F];
        newsignbit_15_reg_4936 <= p_Val2_32_fu_3406_p2[ap_const_lv32_1E];
        p_38_i_i1_reg_4924 <= p_38_i_i1_fu_3398_p2;
        p_38_i_i2_reg_4942 <= p_38_i_i2_fu_3446_p2;
        p_Val2_21_reg_4902 <= p_Val2_21_fu_3362_p2;
        p_Val2_32_reg_4930 <= p_Val2_32_fu_3406_p2;
        p_not_i_i5_reg_4948 <= p_not_i_i5_fu_3451_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        deleted_ones_4_reg_4507 <= deleted_ones_4_fu_2458_p3;
        deleted_zeros_3_reg_4502 <= deleted_zeros_3_fu_2452_p3;
        newsignbit_13_reg_4496 <= p_Val2_36_fu_2428_p2[ap_const_lv32_1C];
        p_38_i_i_reg_4512 <= p_38_i_i_fu_2464_p2;
        p_Val2_36_reg_4490 <= p_Val2_36_fu_2428_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        i_5_reg_4754 <= i_5_fu_3061_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        j_2_1_reg_4648 <= j_2_1_fu_2808_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        j_2_reg_4542 <= j_2_fu_2555_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        k_1_reg_4312 <= k_1_fu_1870_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        min_0_V_reg_4358 <= min_0_V_fu_1996_p3;
        sel_tmp10_reg_4372 <= sel_tmp10_fu_2010_p2;
        sel_tmp20_reg_4378 <= sel_tmp20_fu_2042_p2;
        sel_tmp9_reg_4366 <= sel_tmp9_fu_2004_p2;
        tmp_s_reg_4351 <= tmp_s_fu_1916_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        min_3_V_31_fu_266 <= min_3_V_53_fu_2213_p3;
        min_3_V_32_fu_270 <= min_3_V_47_fu_2201_p3;
        min_3_V_33_fu_274 <= min_3_V_40_fu_2189_p3;
        min_3_V_56_reg_4426 <= min_3_V_56_fu_2248_p3;
        min_V_fu_262 <= min_V_0_3_fu_2227_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        min_3_V_38_reg_4403 <= min_3_V_38_fu_2098_p3;
        min_3_V_45_reg_4416 <= min_3_V_45_fu_2139_p3;
        min_3_V_51_reg_4421 <= min_3_V_51_fu_2169_p3;
        sel_tmp23_reg_4408 <= sel_tmp23_fu_2106_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        overflow12_reg_3899 <= overflow12_fu_595_p2;
        overflow_1_1_reg_3917 <= overflow_1_1_fu_682_p2;
        this_assign_1_2_reg_3930 <= this_assign_1_2_fu_758_p3;
        this_assign_1_3_1_reg_3935 <= this_assign_1_3_1_fu_811_p3;
        tmp_177_reg_3894 <= tmp_177_fu_547_p1;
        tmp_187_reg_3912 <= tmp_187_fu_634_p1;
        underflow12_reg_3905 <= underflow12_fu_619_p2;
        underflow_1_1_reg_3923 <= underflow_1_1_fu_706_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        overflow_6_1_reg_4730 <= overflow_6_1_fu_2993_p2;
        underflow_6_1_reg_4735 <= underflow_6_1_fu_3010_p2;
        underflow_6_not_1_reg_4741 <= underflow_6_not_1_fu_3021_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        overflow_6_reg_4624 <= overflow_6_fu_2740_p2;
        underflow_6_not_reg_4635 <= underflow_6_not_fu_2768_p2;
        underflow_6_reg_4629 <= underflow_6_fu_2757_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        overflow_reg_4518 <= overflow_fu_2484_p2;
        underflow_13_reg_4523 <= underflow_13_fu_2505_p2;
        underflow_5_not_reg_4529 <= underflow_5_not_fu_2516_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_Val2_10_1_reg_3990 <= {{p_Val2_9_1_fu_1001_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_10_2_reg_4033 <= {{p_Val2_9_2_fu_1074_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_10_3_reg_4071 <= {{p_Val2_9_3_fu_1159_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_10_reg_3947 <= {{p_Val2_9_fu_883_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        r_i_i_2_reg_4048 <= r_i_i_2_fu_1132_p2;
        r_i_i_3_reg_4086 <= r_i_i_3_fu_1217_p2;
        tmp_100_reg_4096 <= {{p_Val2_9_3_fu_1159_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_180_reg_3940 <= p_Val2_9_fu_883_p2[ap_const_lv32_1F];
        tmp_181_reg_3952 <= p_Val2_9_fu_883_p2[ap_const_lv32_6];
        tmp_182_reg_3957 <= tmp_182_fu_915_p1;
        tmp_183_reg_3962 <= p_Val2_9_fu_883_p2[ap_const_lv32_1D];
        tmp_184_reg_3967 <= p_Val2_9_fu_883_p2[ap_const_lv32_7];
        tmp_186_reg_3972 <= p_Val2_9_fu_883_p2[ap_const_lv32_1E];
        tmp_190_reg_3983 <= p_Val2_9_1_fu_1001_p2[ap_const_lv32_1F];
        tmp_191_reg_3995 <= p_Val2_9_1_fu_1001_p2[ap_const_lv32_6];
        tmp_192_reg_4000 <= tmp_192_fu_1033_p1;
        tmp_193_reg_4005 <= p_Val2_9_1_fu_1001_p2[ap_const_lv32_1D];
        tmp_194_reg_4010 <= p_Val2_9_1_fu_1001_p2[ap_const_lv32_7];
        tmp_196_reg_4015 <= p_Val2_9_1_fu_1001_p2[ap_const_lv32_1E];
        tmp_200_reg_4026 <= p_Val2_9_2_fu_1074_p2[ap_const_lv32_1F];
        tmp_201_reg_4038 <= p_Val2_9_2_fu_1074_p2[ap_const_lv32_6];
        tmp_203_reg_4043 <= p_Val2_9_2_fu_1074_p2[ap_const_lv32_1D];
        tmp_206_reg_4053 <= p_Val2_9_2_fu_1074_p2[ap_const_lv32_1E];
        tmp_210_reg_4064 <= p_Val2_9_3_fu_1159_p2[ap_const_lv32_1F];
        tmp_211_reg_4076 <= p_Val2_9_3_fu_1159_p2[ap_const_lv32_6];
        tmp_213_reg_4081 <= p_Val2_9_3_fu_1159_p2[ap_const_lv32_1D];
        tmp_216_reg_4091 <= p_Val2_9_3_fu_1159_p2[ap_const_lv32_1E];
        tmp_92_reg_3977 <= {{p_Val2_9_fu_883_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_97_reg_4020 <= {{p_Val2_9_1_fu_1001_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_98_reg_4058 <= {{p_Val2_9_2_fu_1074_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59)) begin
        p_Val2_17_reg_4998 <= {{p_Val2_16_fu_3633_p2[ap_const_lv32_2C : ap_const_lv32_D]}};
        qbit_12_reg_5003 <= p_Val2_16_fu_3633_p2[ap_const_lv32_C];
        signbit_9_reg_4989 <= p_Val2_16_fu_3633_p2[ap_const_lv32_2D];
        tmp_244_reg_5008 <= tmp_244_fu_3665_p1;
        tmp_245_reg_5013 <= p_Val2_16_fu_3633_p2[ap_const_lv32_2C];
        tmp_246_reg_5019 <= p_Val2_16_fu_3633_p2[ap_const_lv32_D];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        p_Val2_24_1_reg_4673 <= grp_fu_2847_p2;
        tmp_237_reg_4678 <= grp_fu_2847_p2[ap_const_lv32_30];
        tmp_238_reg_4683 <= tmp_238_fu_2860_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        p_Val2_24_reg_4567 <= grp_fu_2594_p2;
        tmp_230_reg_4572 <= grp_fu_2594_p2[ap_const_lv32_30];
        tmp_231_reg_4577 <= tmp_231_fu_2607_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        p_Val2_26_1_reg_4696 <= {{p_Val2_25_1_fu_2879_p2[ap_const_lv32_50 : ap_const_lv32_31]}};
        qb_assign_7_1_reg_4707 <= qb_assign_7_1_fu_2930_p2;
        tmp_236_reg_4688 <= p_Val2_25_1_fu_2879_p2[ap_const_lv32_51];
        tmp_239_reg_4701 <= p_Val2_25_1_fu_2879_p2[ap_const_lv32_50];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        p_Val2_26_reg_4590 <= {{p_Val2_25_fu_2626_p2[ap_const_lv32_50 : ap_const_lv32_31]}};
        qb_assign_7_reg_4601 <= qb_assign_7_fu_2677_p2;
        tmp_229_reg_4582 <= p_Val2_25_fu_2626_p2[ap_const_lv32_51];
        tmp_232_reg_4595 <= p_Val2_25_fu_2626_p2[ap_const_lv32_50];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        p_Val2_27_reg_4437 <= grp_fu_2278_p2;
        qbit_reg_4442 <= grp_fu_2278_p2[ap_const_lv32_16];
        tmp_223_reg_4447 <= tmp_223_fu_2292_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        p_Val2_29_reg_4824 <= grp_fu_3133_p2;
        p_Val2_7_99_reg_4809 <= grp_fu_3120_p2;
        qbit_10_reg_4814 <= grp_fu_3120_p2[ap_const_lv32_19];
        qbit_11_reg_4829 <= grp_fu_3133_p2[ap_const_lv32_18];
        tmp_251_reg_4819 <= tmp_251_fu_3147_p1;
        tmp_258_reg_4834 <= tmp_258_fu_3159_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        p_Val2_32_1_reg_4712 <= p_Val2_32_1_fu_2938_p2;
        tmp_108_1_reg_4725 <= tmp_108_1_fu_2951_p2;
        tmp_241_reg_4718 <= p_Val2_32_1_fu_2938_p2[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        p_Val2_6_101_reg_4984 <= grp_fu_3091_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        p_Val2_s_94_reg_4606 <= p_Val2_s_94_fu_2685_p2;
        tmp_105_reg_4619 <= tmp_105_fu_2698_p2;
        tmp_234_reg_4612 <= p_Val2_s_94_fu_2685_p2[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60)) begin
        qb_assign_3_reg_5024 <= qb_assign_3_fu_3695_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        r_V_1_reg_4784 <= r_V_1_fu_3107_p2;
        xH_V_load_phi_reg_4779 <= xH_V_load_phi_fu_3097_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (exitcond2_fu_1864_p2 == ap_const_lv1_0))) begin
        sel_tmp2_reg_4331 <= sel_tmp2_fu_1892_p2;
        sel_tmp3_reg_4338 <= sel_tmp3_fu_1898_p3;
        sel_tmp4_reg_4343 <= sel_tmp4_fu_1905_p2;
        sel_tmp_reg_4324 <= sel_tmp_fu_1880_p2;
        tmp_217_reg_4317 <= tmp_217_fu_1876_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tmp_198_reg_3866 <= x_V_q0[ap_const_lv32_1C];
        tmp_199_reg_3873 <= x_V_q0[ap_const_lv32_1B];
        tmp_208_reg_3880 <= x_V_q1[ap_const_lv32_1C];
        tmp_209_reg_3887 <= x_V_q1[ap_const_lv32_1B];
        x_V_load_7_reg_3860 <= x_V_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) & (ap_const_lv1_0 == exitcond5_fu_2549_p2))) begin
        tmp_228_reg_4552 <= tmp_228_fu_2571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) & (ap_const_lv1_0 == exitcond5_1_fu_2802_p2))) begin
        tmp_235_reg_4658 <= tmp_235_fu_2824_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_85_reg_3845[1] <= tmp_85_fu_477_p3[1];
tmp_85_reg_3845[2] <= tmp_85_fu_477_p3[2];
tmp_85_reg_3845[3] <= tmp_85_fu_477_p3[3];
tmp_85_reg_3845[4] <= tmp_85_fu_477_p3[4];
tmp_85_reg_3845[5] <= tmp_85_fu_477_p3[5];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st63_fsm_62)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st63_fsm_62)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_384)
begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_405)
begin
    if (ap_sig_bdd_405) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_414)
begin
    if (ap_sig_bdd_414) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_423)
begin
    if (ap_sig_bdd_423) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_436)
begin
    if (ap_sig_bdd_436) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_457)
begin
    if (ap_sig_bdd_457) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_81)
begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_474)
begin
    if (ap_sig_bdd_474) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_487)
begin
    if (ap_sig_bdd_487) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st22_fsm_21 assign process. ///
always @ (ap_sig_bdd_496)
begin
    if (ap_sig_bdd_496) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st23_fsm_22 assign process. ///
always @ (ap_sig_bdd_116)
begin
    if (ap_sig_bdd_116) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st24_fsm_23 assign process. ///
always @ (ap_sig_bdd_514)
begin
    if (ap_sig_bdd_514) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st29_fsm_28 assign process. ///
always @ (ap_sig_bdd_523)
begin
    if (ap_sig_bdd_523) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_109)
begin
    if (ap_sig_bdd_109) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st30_fsm_29 assign process. ///
always @ (ap_sig_bdd_536)
begin
    if (ap_sig_bdd_536) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st31_fsm_30 assign process. ///
always @ (ap_sig_bdd_551)
begin
    if (ap_sig_bdd_551) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st32_fsm_31 assign process. ///
always @ (ap_sig_bdd_564)
begin
    if (ap_sig_bdd_564) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st33_fsm_32 assign process. ///
always @ (ap_sig_bdd_577)
begin
    if (ap_sig_bdd_577) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st34_fsm_33 assign process. ///
always @ (ap_sig_bdd_586)
begin
    if (ap_sig_bdd_586) begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st35_fsm_34 assign process. ///
always @ (ap_sig_bdd_124)
begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st36_fsm_35 assign process. ///
always @ (ap_sig_bdd_604)
begin
    if (ap_sig_bdd_604) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_159)
begin
    if (ap_sig_bdd_159) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st41_fsm_40 assign process. ///
always @ (ap_sig_bdd_613)
begin
    if (ap_sig_bdd_613) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st42_fsm_41 assign process. ///
always @ (ap_sig_bdd_626)
begin
    if (ap_sig_bdd_626) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st43_fsm_42 assign process. ///
always @ (ap_sig_bdd_641)
begin
    if (ap_sig_bdd_641) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st44_fsm_43 assign process. ///
always @ (ap_sig_bdd_654)
begin
    if (ap_sig_bdd_654) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st45_fsm_44 assign process. ///
always @ (ap_sig_bdd_667)
begin
    if (ap_sig_bdd_667) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st46_fsm_45 assign process. ///
always @ (ap_sig_bdd_676)
begin
    if (ap_sig_bdd_676) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st47_fsm_46 assign process. ///
always @ (ap_sig_bdd_131)
begin
    if (ap_sig_bdd_131) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st48_fsm_47 assign process. ///
always @ (ap_sig_bdd_702)
begin
    if (ap_sig_bdd_702) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_182)
begin
    if (ap_sig_bdd_182) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st53_fsm_52 assign process. ///
always @ (ap_sig_bdd_717)
begin
    if (ap_sig_bdd_717) begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st54_fsm_53 assign process. ///
always @ (ap_sig_bdd_736)
begin
    if (ap_sig_bdd_736) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st55_fsm_54 assign process. ///
always @ (ap_sig_bdd_765)
begin
    if (ap_sig_bdd_765) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st56_fsm_55 assign process. ///
always @ (ap_sig_bdd_792)
begin
    if (ap_sig_bdd_792) begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st57_fsm_56 assign process. ///
always @ (ap_sig_bdd_807)
begin
    if (ap_sig_bdd_807) begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st59_fsm_58 assign process. ///
always @ (ap_sig_bdd_816)
begin
    if (ap_sig_bdd_816) begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_249)
begin
    if (ap_sig_bdd_249) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st60_fsm_59 assign process. ///
always @ (ap_sig_bdd_825)
begin
    if (ap_sig_bdd_825) begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st61_fsm_60 assign process. ///
always @ (ap_sig_bdd_844)
begin
    if (ap_sig_bdd_844) begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st62_fsm_61 assign process. ///
always @ (ap_sig_bdd_853)
begin
    if (ap_sig_bdd_853) begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st63_fsm_62 assign process. ///
always @ (ap_sig_bdd_2434)
begin
    if (ap_sig_bdd_2434) begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_288)
begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_323)
begin
    if (ap_sig_bdd_323) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_344)
begin
    if (ap_sig_bdd_344) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_367)
begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// x_V_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st46_fsm_45 or p_addr8_fu_485_p1 or p_addr5_cast_fu_2566_p1 or p_addr1_cast_fu_3076_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        x_V_address0 = p_addr1_cast_fu_3076_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        x_V_address0 = p_addr5_cast_fu_2566_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        x_V_address0 = p_addr8_fu_485_p1;
    end else begin
        x_V_address0 = 'bx;
    end
end

/// x_V_address1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st34_fsm_33 or p_addr_fu_496_p3 or p_addr3_cast_fu_2819_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        x_V_address1 = p_addr3_cast_fu_2819_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        x_V_address1 = p_addr_fu_496_p3;
    end else begin
        x_V_address1 = 'bx;
    end
end

/// x_V_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st46_fsm_45)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45))) begin
        x_V_ce0 = ap_const_logic_1;
    end else begin
        x_V_ce0 = ap_const_logic_0;
    end
end

/// x_V_ce1 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st34_fsm_33)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33))) begin
        x_V_ce1 = ap_const_logic_1;
    end else begin
        x_V_ce1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond2_fu_1864_p2 or exitcond5_fu_2549_p2 or exitcond5_1_fu_2802_p2 or exitcond_fu_3055_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~(exitcond2_fu_1864_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st22_fsm_21 : 
        begin
            if (~(ap_const_lv1_0 == exitcond5_fu_2549_p2)) begin
                ap_NS_fsm = ap_ST_st34_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st34_fsm_33 : 
        begin
            if (~(ap_const_lv1_0 == exitcond5_1_fu_2802_p2)) begin
                ap_NS_fsm = ap_ST_st46_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_st35_fsm_34;
            end
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st46_fsm_45 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_3055_p2)) begin
                ap_NS_fsm = ap_ST_st58_fsm_57;
            end else begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_V_load_phi_fu_3081_p3 = ((tmp_248_fu_3067_p1)? p_read1: p_read);
assign Gx_V_fu_3568_p3 = ((underflow_8_not_fu_3549_p2)? p_Val2_37_mux_fu_3554_p3: p_Val2_8_fu_3561_p3);
assign OP1_V_fu_2275_p1 = $signed(min_3_V_56_reg_4426);
assign OP2_V_128_1_cast_fu_625_p1 = $signed(x_V_load_7_reg_3860);
assign OP2_V_4_1_cast_cast_fu_2828_p3 = ((tmp_235_reg_4658)? ap_const_lv75_385DE: ap_const_lv75_349F7);
assign OP2_V_4_cast_cast_fu_2575_p3 = ((tmp_228_reg_4552)? ap_const_lv75_349F7: ap_const_lv75_39E5B);
assign OP2_V_6_cast_fu_3104_p1 = $signed(G_V_load_phi_reg_4769);
assign OP2_V_cast_fu_537_p1 = $signed(reg_472);
assign Range1_all_ones_2_fu_3264_p2 = (tmp_110_fu_3254_p4 == ap_const_lv3_7? 1'b1: 1'b0);
assign Range1_all_ones_3_fu_1389_p2 = (tmp_100_reg_4096 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_4_fu_2401_p2 = (p_Result_2_fu_2391_p4 == ap_const_lv3_7? 1'b1: 1'b0);
assign Range1_all_ones_7_fu_1337_p2 = (tmp_98_reg_4058 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_fu_1419_p2 = (tmp_92_reg_3977 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_s_fu_1493_p2 = (tmp_97_reg_4020 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_zeros_2_fu_3270_p2 = (tmp_110_fu_3254_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign Range1_all_zeros_3_fu_2407_p2 = (p_Result_2_fu_2391_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign Range1_all_zeros_7_fu_1342_p2 = (tmp_98_reg_4058 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_8_fu_1394_p2 = (tmp_100_reg_4096 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_fu_1424_p2 = (tmp_92_reg_3977 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_s_fu_1498_p2 = (tmp_97_reg_4020 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range2_all_ones_2_fu_3248_p2 = (tmp_109_fu_3238_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range2_all_ones_3_fu_2385_p2 = (p_Result_s_fu_2375_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign aa_0_V_fu_1750_p3 = ((underflow_3_not_fu_1731_p2)? p_Val2_13_mux_fu_1736_p3: p_Val2_5_fu_1743_p3);
assign aa_1_V_fu_1808_p3 = ((underflow_3_not_1_fu_1789_p2)? p_Val2_13_mux_1_fu_1794_p3: p_Val2_13_1_88_fu_1801_p3);
assign aa_2_V_fu_1833_p3 = ((underflow_3_not_2_reg_4251)? p_Val2_13_mux_2_fu_1820_p3: p_Val2_13_2_89_fu_1827_p3);
assign aa_3_V_fu_1857_p3 = ((underflow_3_not_3_reg_4267)? p_Val2_13_mux_3_fu_1844_p3: p_Val2_13_3_90_fu_1851_p3);
assign ap_return = ((underflow_9_not_fu_3794_p2)? result_V_fu_3799_p3: p_Val2_s_102_fu_3806_p3);

/// ap_sig_bdd_109 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_109 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_116 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_116 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_124 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end

/// ap_sig_bdd_131 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_131 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end

/// ap_sig_bdd_159 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_159 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_182 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_182 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_2434 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_2434 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end

/// ap_sig_bdd_249 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_249 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_288 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_323 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_323 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_344 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_344 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_367 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_384 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_405 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_405 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_414 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_414 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_423 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_423 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_436 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_436 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_457 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_457 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_474 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_474 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_487 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_487 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_496 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_496 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_514 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_514 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_523 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_523 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_536 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_536 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_551 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_551 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_564 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_564 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_577 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_577 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_586 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_586 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end

/// ap_sig_bdd_604 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_604 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end

/// ap_sig_bdd_613 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_613 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end

/// ap_sig_bdd_626 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_626 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end

/// ap_sig_bdd_641 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_641 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end

/// ap_sig_bdd_654 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_654 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

/// ap_sig_bdd_667 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_667 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end

/// ap_sig_bdd_676 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_676 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end

/// ap_sig_bdd_702 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_702 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end

/// ap_sig_bdd_717 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_717 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end

/// ap_sig_bdd_736 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_736 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end

/// ap_sig_bdd_765 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_765 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end

/// ap_sig_bdd_792 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_792 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end

/// ap_sig_bdd_807 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_807 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_81 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_816 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_816 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end

/// ap_sig_bdd_825 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_825 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end

/// ap_sig_bdd_844 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_844 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3C]);
end

/// ap_sig_bdd_853 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_853 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end
assign brmerge1_fu_851_p2 = (overflow12_reg_3899 | underflow_not_fu_846_p2);
assign brmerge39_i_i_1_1_fu_700_p2 = (p_not38_i_i_1_1_fu_694_p2 | newsignbit_0_not_i_i_1_1_fu_688_p2);
assign brmerge39_i_i_fu_613_p2 = (p_not38_i_i_fu_607_p2 | newsignbit_0_not_i_i_fu_601_p2);
assign brmerge40_demorgan_i1_fu_3754_p2 = (signbit_9_reg_4989 & newsignbit_16_fu_3708_p3);
assign brmerge40_demorgan_i_1_fu_1546_p2 = (tmp_195_reg_4121 & deleted_ones_s_fu_1521_p3);
assign brmerge40_demorgan_i_2_fu_1593_p2 = (tmp_205_reg_4134 & deleted_ones_7_fu_1562_p3);
assign brmerge40_demorgan_i_3_fu_1663_p2 = (tmp_215_reg_4170 & deleted_ones_8_fu_1632_p3);
assign brmerge40_demorgan_i_fu_1472_p2 = (tmp_185_reg_4108 & deleted_ones_fu_1447_p3);
assign brmerge40_demorgan_i_i1_fu_3483_p2 = (newsignbit_14_reg_4908 & deleted_ones_2_reg_4919);
assign brmerge40_demorgan_i_i2_1_fu_2999_p2 = (tmp_241_reg_4718 & deleted_ones_3_1_fu_2966_p3);
assign brmerge40_demorgan_i_i2_fu_2746_p2 = (tmp_234_reg_4612 & deleted_ones_3_fu_2713_p3);
assign brmerge40_demorgan_i_i3_fu_3457_p2 = (signbit_8_reg_4877 & newsignbit_15_fu_3411_p3);
assign brmerge40_demorgan_i_i_fu_2490_p2 = (newsignbit_13_reg_4496 & deleted_ones_4_reg_4507);
assign brmerge8_fu_1974_p2 = (newsignbit_fu_1942_p3 | isneg_5_not_fu_1968_p2);
assign brmerge_1_1_fu_969_p2 = (overflow_1_1_reg_3917 | underflow_not_1_1_fu_964_p2);
assign brmerge_2_fu_737_p2 = (tmp_199_reg_3873 | p_Result_25_2_0_not_fu_732_p2);
assign brmerge_i1_1_fu_1541_p2 = (tmp_195_reg_4121 | p_not_i_1_fu_1535_p2);
assign brmerge_i1_2_fu_1577_p2 = (tmp_205_reg_4134 | p_not_i_2_fu_1571_p2);
assign brmerge_i1_3_fu_1647_p2 = (tmp_215_reg_4170 | p_not_i_3_fu_1641_p2);
assign brmerge_i1_fu_1467_p2 = (tmp_185_reg_4108 | p_not_i_fu_1461_p2);
assign brmerge_i2_fu_3764_p2 = (newsignbit_16_reg_5035 | p_not_i1_reg_5047);
assign brmerge_i_i3_fu_1962_p2 = (isneg_fu_1922_p3 ^ newsignbit_fu_1942_p3);
assign brmerge_i_i4_1_fu_1778_p2 = (underflow_3_1_fu_1773_p2 | overflow_3_1_fu_1763_p2);
assign brmerge_i_i4_2_fu_1816_p2 = (underflow_3_2_reg_4245 | overflow_3_2_reg_4240);
assign brmerge_i_i4_3_fu_1840_p2 = (underflow_3_3_reg_4261 | overflow_3_3_reg_4256);
assign brmerge_i_i4_fu_1720_p2 = (underflow_3_fu_1715_p2 | overflow_3_fu_1705_p2);
assign brmerge_i_i5_fu_3783_p2 = (underflow_14_fu_3778_p2 | overflow_13_fu_3768_p2);
assign brmerge_i_i6_fu_3467_p2 = (newsignbit_14_reg_4908 | p_not_i_i2_fu_3462_p2);
assign brmerge_i_i7_1_fu_2988_p2 = (tmp_241_reg_4718 | p_not_i_i3_1_fu_2983_p2);
assign brmerge_i_i7_fu_2735_p2 = (tmp_234_reg_4612 | p_not_i_i3_fu_2730_p2);
assign brmerge_i_i8_fu_2474_p2 = (newsignbit_13_reg_4496 | p_not_i_i4_fu_2469_p2);
assign brmerge_i_i9_fu_3519_p2 = (newsignbit_15_reg_4936 | p_not_i_i5_reg_4948);
assign brmerge_i_i_1_1_fu_670_p2 = (tmp_189_fu_646_p3 | p_not_i_i_1_1_fu_664_p2);
assign brmerge_i_i_fu_583_p2 = (tmp_179_fu_559_p3 | p_not_i_i_fu_577_p2);
assign brmerge_i_i_i2_fu_3576_p2 = (underflow_15_reg_4963 | overflow_14_reg_4958);
assign brmerge_i_i_i3_1_fu_3027_p2 = (underflow_6_1_reg_4735 | overflow_6_1_reg_4730);
assign brmerge_i_i_i3_fu_2774_p2 = (underflow_6_reg_4629 | overflow_6_reg_4624);
assign brmerge_i_i_i4_fu_2521_p2 = (underflow_13_reg_4523 | overflow_reg_4518);
assign brmerge_i_i_i5_fu_3538_p2 = (underflow_16_fu_3533_p2 | overflow_15_fu_3523_p2);
assign brmerge_i_i_i_1_1_fu_960_p2 = (underflow_1_1_reg_3923 | overflow_1_1_reg_3917);
assign brmerge_i_i_i_2_fu_728_p2 = (tmp_198_reg_3866 ^ tmp_199_reg_3873);
assign brmerge_i_i_i_3_1_fu_786_p2 = (tmp_208_reg_3880 ^ tmp_209_reg_3887);
assign brmerge_i_i_i_fu_842_p2 = (underflow12_reg_3905 | overflow12_reg_3899);
assign carry_1_1_fu_1488_p2 = (tmp_193_reg_4005 & tmp_43_1_fu_1483_p2);
assign carry_1_2_fu_1332_p2 = (tmp_203_reg_4043 & tmp_43_2_fu_1326_p2);
assign carry_1_3_fu_1384_p2 = (tmp_213_reg_4081 & tmp_43_3_fu_1378_p2);
assign carry_1_fu_1414_p2 = (tmp_183_reg_3962 & tmp_91_fu_1409_p2);
assign carry_5_fu_3722_p2 = (tmp_245_reg_5013 & tmp_75_fu_3716_p2);
assign carry_6_fu_3381_p2 = (tmp_252_reg_4850 & tmp_77_fu_3375_p2);
assign carry_7_fu_3425_p2 = (tmp_259_reg_4891 & tmp_113_fu_3419_p2);
assign carry_9_1_fu_2957_p2 = (tmp_239_reg_4701 & tmp_108_1_reg_4725);
assign carry_9_fu_2704_p2 = (tmp_232_reg_4595 & tmp_105_reg_4619);
assign carry_fu_2447_p2 = (tmp_224_reg_4463 & tmp_102_fu_2441_p2);
assign deleted_ones_2_fu_3392_p3 = ((carry_6_fu_3381_p2)? p_41_i_i1_reg_4872: Range1_all_ones_2_reg_4860);
assign deleted_ones_3_1_fu_2966_p3 = ((carry_9_1_fu_2957_p2)? tmp_112_1_fu_2961_p2: tmp_236_reg_4688);
assign deleted_ones_3_fu_2713_p3 = ((carry_9_fu_2704_p2)? tmp_107_fu_2708_p2: tmp_229_reg_4582);
assign deleted_ones_4_fu_2458_p3 = ((carry_fu_2447_p2)? p_41_i_i_reg_4485: Range1_all_ones_4_reg_4473);
assign deleted_ones_7_fu_1562_p3 = ((carry_1_2_reg_4140)? p_41_i_2_reg_4159: Range1_all_ones_7_reg_4147);
assign deleted_ones_8_fu_1632_p3 = ((carry_1_3_reg_4176)? p_41_i_3_reg_4195: Range1_all_ones_3_reg_4183);
assign deleted_ones_fu_1447_p3 = ((carry_1_fu_1414_p2)? p_41_i_fu_1442_p2: Range1_all_ones_fu_1419_p2);
assign deleted_ones_s_fu_1521_p3 = ((carry_1_1_fu_1488_p2)? p_41_i_1_fu_1516_p2: Range1_all_ones_s_fu_1493_p2);
assign deleted_zeros_1_fu_3738_p2 = (signbit_9_reg_4989 ^ not_carry_5_fu_3732_p2);
assign deleted_zeros_2_fu_3386_p3 = ((carry_6_fu_3381_p2)? Range1_all_ones_2_reg_4860: Range1_all_zeros_2_reg_4867);
assign deleted_zeros_3_fu_2452_p3 = ((carry_fu_2447_p2)? Range1_all_ones_4_reg_4473: Range1_all_zeros_3_reg_4480);
assign deleted_zeros_4_fu_3441_p2 = (signbit_8_reg_4877 ^ not_carry_7_fu_3435_p2);
assign deleted_zeros_7_fu_1557_p3 = ((carry_1_2_reg_4140)? Range1_all_ones_7_reg_4147: Range1_all_zeros_7_reg_4154);
assign deleted_zeros_8_fu_1627_p3 = ((carry_1_3_reg_4176)? Range1_all_ones_3_reg_4183: Range1_all_zeros_8_reg_4190);
assign deleted_zeros_fu_1429_p3 = ((carry_1_fu_1414_p2)? Range1_all_ones_fu_1419_p2: Range1_all_zeros_fu_1424_p2);
assign deleted_zeros_s_fu_1503_p3 = ((carry_1_1_fu_1488_p2)? Range1_all_ones_s_fu_1493_p2: Range1_all_zeros_s_fu_1498_p2);
assign exitcond2_fu_1864_p2 = (k_reg_379 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond5_1_fu_2802_p2 = (j1_1_reg_425 == ap_const_lv2_2? 1'b1: 1'b0);
assign exitcond5_fu_2549_p2 = (j1_reg_402 == ap_const_lv2_2? 1'b1: 1'b0);
assign exitcond_fu_3055_p2 = (i_2_reg_460 == ap_const_lv2_2? 1'b1: 1'b0);
assign grp_fu_2278_ce = ap_const_logic_1;
assign grp_fu_2278_p0 = OP1_V_fu_2275_p1;
assign grp_fu_2278_p1 = OP1_V_fu_2275_p1;
assign grp_fu_2594_ce = ap_const_logic_1;
assign grp_fu_2594_p0 = OP2_V_4_cast_cast_reg_4557;
assign grp_fu_2594_p1 = mt_fu_2582_p3;
assign grp_fu_2847_ce = ap_const_logic_1;
assign grp_fu_2847_p0 = OP2_V_4_1_cast_cast_reg_4663;
assign grp_fu_2847_p1 = mt_1_fu_2835_p3;
assign grp_fu_3091_ce = ap_const_logic_1;
assign grp_fu_3091_p0 = p_Val2_33_reg_367;
assign grp_fu_3091_p1 = ap_const_lv44_4E20;
assign grp_fu_3120_ce = ap_const_logic_1;
assign grp_fu_3120_p0 = xH_V_load_phi_reg_4779;
assign grp_fu_3120_p1 = reg_472;
assign grp_fu_3133_ce = ap_const_logic_1;
assign grp_fu_3133_p0 = r_V_1_reg_4784;
assign grp_fu_3133_p1 = reg_472;
assign i_2_cast_cast_fu_3051_p1 = i_2_reg_460;
assign i_5_fu_3061_p2 = (i_2_reg_460 + ap_const_lv2_1);
assign isneg_5_not_fu_1968_p2 = (isneg_fu_1922_p3 ^ ap_const_lv1_1);
assign isneg_fu_1922_p3 = p_Val2_s_fu_1911_p3[ap_const_lv32_16];
assign j1_1_cast_cast_fu_2798_p1 = j1_1_reg_425;
assign j1_cast_cast_fu_2545_p1 = j1_reg_402;
assign j_2_1_fu_2808_p2 = (j1_1_reg_425 + ap_const_lv2_1);
assign j_2_fu_2555_p2 = (j1_reg_402 + ap_const_lv2_1);
assign k_1_fu_1870_p2 = (k_reg_379 + ap_const_lv3_1);
assign min_0_V_fu_1996_p3 = ((brmerge8_fu_1974_p2)? p_Val2_4_mux_fu_1980_p3: p_Val2_4_91_fu_1988_p3);
assign min_3_V_35_fu_2067_p3 = ((sel_tmp14_fu_2063_p2)? min_3_V_33_fu_274: min_3_V_fu_2057_p3);
assign min_3_V_36_fu_2075_p3 = ((sel_tmp20_reg_4378)? ap_const_lv27_0: min_3_V_35_fu_2067_p3);
assign min_3_V_37_fu_2086_p3 = ((sel_tmp21_fu_2082_p2)? min_3_V_33_fu_274: min_3_V_36_fu_2075_p3);
assign min_3_V_38_fu_2098_p3 = ((sel_tmp22_fu_2094_p2)? min_3_V_33_fu_274: min_3_V_37_fu_2086_p3);
assign min_3_V_39_fu_2180_p3 = ((sel_tmp23_reg_4408)? min_3_V_33_fu_274: min_3_V_38_reg_4403);
assign min_3_V_40_fu_2189_p3 = ((sel_tmp24_fu_2185_p2)? min_3_V_33_fu_274: min_3_V_39_fu_2180_p3);
assign min_3_V_41_fu_2110_p3 = ((sel_tmp10_reg_4372)? min_0_V_reg_4358: min_3_V_32_fu_270);
assign min_3_V_42_fu_2116_p3 = ((sel_tmp14_fu_2063_p2)? min_3_V_32_fu_270: min_3_V_41_fu_2110_p3);
assign min_3_V_43_fu_2124_p3 = ((sel_tmp20_reg_4378)? min_3_V_32_fu_270: min_3_V_42_fu_2116_p3);
assign min_3_V_44_fu_2131_p3 = ((sel_tmp21_fu_2082_p2)? ap_const_lv27_0: min_3_V_43_fu_2124_p3);
assign min_3_V_45_fu_2139_p3 = ((sel_tmp22_fu_2094_p2)? min_3_V_32_fu_270: min_3_V_44_fu_2131_p3);
assign min_3_V_46_fu_2196_p3 = ((sel_tmp23_reg_4408)? min_3_V_32_fu_270: min_3_V_45_reg_4416);
assign min_3_V_47_fu_2201_p3 = ((sel_tmp24_fu_2185_p2)? min_3_V_32_fu_270: min_3_V_46_fu_2196_p3);
assign min_3_V_48_fu_2147_p3 = ((sel_tmp14_fu_2063_p2)? min_0_V_reg_4358: min_3_V_31_fu_266);
assign min_3_V_49_fu_2154_p3 = ((sel_tmp20_reg_4378)? min_3_V_31_fu_266: min_3_V_48_fu_2147_p3);
assign min_3_V_50_fu_2161_p3 = ((sel_tmp21_fu_2082_p2)? min_3_V_31_fu_266: min_3_V_49_fu_2154_p3);
assign min_3_V_51_fu_2169_p3 = ((sel_tmp22_fu_2094_p2)? ap_const_lv27_0: min_3_V_50_fu_2161_p3);
assign min_3_V_52_fu_2208_p3 = ((sel_tmp23_reg_4408)? min_3_V_31_fu_266: min_3_V_51_reg_4421);
assign min_3_V_53_fu_2213_p3 = ((sel_tmp24_fu_2185_p2)? min_3_V_31_fu_266: min_3_V_52_fu_2208_p3);
assign min_3_V_54_fu_2234_p3 = ((sel_tmp_reg_4324)? min_3_V_53_fu_2213_p3: min_3_V_40_fu_2189_p3);
assign min_3_V_55_fu_2241_p3 = ((sel_tmp2_reg_4331)? min_3_V_47_fu_2201_p3: min_3_V_54_fu_2234_p3);
assign min_3_V_56_fu_2248_p3 = ((sel_tmp4_reg_4343)? min_V_0_3_fu_2227_p3: min_3_V_55_fu_2241_p3);
assign min_3_V_fu_2057_p3 = ((sel_tmp10_reg_4372)? min_3_V_33_fu_274: min_0_V_reg_4358);
assign min_V_0_3_fu_2227_p3 = ((sel_tmp24_fu_2185_p2)? min_0_V_reg_4358: sel_tmp25_fu_2220_p3);
assign mt_1_fu_2835_p3 = {{reg_472}, {ap_const_lv28_0}};
assign mt_fu_2582_p3 = {{reg_472}, {ap_const_lv28_0}};
assign newsignbit_0_not_i_i_1_1_fu_688_p2 = (tmp_189_fu_646_p3 ^ ap_const_lv1_1);
assign newsignbit_0_not_i_i_fu_601_p2 = (tmp_179_fu_559_p3 ^ ap_const_lv1_1);
assign newsignbit_13_fu_2433_p3 = p_Val2_36_fu_2428_p2[ap_const_lv32_1C];
assign newsignbit_14_fu_3367_p3 = p_Val2_21_fu_3362_p2[ap_const_lv32_1F];
assign newsignbit_15_fu_3411_p3 = p_Val2_32_fu_3406_p2[ap_const_lv32_1E];
assign newsignbit_16_fu_3708_p3 = p_Val2_22_fu_3703_p2[ap_const_lv32_1F];
assign newsignbit_fu_1942_p3 = p_Val2_s_fu_1911_p3[ap_const_lv32_15];
assign not_carry_5_fu_3732_p2 = (newsignbit_16_fu_3708_p3 | p_Result_38_not_fu_3727_p2);
assign not_carry_7_fu_3435_p2 = (newsignbit_15_fu_3411_p3 | p_Result_76_not_fu_3430_p2);
assign overflow12_fu_595_p2 = (brmerge_i_i_fu_583_p2 & tmp_89_fu_589_p2);
assign overflow_13_fu_3768_p2 = (brmerge_i2_fu_3764_p2 & tmp_83_fu_3759_p2);
assign overflow_14_fu_3477_p2 = (brmerge_i_i6_fu_3467_p2 & tmp_106_fu_3472_p2);
assign overflow_15_fu_3523_p2 = (brmerge_i_i9_fu_3519_p2 & tmp_114_fu_3514_p2);
assign overflow_1_1_fu_682_p2 = (brmerge_i_i_1_1_fu_670_p2 & tmp_44_1_1_fu_676_p2);
assign overflow_3_1_fu_1763_p2 = (brmerge_i1_1_reg_4225 & tmp_73_1_fu_1758_p2);
assign overflow_3_2_fu_1587_p2 = (brmerge_i1_2_fu_1577_p2 & tmp_73_2_fu_1582_p2);
assign overflow_3_3_fu_1657_p2 = (brmerge_i1_3_fu_1647_p2 & tmp_73_3_fu_1652_p2);
assign overflow_3_fu_1705_p2 = (brmerge_i1_reg_4205 & tmp_73_fu_1700_p2);
assign overflow_6_1_fu_2993_p2 = (brmerge_i_i7_1_fu_2988_p2 & tmp_112_1_fu_2961_p2);
assign overflow_6_fu_2740_p2 = (brmerge_i_i7_fu_2735_p2 & tmp_107_fu_2708_p2);
assign overflow_fu_2484_p2 = (brmerge_i_i8_fu_2474_p2 & tmp_104_fu_2479_p2);
assign p_38_i1_fu_3743_p2 = (carry_5_fu_3722_p2 & signbit_9_reg_4989);
assign p_38_i_1_fu_1529_p2 = (carry_1_1_fu_1488_p2 & Range1_all_ones_s_fu_1493_p2);
assign p_38_i_2_fu_1567_p2 = (carry_1_2_reg_4140 & Range1_all_ones_7_reg_4147);
assign p_38_i_3_fu_1637_p2 = (carry_1_3_reg_4176 & Range1_all_ones_3_reg_4183);
assign p_38_i_fu_1455_p2 = (carry_1_fu_1414_p2 & Range1_all_ones_fu_1419_p2);
assign p_38_i_i1_fu_3398_p2 = (carry_6_fu_3381_p2 & Range1_all_ones_2_reg_4860);
assign p_38_i_i2_fu_3446_p2 = (carry_7_fu_3425_p2 & signbit_8_reg_4877);
assign p_38_i_i_fu_2464_p2 = (carry_fu_2447_p2 & Range1_all_ones_4_reg_4473);
assign p_41_i_1_fu_1516_p2 = (tmp_190_reg_3983 & tmp_49_1_fu_1511_p2);
assign p_41_i_2_fu_1352_p2 = (tmp_200_reg_4026 & tmp_49_2_fu_1347_p2);
assign p_41_i_3_fu_1404_p2 = (tmp_210_reg_4064 & tmp_49_3_fu_1399_p2);
assign p_41_i_fu_1442_p2 = (tmp_180_reg_3940 & tmp_49_fu_1437_p2);
assign p_41_i_i1_fu_3282_p2 = (Range2_all_ones_2_fu_3248_p2 & tmp_84_fu_3276_p2);
assign p_41_i_i_fu_2419_p2 = (Range2_all_ones_3_fu_2385_p2 & tmp_103_fu_2413_p2);
assign p_Result_25_2_0_not_fu_732_p2 = (tmp_198_reg_3866 ^ ap_const_lv1_1);
assign p_Result_2_fu_2391_p4 = {{p_Val2_34_fu_2311_p2[ap_const_lv32_36 : ap_const_lv32_34]}};
assign p_Result_38_not_fu_3727_p2 = (tmp_245_reg_5013 ^ ap_const_lv1_1);
assign p_Result_59_1_not_fu_2973_p2 = (tmp_239_reg_4701 ^ ap_const_lv1_1);
assign p_Result_59_not_fu_2720_p2 = (tmp_232_reg_4595 ^ ap_const_lv1_1);
assign p_Result_76_not_fu_3430_p2 = (tmp_259_reg_4891 ^ ap_const_lv1_1);
assign p_Result_s_fu_2375_p4 = {{p_Val2_34_fu_2311_p2[ap_const_lv32_36 : ap_const_lv32_35]}};
assign p_Val2_13_1_88_fu_1801_p3 = ((underflow_3_1_fu_1773_p2)? ap_const_lv23_400000: p_Val2_13_1_reg_4115);
assign p_Val2_13_1_fu_1292_p2 = (p_Val2_10_1_reg_3990 + tmp_33_1_fu_1288_p1);
assign p_Val2_13_2_89_fu_1827_p3 = ((underflow_3_2_reg_4245)? ap_const_lv23_400000: p_Val2_13_2_reg_4128);
assign p_Val2_13_2_fu_1313_p2 = (p_Val2_10_2_reg_4033 + tmp_33_2_fu_1309_p1);
assign p_Val2_13_3_90_fu_1851_p3 = ((underflow_3_3_reg_4261)? ap_const_lv23_400000: p_Val2_13_3_reg_4164);
assign p_Val2_13_3_fu_1365_p2 = (p_Val2_10_3_reg_4071 + tmp_33_3_fu_1361_p1);
assign p_Val2_13_fu_1260_p2 = (p_Val2_10_reg_3947 + tmp_33_fu_1256_p1);
assign p_Val2_13_mux_1_fu_1794_p3 = ((brmerge_i_i4_1_fu_1778_p2)? ap_const_lv23_3FFFFF: p_Val2_13_1_reg_4115);
assign p_Val2_13_mux_2_fu_1820_p3 = ((brmerge_i_i4_2_fu_1816_p2)? ap_const_lv23_3FFFFF: p_Val2_13_2_reg_4128);
assign p_Val2_13_mux_3_fu_1844_p3 = ((brmerge_i_i4_3_fu_1840_p2)? ap_const_lv23_3FFFFF: p_Val2_13_3_reg_4164);
assign p_Val2_13_mux_fu_1736_p3 = ((brmerge_i_i4_fu_1720_p2)? ap_const_lv23_3FFFFF: p_Val2_13_reg_4102);
assign p_Val2_15_fu_3616_p2 = ($signed(tmp_51_cast_fu_3608_p1) + $signed(tmp_52_fu_3612_p1));
assign p_Val2_16_fu_3633_p2 = ($signed(tmp_54_fu_3622_p3) + $signed(tmp_55_cast_fu_3630_p1));
assign p_Val2_19_fu_3175_p2 = ($signed(tmp_63_cast_fu_3171_p1) + $signed(p_Val2_7_99_reg_4809));
assign p_Val2_1_1_1_fu_628_p2 = ($signed(ap_const_lv30_0) - $signed(OP2_V_128_1_cast_fu_625_p1));
assign p_Val2_1_fu_541_p2 = ($signed(ap_const_lv30_0) - $signed(OP2_V_cast_fu_537_p1));
assign p_Val2_21_fu_3362_p2 = (p_Val2_20_reg_4845 + tmp_70_fu_3359_p1);
assign p_Val2_21_mux_fu_3580_p3 = ((brmerge_i_i_i2_fu_3576_p2)? ap_const_lv32_7FFFFFFF: p_Val2_21_reg_4902);
assign p_Val2_22_fu_3703_p2 = (p_Val2_17_reg_4998 + tmp_61_fu_3700_p1);
assign p_Val2_25_1_fu_2879_p2 = ($signed(tmp_86_1_cast_fu_2872_p1) + $signed(tmp_87_1_fu_2876_p1));
assign p_Val2_25_fu_2626_p2 = ($signed(tmp_86_cast_fu_2619_p1) + $signed(tmp_87_fu_2623_p1));
assign p_Val2_30_fu_3303_p2 = ($signed(tmp_116_cast_fu_3296_p1) + $signed(tmp_118_cast_fu_3300_p1));
assign p_Val2_31_mux_fu_2525_p3 = ((brmerge_i_i_i4_fu_2521_p2)? ap_const_lv29_FFFFFFF: p_Val2_36_reg_4490);
assign p_Val2_32_1_97_fu_3038_p3 = ((underflow_6_1_reg_4735)? ap_const_lv32_80000000: p_Val2_32_1_reg_4712);
assign p_Val2_32_1_fu_2938_p2 = (p_Val2_26_1_reg_4696 + tmp_93_1_fu_2935_p1);
assign p_Val2_32_fu_3406_p2 = (p_Val2_31_reg_4886 + tmp_112_fu_3403_p1);
assign p_Val2_32_mux_1_fu_3031_p3 = ((brmerge_i_i_i3_1_fu_3027_p2)? ap_const_lv32_7FFFFFFF: p_Val2_32_1_reg_4712);
assign p_Val2_32_mux_fu_2778_p3 = ((brmerge_i_i_i3_fu_2774_p2)? ap_const_lv32_7FFFFFFF: p_Val2_s_94_reg_4606);
assign p_Val2_34_fu_2311_p2 = ($signed(tmp_95_cast_fu_2304_p1) + $signed(tmp_96_fu_2308_p1));
assign p_Val2_36_fu_2428_p2 = (p_Val2_35_reg_4458 + tmp_101_fu_2425_p1);
assign p_Val2_37_mux_fu_3554_p3 = ((brmerge_i_i_i5_fu_3538_p2)? ap_const_lv31_3FFFFFFF: p_Val2_32_reg_4930);
assign p_Val2_3_1_1_fu_982_p3 = ((underflow_1_1_reg_3923)? ap_const_lv29_10000000: tmp_36_1_1_fu_953_p3);
assign p_Val2_3_2_fu_750_p3 = ((underflow_2_fu_723_p2)? ap_const_lv29_10000000: tmp_197_fu_712_p2);
assign p_Val2_3_3_1_fu_803_p3 = ((underflow_354_1_fu_781_p2)? ap_const_lv29_10000000: tmp_207_fu_766_p2);
assign p_Val2_3_fu_864_p3 = ((underflow12_reg_3905)? ap_const_lv29_10000000: tmp_36_fu_835_p3);
assign p_Val2_3_mux_1_1_fu_974_p3 = ((brmerge_i_i_i_1_1_fu_960_p2)? ap_const_lv29_FFFFFFF: tmp_36_1_1_fu_953_p3);
assign p_Val2_3_mux_2_fu_742_p3 = ((brmerge_i_i_i_2_fu_728_p2)? ap_const_lv29_FFFFFFF: tmp_197_fu_712_p2);
assign p_Val2_3_mux_3_1_fu_795_p3 = ((brmerge_i_i_i_3_1_fu_786_p2)? ap_const_lv29_FFFFFFF: tmp_207_fu_766_p2);
assign p_Val2_3_mux_fu_856_p3 = ((brmerge_i_i_i_fu_842_p2)? ap_const_lv29_FFFFFFF: tmp_36_fu_835_p3);
assign p_Val2_4_91_fu_1988_p3 = ((underflow_fu_1956_p2)? ap_const_lv27_4000000: p_Val2_4_fu_1934_p3);
assign p_Val2_4_fu_1934_p3 = {{tmp_219_fu_1930_p1}, {ap_const_lv5_0}};
assign p_Val2_4_mux_fu_1980_p3 = ((brmerge_i_i3_fu_1962_p2)? ap_const_lv27_3FFFFFF: p_Val2_4_fu_1934_p3);
assign p_Val2_5_fu_1743_p3 = ((underflow_3_fu_1715_p2)? ap_const_lv23_400000: p_Val2_13_reg_4102);
assign p_Val2_6_fu_2785_p3 = ((underflow_6_reg_4629)? ap_const_lv32_80000000: p_Val2_s_94_reg_4606);
assign p_Val2_7_fu_2532_p3 = ((underflow_13_reg_4523)? ap_const_lv29_10000000: p_Val2_36_reg_4490);
assign p_Val2_8_fu_3561_p3 = ((underflow_16_fu_3533_p2)? ap_const_lv31_40000000: p_Val2_32_reg_4930);
assign p_Val2_9_100_fu_3587_p3 = ((underflow_15_reg_4963)? ap_const_lv32_80000000: p_Val2_21_reg_4902);
assign p_Val2_9_1_fu_1001_p2 = ($signed(tmp_26_1_cast_fu_997_p1) - $signed(p_read3_cast_fu_827_p1));
assign p_Val2_9_2_fu_1074_p2 = ($signed(tmp_26_2_cast_fu_1071_p1) - $signed(p_read4_cast_fu_823_p1));
assign p_Val2_9_3_fu_1159_p2 = ($signed(tmp_26_3_cast_fu_1156_p1) - $signed(p_read5_cast_fu_819_p1));
assign p_Val2_9_fu_883_p2 = ($signed(tmp_26_cast_fu_879_p1) - $signed(p_read2_cast_fu_831_p1));
assign p_Val2_s_102_fu_3806_p3 = ((underflow_14_fu_3778_p2)? ap_const_lv32_80000000: p_Val2_22_reg_5029);
assign p_Val2_s_94_fu_2685_p2 = (p_Val2_26_reg_4590 + tmp_93_fu_2682_p1);
assign p_Val2_s_fu_1911_p3 = ((sel_tmp4_reg_4343)? aa_0_V_reg_4289: sel_tmp3_reg_4338);
assign p_addr1_cast_fu_3076_p1 = p_addr1_fu_3071_p2;
assign p_addr1_fu_3071_p2 = (p_addr8_cast_reg_4282 + i_2_cast_cast_fu_3051_p1);
assign p_addr3_cast_fu_2819_p1 = p_addr3_fu_2814_p2;
assign p_addr3_fu_2814_p2 = (p_addr8_cast_reg_4282 + j1_1_cast_cast_fu_2798_p1);
assign p_addr5_cast_fu_2566_p1 = p_addr5_fu_2561_p2;
assign p_addr5_fu_2561_p2 = (p_addr8_cast_reg_4282 + j1_cast_cast_fu_2545_p1);
assign p_addr8_cast_fu_1697_p1 = tmp_85_reg_3845;
assign p_addr8_fu_485_p1 = tmp_85_fu_477_p3;
assign p_addr_fu_496_p3 = {{ap_const_lv26_0}, {tmp_90_fu_490_p2}};
assign p_not38_i_i_1_1_fu_694_p2 = (tmp_94_fu_654_p4 != ap_const_lv2_3? 1'b1: 1'b0);
assign p_not38_i_i_fu_607_p2 = (tmp_88_fu_567_p4 != ap_const_lv2_3? 1'b1: 1'b0);
assign p_not_i1_fu_3748_p2 = (deleted_zeros_1_fu_3738_p2 ^ ap_const_lv1_1);
assign p_not_i_1_fu_1535_p2 = (deleted_zeros_s_fu_1503_p3 ^ ap_const_lv1_1);
assign p_not_i_2_fu_1571_p2 = (deleted_zeros_7_fu_1557_p3 ^ ap_const_lv1_1);
assign p_not_i_3_fu_1641_p2 = (deleted_zeros_8_fu_1627_p3 ^ ap_const_lv1_1);
assign p_not_i_fu_1461_p2 = (deleted_zeros_fu_1429_p3 ^ ap_const_lv1_1);
assign p_not_i_i2_fu_3462_p2 = (deleted_zeros_2_reg_4914 ^ ap_const_lv1_1);
assign p_not_i_i3_1_fu_2983_p2 = (tmp_236_reg_4688 ^ carry_9_1_fu_2957_p2);
assign p_not_i_i3_fu_2730_p2 = (tmp_229_reg_4582 ^ carry_9_fu_2704_p2);
assign p_not_i_i4_fu_2469_p2 = (deleted_zeros_3_reg_4502 ^ ap_const_lv1_1);
assign p_not_i_i5_fu_3451_p2 = (deleted_zeros_4_fu_3441_p2 ^ ap_const_lv1_1);
assign p_not_i_i_1_1_fu_664_p2 = (tmp_94_fu_654_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign p_not_i_i_fu_577_p2 = (tmp_88_fu_567_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign p_read2_cast_fu_831_p1 = $signed(p_read2);
assign p_read3_cast_fu_827_p1 = $signed(p_read3);
assign p_read4_cast_fu_823_p1 = $signed(p_read4);
assign p_read5_cast_fu_819_p1 = $signed(p_read5);
assign qb_assign_1_1_fu_1283_p2 = (r_i_i_1_fu_1278_p2 & tmp_191_reg_3995);
assign qb_assign_1_2_fu_1305_p2 = (r_i_i_2_reg_4048 & tmp_201_reg_4038);
assign qb_assign_1_3_fu_1357_p2 = (r_i_i_3_reg_4086 & tmp_211_reg_4076);
assign qb_assign_1_fu_1251_p2 = (r_i_i_fu_1246_p2 & tmp_181_reg_3952);
assign qb_assign_3_fu_3695_p2 = (r_i_i1_fu_3690_p2 & qbit_12_reg_5003);
assign qb_assign_5_fu_3225_p2 = (r_i_i_i1_fu_3219_p2 & qbit_10_reg_4814);
assign qb_assign_7_1_fu_2930_p2 = (r_i_i_i2_1_fu_2924_p2 & tmp_237_reg_4678);
assign qb_assign_7_fu_2677_p2 = (r_i_i_i2_fu_2671_p2 & tmp_230_reg_4572);
assign qb_assign_9_fu_2362_p2 = (r_i_i_i_fu_2356_p2 & qbit_reg_4442);
assign qb_assign_s_fu_3354_p2 = (r_i_i_i3_fu_3348_p2 & qbit_11_reg_4829);
assign r_1_fu_3327_p2 = (tmp_258_reg_4834 != ap_const_lv24_0? 1'b1: 1'b0);
assign r_2_1_fu_2903_p2 = (tmp_238_reg_4683 != ap_const_lv48_0? 1'b1: 1'b0);
assign r_2_fu_2650_p2 = (tmp_231_reg_4577 != ap_const_lv48_0? 1'b1: 1'b0);
assign r_5_fu_2335_p2 = (tmp_223_reg_4447 != ap_const_lv22_0? 1'b1: 1'b0);
assign r_6_fu_3685_p2 = (tmp_244_reg_5008 != ap_const_lv12_0? 1'b1: 1'b0);
assign r_7_fu_1110_p2 = (tmp_202_fu_1106_p1 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_8_fu_1195_p2 = (tmp_212_fu_1191_p1 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_9_fu_3198_p2 = (tmp_251_reg_4819 != ap_const_lv25_0? 1'b1: 1'b0);
assign r_V_1_fu_3107_p2 = ($signed(ap_const_lv29_0) - $signed(OP2_V_6_cast_fu_3104_p1));
assign r_fu_1241_p2 = (tmp_182_reg_3957 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_i_i1_fu_3690_p2 = (tmp_246_reg_5019 | r_6_fu_3685_p2);
assign r_i_i_1_fu_1278_p2 = (tmp_194_reg_4010 | r_s_fu_1273_p2);
assign r_i_i_2_fu_1132_p2 = (tmp_204_fu_1124_p3 | r_7_fu_1110_p2);
assign r_i_i_3_fu_1217_p2 = (tmp_214_fu_1209_p3 | r_8_fu_1195_p2);
assign r_i_i_fu_1246_p2 = (tmp_184_reg_3967 | r_fu_1241_p2);
assign r_i_i_i1_fu_3219_p2 = (tmp_253_fu_3211_p3 | r_9_fu_3198_p2);
assign r_i_i_i2_1_fu_2924_p2 = (tmp_240_fu_2916_p3 | r_2_1_fu_2903_p2);
assign r_i_i_i2_fu_2671_p2 = (tmp_233_fu_2663_p3 | r_2_fu_2650_p2);
assign r_i_i_i3_fu_3348_p2 = (tmp_260_fu_3340_p3 | r_1_fu_3327_p2);
assign r_i_i_i_fu_2356_p2 = (tmp_225_fu_2348_p3 | r_5_fu_2335_p2);
assign r_s_fu_1273_p2 = (tmp_192_reg_4000 != ap_const_lv6_0? 1'b1: 1'b0);
assign result_V_fu_3799_p3 = ((brmerge_i_i5_fu_3783_p2)? ap_const_lv32_7FFFFFFF: p_Val2_22_reg_5029);
assign sel_tmp10_fu_2010_p2 = (sel_tmp2_reg_4331 & sel_tmp9_fu_2004_p2);
assign sel_tmp14_fu_2063_p2 = (sel_tmp_reg_4324 & sel_tmp9_reg_4366);
assign sel_tmp17_fu_2015_p2 = (tmp_217_reg_4317 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_2020_p2 = (tmp_217_reg_4317 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp19_fu_2025_p2 = (tmp_217_reg_4317 != ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp1_fu_1886_p3 = ((sel_tmp_fu_1880_p2)? aa_1_V_reg_4294: aa_3_V_reg_4304);
assign sel_tmp20_fu_2042_p2 = (tmp111_fu_2036_p2 & tmp110_fu_2030_p2);
assign sel_tmp21_fu_2082_p2 = (tmp_s_reg_4351 & sel_tmp2_reg_4331);
assign sel_tmp22_fu_2094_p2 = (tmp_s_reg_4351 & sel_tmp_reg_4324);
assign sel_tmp23_fu_2106_p2 = (tmp_s_reg_4351 & sel_tmp4_reg_4343);
assign sel_tmp24_fu_2185_p2 = (sel_tmp4_reg_4343 & sel_tmp9_reg_4366);
assign sel_tmp25_fu_2220_p3 = ((sel_tmp23_reg_4408)? ap_const_lv27_0: min_V_fu_262);
assign sel_tmp2_fu_1892_p2 = (tmp_217_fu_1876_p1 == ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp3_fu_1898_p3 = ((sel_tmp2_fu_1892_p2)? aa_2_V_reg_4299: sel_tmp1_fu_1886_p3);
assign sel_tmp4_fu_1905_p2 = (tmp_217_fu_1876_p1 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp9_fu_2004_p2 = (tmp_s_fu_1916_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_1880_p2 = (tmp_217_fu_1876_p1 == ap_const_lv2_1? 1'b1: 1'b0);
assign sum_V_fu_2538_p3 = ((underflow_5_not_reg_4529)? p_Val2_31_mux_fu_2525_p3: p_Val2_7_fu_2532_p3);
assign this_assign_1_1_1_fu_989_p3 = ((brmerge_1_1_fu_969_p2)? p_Val2_3_mux_1_1_fu_974_p3: p_Val2_3_1_1_fu_982_p3);
assign this_assign_1_2_fu_758_p3 = ((brmerge_2_fu_737_p2)? p_Val2_3_mux_2_fu_742_p3: p_Val2_3_2_fu_750_p3);
assign this_assign_1_3_1_fu_811_p3 = ((underflow_not_3_1_fu_790_p2)? p_Val2_3_mux_3_1_fu_795_p3: p_Val2_3_3_1_fu_803_p3);
assign this_assign_1_fu_871_p3 = ((brmerge1_fu_851_p2)? p_Val2_3_mux_fu_856_p3: p_Val2_3_fu_864_p3);
assign tmp100_fu_1784_p2 = (brmerge40_demorgan_i_1_reg_4230 | tmp_73_1_fu_1758_p2);
assign tmp102_fu_1604_p2 = (tmp186_demorgan_fu_1598_p2 ^ ap_const_lv1_1);
assign tmp103_fu_1615_p2 = (brmerge40_demorgan_i_2_fu_1593_p2 | tmp_73_2_fu_1582_p2);
assign tmp105_fu_1674_p2 = (tmp188_demorgan_fu_1668_p2 ^ ap_const_lv1_1);
assign tmp106_fu_1685_p2 = (brmerge40_demorgan_i_3_fu_1663_p2 | tmp_73_3_fu_1652_p2);
assign tmp110_fu_2030_p2 = (sel_tmp17_fu_2015_p2 & sel_tmp18_fu_2020_p2);
assign tmp111_fu_2036_p2 = (tmp_s_fu_1916_p2 & sel_tmp19_fu_2025_p2);
assign tmp112_fu_2499_p2 = (tmp193_demorgan_fu_2494_p2 ^ ap_const_lv1_1);
assign tmp113_fu_2510_p2 = (brmerge40_demorgan_i_i_fu_2490_p2 | tmp_104_fu_2479_p2);
assign tmp114_fu_2751_p2 = (brmerge40_demorgan_i_i2_fu_2746_p2 ^ tmp_108_fu_2725_p2);
assign tmp115_fu_2762_p2 = (brmerge40_demorgan_i_i2_fu_2746_p2 | tmp_107_fu_2708_p2);
assign tmp116_fu_3004_p2 = (brmerge40_demorgan_i_i2_1_fu_2999_p2 ^ tmp_115_1_fu_2978_p2);
assign tmp117_fu_3015_p2 = (brmerge40_demorgan_i_i2_1_fu_2999_p2 | tmp_112_1_fu_2961_p2);
assign tmp118_fu_3789_p2 = (newsignbit_16_reg_5035 | tmp_83_fu_3759_p2);
assign tmp119_fu_3492_p2 = (tmp199_demorgan_fu_3487_p2 ^ ap_const_lv1_1);
assign tmp120_fu_3503_p2 = (brmerge40_demorgan_i_i1_fu_3483_p2 | tmp_106_fu_3472_p2);
assign tmp121_fu_3544_p2 = (newsignbit_15_reg_4936 | tmp_114_fu_3514_p2);
assign tmp184_demorgan_fu_1551_p2 = (p_38_i_1_fu_1529_p2 | brmerge40_demorgan_i_1_fu_1546_p2);
assign tmp186_demorgan_fu_1598_p2 = (p_38_i_2_fu_1567_p2 | brmerge40_demorgan_i_2_fu_1593_p2);
assign tmp188_demorgan_fu_1668_p2 = (p_38_i_3_fu_1637_p2 | brmerge40_demorgan_i_3_fu_1663_p2);
assign tmp193_demorgan_fu_2494_p2 = (p_38_i_i_reg_4512 | brmerge40_demorgan_i_i_fu_2490_p2);
assign tmp199_demorgan_fu_3487_p2 = (p_38_i_i1_reg_4924 | brmerge40_demorgan_i_i1_fu_3483_p2);
assign tmp201_demorgan_fu_3529_p2 = (p_38_i_i2_reg_4942 | brmerge40_demorgan_i_i3_reg_4953);
assign tmp203_demorgan_fu_3774_p2 = (p_38_i1_reg_5041 | brmerge40_demorgan_i1_reg_5052);
assign tmp93_fu_1726_p2 = (brmerge40_demorgan_i_reg_4210 | tmp_73_fu_1700_p2);
assign tmp99_fu_1768_p2 = (tmp184_demorgan_reg_4235 ^ ap_const_lv1_1);
assign tmp_101_fu_2425_p1 = qb_assign_9_reg_4468;
assign tmp_102_fu_2441_p2 = (newsignbit_13_fu_2433_p3 ^ ap_const_lv1_1);
assign tmp_103_fu_2413_p2 = (tmp_227_fu_2367_p3 ^ ap_const_lv1_1);
assign tmp_104_fu_2479_p2 = (signbit_reg_4452 ^ ap_const_lv1_1);
assign tmp_105_fu_2698_p2 = (tmp_234_fu_2690_p3 ^ ap_const_lv1_1);
assign tmp_106_fu_3472_p2 = (signbit_7_reg_4839 ^ ap_const_lv1_1);
assign tmp_107_fu_2708_p2 = (tmp_229_reg_4582 ^ ap_const_lv1_1);
assign tmp_108_1_fu_2951_p2 = (tmp_241_fu_2943_p3 ^ ap_const_lv1_1);
assign tmp_108_fu_2725_p2 = (tmp_234_reg_4612 | p_Result_59_not_fu_2720_p2);
assign tmp_109_fu_3238_p4 = {{p_Val2_19_fu_3175_p2[ap_const_lv32_3C : ap_const_lv32_3B]}};
assign tmp_110_fu_3254_p4 = {{p_Val2_19_fu_3175_p2[ap_const_lv32_3C : ap_const_lv32_3A]}};
assign tmp_111_fu_3288_p3 = {{p_Val2_28_reg_436}, {ap_const_lv25_0}};
assign tmp_112_1_fu_2961_p2 = (tmp_236_reg_4688 ^ ap_const_lv1_1);
assign tmp_112_fu_3403_p1 = qb_assign_s_reg_4897;
assign tmp_113_fu_3419_p2 = (newsignbit_15_fu_3411_p3 ^ ap_const_lv1_1);
assign tmp_114_fu_3514_p2 = (signbit_8_reg_4877 ^ ap_const_lv1_1);
assign tmp_115_1_fu_2978_p2 = (tmp_241_reg_4718 | p_Result_59_1_not_fu_2973_p2);
assign tmp_116_cast_fu_3296_p1 = $signed(tmp_111_fu_3288_p3);
assign tmp_118_cast_fu_3300_p1 = p_Val2_29_reg_4824;
assign tmp_177_fu_547_p1 = p_Val2_1_fu_541_p2[27:0];
assign tmp_178_fu_551_p3 = p_Val2_1_fu_541_p2[ap_const_lv32_1D];
assign tmp_179_fu_559_p3 = p_Val2_1_fu_541_p2[ap_const_lv32_1B];
assign tmp_182_fu_915_p1 = p_Val2_9_fu_883_p2[5:0];
assign tmp_187_fu_634_p1 = p_Val2_1_1_1_fu_628_p2[27:0];
assign tmp_188_fu_638_p3 = p_Val2_1_1_1_fu_628_p2[ap_const_lv32_1D];
assign tmp_189_fu_646_p3 = p_Val2_1_1_1_fu_628_p2[ap_const_lv32_1B];
assign tmp_192_fu_1033_p1 = p_Val2_9_1_fu_1001_p2[5:0];
assign tmp_197_fu_712_p2 = reg_472 << ap_const_lv29_1;
assign tmp_202_fu_1106_p1 = p_Val2_9_2_fu_1074_p2[5:0];
assign tmp_204_fu_1124_p3 = p_Val2_9_2_fu_1074_p2[ap_const_lv32_7];
assign tmp_205_fu_1318_p3 = p_Val2_13_2_fu_1313_p2[ap_const_lv32_16];
assign tmp_207_fu_766_p2 = x_V_load_7_reg_3860 << ap_const_lv29_1;
assign tmp_212_fu_1191_p1 = p_Val2_9_3_fu_1159_p2[5:0];
assign tmp_214_fu_1209_p3 = p_Val2_9_3_fu_1159_p2[ap_const_lv32_7];
assign tmp_215_fu_1370_p3 = p_Val2_13_3_fu_1365_p2[ap_const_lv32_16];
assign tmp_217_fu_1876_p1 = k_reg_379[1:0];
assign tmp_219_fu_1930_p1 = p_Val2_s_fu_1911_p3[21:0];
assign tmp_223_fu_2292_p1 = grp_fu_2278_p2[21:0];
assign tmp_225_fu_2348_p3 = p_Val2_34_fu_2311_p2[ap_const_lv32_17];
assign tmp_227_fu_2367_p3 = p_Val2_34_fu_2311_p2[ap_const_lv32_34];
assign tmp_228_fu_2571_p1 = j1_reg_402[0:0];
assign tmp_231_fu_2607_p1 = grp_fu_2594_p2[47:0];
assign tmp_233_fu_2663_p3 = p_Val2_25_fu_2626_p2[ap_const_lv32_31];
assign tmp_234_fu_2690_p3 = p_Val2_s_94_fu_2685_p2[ap_const_lv32_1F];
assign tmp_235_fu_2824_p1 = j1_1_reg_425[0:0];
assign tmp_238_fu_2860_p1 = grp_fu_2847_p2[47:0];
assign tmp_240_fu_2916_p3 = p_Val2_25_1_fu_2879_p2[ap_const_lv32_31];
assign tmp_241_fu_2943_p3 = p_Val2_32_1_fu_2938_p2[ap_const_lv32_1F];
assign tmp_244_fu_3665_p1 = p_Val2_16_fu_3633_p2[11:0];
assign tmp_248_fu_3067_p1 = i_2_reg_460[0:0];
assign tmp_251_fu_3147_p1 = grp_fu_3120_p2[24:0];
assign tmp_253_fu_3211_p3 = p_Val2_19_fu_3175_p2[ap_const_lv32_1A];
assign tmp_255_fu_3230_p3 = p_Val2_19_fu_3175_p2[ap_const_lv32_3A];
assign tmp_258_fu_3159_p1 = grp_fu_3133_p2[23:0];
assign tmp_260_fu_3340_p3 = p_Val2_30_fu_3303_p2[ap_const_lv32_19];
assign tmp_26_1_cast_fu_997_p1 = $signed(this_assign_1_1_1_fu_989_p3);
assign tmp_26_2_cast_fu_1071_p1 = $signed(this_assign_1_2_reg_3930);
assign tmp_26_3_cast_fu_1156_p1 = $signed(this_assign_1_3_1_reg_3935);
assign tmp_26_cast_fu_879_p1 = $signed(this_assign_1_fu_871_p3);
assign tmp_2_fu_718_p2 = (tmp_199_reg_3873 ^ ap_const_lv1_1);
assign tmp_33_1_fu_1288_p1 = qb_assign_1_1_fu_1283_p2;
assign tmp_33_2_fu_1309_p1 = qb_assign_1_2_fu_1305_p2;
assign tmp_33_3_fu_1361_p1 = qb_assign_1_3_fu_1357_p2;
assign tmp_33_fu_1256_p1 = qb_assign_1_fu_1251_p2;
assign tmp_36_1_1_fu_953_p3 = {{tmp_187_reg_3912}, {ap_const_lv1_0}};
assign tmp_36_fu_835_p3 = {{tmp_177_reg_3894}, {ap_const_lv1_0}};
assign tmp_43_1_fu_1483_p2 = (tmp_195_reg_4121 ^ ap_const_lv1_1);
assign tmp_43_2_fu_1326_p2 = (tmp_205_fu_1318_p3 ^ ap_const_lv1_1);
assign tmp_43_3_fu_1378_p2 = (tmp_215_fu_1370_p3 ^ ap_const_lv1_1);
assign tmp_44_1_1_fu_676_p2 = (tmp_188_fu_638_p3 ^ ap_const_lv1_1);
assign tmp_44_3_1_fu_771_p2 = (tmp_208_reg_3880 ^ ap_const_lv1_1);
assign tmp_46_fu_1950_p2 = (newsignbit_fu_1942_p3 ^ ap_const_lv1_1);
assign tmp_49_1_fu_1511_p2 = (tmp_196_reg_4015 ^ ap_const_lv1_1);
assign tmp_49_2_fu_1347_p2 = (tmp_206_reg_4053 ^ ap_const_lv1_1);
assign tmp_49_3_fu_1399_p2 = (tmp_216_reg_4091 ^ ap_const_lv1_1);
assign tmp_49_fu_1437_p2 = (tmp_186_reg_3972 ^ ap_const_lv1_1);
assign tmp_51_cast_fu_3608_p1 = $signed(tmp_51_fu_3600_p3);
assign tmp_51_fu_3600_p3 = {{p_Val2_18_reg_448}, {ap_const_lv2_0}};
assign tmp_52_fu_3612_p1 = $signed(p_Val2_28_reg_436);
assign tmp_54_fu_3622_p3 = {{p_Val2_15_fu_3616_p2}, {ap_const_lv11_0}};
assign tmp_55_cast_fu_3630_p1 = p_Val2_6_101_reg_4984;
assign tmp_61_fu_3700_p1 = qb_assign_3_reg_5024;
assign tmp_63_cast_fu_3171_p1 = $signed(tmp_63_fu_3163_p3);
assign tmp_63_fu_3163_p3 = {{p_Val2_18_reg_448}, {ap_const_lv26_0}};
assign tmp_70_fu_3359_p1 = qb_assign_5_reg_4855;
assign tmp_73_1_fu_1758_p2 = (tmp_190_reg_3983 ^ ap_const_lv1_1);
assign tmp_73_2_fu_1582_p2 = (tmp_200_reg_4026 ^ ap_const_lv1_1);
assign tmp_73_3_fu_1652_p2 = (tmp_210_reg_4064 ^ ap_const_lv1_1);
assign tmp_73_fu_1700_p2 = (tmp_180_reg_3940 ^ ap_const_lv1_1);
assign tmp_75_fu_3716_p2 = (newsignbit_16_fu_3708_p3 ^ ap_const_lv1_1);
assign tmp_77_fu_3375_p2 = (newsignbit_14_fu_3367_p3 ^ ap_const_lv1_1);
assign tmp_83_fu_3759_p2 = (signbit_9_reg_4989 ^ ap_const_lv1_1);
assign tmp_84_fu_3276_p2 = (tmp_255_fu_3230_p3 ^ ap_const_lv1_1);
assign tmp_85_fu_477_p3 = {{i_op_assign_8}, {ap_const_lv1_0}};
assign tmp_86_1_cast_fu_2872_p1 = $signed(tmp_86_1_fu_2864_p3);
assign tmp_86_1_fu_2864_p3 = {{xH_V_1_reg_413}, {ap_const_lv49_0}};
assign tmp_86_cast_fu_2619_p1 = $signed(tmp_86_fu_2611_p3);
assign tmp_86_fu_2611_p3 = {{xH_V_reg_390}, {ap_const_lv49_0}};
assign tmp_87_1_fu_2876_p1 = p_Val2_24_1_reg_4673;
assign tmp_87_fu_2623_p1 = p_Val2_24_reg_4567;
assign tmp_88_fu_567_p4 = {{p_Val2_1_fu_541_p2[ap_const_lv32_1D : ap_const_lv32_1C]}};
assign tmp_89_fu_589_p2 = (tmp_178_fu_551_p3 ^ ap_const_lv1_1);
assign tmp_90_fu_490_p2 = (tmp_85_fu_477_p3 | ap_const_lv6_1);
assign tmp_91_fu_1409_p2 = (tmp_185_reg_4108 ^ ap_const_lv1_1);
assign tmp_93_1_fu_2935_p1 = qb_assign_7_1_reg_4707;
assign tmp_93_fu_2682_p1 = qb_assign_7_reg_4601;
assign tmp_94_fu_654_p4 = {{p_Val2_1_1_1_fu_628_p2[ap_const_lv32_1D : ap_const_lv32_1C]}};
assign tmp_95_cast_fu_2304_p1 = $signed(tmp_95_fu_2296_p3);
assign tmp_95_fu_2296_p3 = {{p_Val2_33_reg_367}, {ap_const_lv23_0}};
assign tmp_96_fu_2308_p1 = $unsigned(p_Val2_27_reg_4437);
assign tmp_99_fu_776_p2 = (tmp_209_reg_3887 ^ ap_const_lv1_1);
assign tmp_demorgan_fu_1477_p2 = (p_38_i_fu_1455_p2 | brmerge40_demorgan_i_fu_1472_p2);
assign tmp_fu_1710_p2 = (tmp_demorgan_reg_4215 ^ ap_const_lv1_1);
assign tmp_s_fu_1916_p2 = ($signed(p_Val2_s_fu_1911_p3) > $signed(23'b00000000000000000000000)? 1'b1: 1'b0);
assign underflow12_fu_619_p2 = (brmerge39_i_i_fu_613_p2 & tmp_178_fu_551_p3);
assign underflow_13_fu_2505_p2 = (signbit_reg_4452 & tmp112_fu_2499_p2);
assign underflow_14_fu_3778_p2 = (tmp203_demorgan_fu_3774_p2 ^ signbit_9_reg_4989);
assign underflow_15_fu_3498_p2 = (signbit_7_reg_4839 & tmp119_fu_3492_p2);
assign underflow_16_fu_3533_p2 = (tmp201_demorgan_fu_3529_p2 ^ signbit_8_reg_4877);
assign underflow_1_1_fu_706_p2 = (brmerge39_i_i_1_1_fu_700_p2 & tmp_188_fu_638_p3);
assign underflow_2_fu_723_p2 = (tmp_198_reg_3866 & tmp_2_fu_718_p2);
assign underflow_354_1_fu_781_p2 = (tmp_208_reg_3880 & tmp_99_fu_776_p2);
assign underflow_3_1_fu_1773_p2 = (tmp_190_reg_3983 & tmp99_fu_1768_p2);
assign underflow_3_2_fu_1610_p2 = (tmp_200_reg_4026 & tmp102_fu_1604_p2);
assign underflow_3_3_fu_1680_p2 = (tmp_210_reg_4064 & tmp105_fu_1674_p2);
assign underflow_3_fu_1715_p2 = (tmp_180_reg_3940 & tmp_fu_1710_p2);
assign underflow_3_not_1_fu_1789_p2 = (tmp100_fu_1784_p2 | p_38_i_1_reg_4220);
assign underflow_3_not_2_fu_1621_p2 = (tmp103_fu_1615_p2 | p_38_i_2_fu_1567_p2);
assign underflow_3_not_3_fu_1691_p2 = (tmp106_fu_1685_p2 | p_38_i_3_fu_1637_p2);
assign underflow_3_not_fu_1731_p2 = (tmp93_fu_1726_p2 | p_38_i_reg_4200);
assign underflow_5_not_fu_2516_p2 = (tmp113_fu_2510_p2 | p_38_i_i_reg_4512);
assign underflow_6_1_fu_3010_p2 = (tmp116_fu_3004_p2 & tmp_236_reg_4688);
assign underflow_6_fu_2757_p2 = (tmp114_fu_2751_p2 & tmp_229_reg_4582);
assign underflow_6_not_1_fu_3021_p2 = (tmp117_fu_3015_p2 | carry_9_1_fu_2957_p2);
assign underflow_6_not_fu_2768_p2 = (tmp115_fu_2762_p2 | carry_9_fu_2704_p2);
assign underflow_7_not_fu_3509_p2 = (tmp120_fu_3503_p2 | p_38_i_i1_reg_4924);
assign underflow_8_not_fu_3549_p2 = (tmp121_fu_3544_p2 | p_38_i_i2_reg_4942);
assign underflow_9_not_fu_3794_p2 = (tmp118_fu_3789_p2 | p_38_i1_reg_5041);
assign underflow_fu_1956_p2 = (isneg_fu_1922_p3 & tmp_46_fu_1950_p2);
assign underflow_not_1_1_fu_964_p2 = (underflow_1_1_reg_3923 ^ ap_const_lv1_1);
assign underflow_not_3_1_fu_790_p2 = (tmp_209_reg_3887 | tmp_44_3_1_fu_771_p2);
assign underflow_not_fu_846_p2 = (underflow12_reg_3905 ^ ap_const_lv1_1);
assign xH_0_V_fu_2791_p3 = ((underflow_6_not_reg_4635)? p_Val2_32_mux_fu_2778_p3: p_Val2_6_fu_2785_p3);
assign xH_1_V_fu_3044_p3 = ((underflow_6_not_1_reg_4741)? p_Val2_32_mux_1_fu_3031_p3: p_Val2_32_1_97_fu_3038_p3);
assign xH_V_load_phi_fu_3097_p3 = ((tmp_248_reg_4759)? xH_V_1_reg_413: xH_V_reg_390);
assign xHx_V_fu_3593_p3 = ((underflow_7_not_reg_4969)? p_Val2_21_mux_fu_3580_p3: p_Val2_9_100_fu_3587_p3);
always @ (posedge ap_clk)
begin
    tmp_85_reg_3845[0] <= 1'b0;
    p_addr8_cast_reg_4282[0] <= 1'b0;
    p_addr8_cast_reg_4282[6] <= 1'b0;
    OP2_V_4_cast_cast_reg_4557[1:0] <= 2'b11;
    OP2_V_4_cast_cast_reg_4557[4:4] <= 1'b1;
    OP2_V_4_cast_cast_reg_4557[6:6] <= 1'b1;
    OP2_V_4_cast_cast_reg_4557[11:11] <= 1'b1;
    OP2_V_4_cast_cast_reg_4557[13:13] <= 1'b0;
    OP2_V_4_cast_cast_reg_4557[74:16] <= 59'b00000000000000000000000000000000000000000000000000000000011;
    OP2_V_4_1_cast_cast_reg_4663[2:1] <= 2'b11;
    OP2_V_4_1_cast_cast_reg_4663[4:4] <= 1'b1;
    OP2_V_4_1_cast_cast_reg_4663[9:6] <= 4'b0111;
    OP2_V_4_1_cast_cast_reg_4663[13:12] <= 2'b00;
    OP2_V_4_1_cast_cast_reg_4663[74:16] <= 59'b00000000000000000000000000000000000000000000000000000000011;
end



endmodule //Compult_fitness_1

