|TIMS_sensor_main
GPIO_01 <= uart:inst7.tx_out
KEY[0] => inst4.IN0
KEY[0] => inst11.IN0
KEY[1] => ~NO_FANOUT~
CLOCK_50 => UART_CONTROL:inst6.clk
CLOCK_50 => Simple_Counter:inst.CLOCK_50
CLOCK_50 => inst3.IN0
CLOCK_50 => prescaler_TXRX:inst5.clk_50
CLOCK_50 => LCD_driver:inst8.CLK
CLOCK_50 => LCD_main:inst12.CLK
CLOCK_50 => RPM_cal:inst13.clk_50
A => Simple_Counter:inst.ChA
DIP_Switch[0] => Simple_Counter:inst.undersamp[0]
DIP_Switch[0] => LED[2].DATAIN
DIP_Switch[1] => Simple_Counter:inst.undersamp[1]
DIP_Switch[1] => LED[3].DATAIN
DIP_Switch[2] => Simple_Counter:inst.undersamp[2]
DIP_Switch[2] => LED[4].DATAIN
GPIO_0 => uart:inst7.rx_in
LCD_RS <= LCD_driver:inst8.LCD_RS
Z => RPM_cal:inst13.ChZ
LCD_RW <= LCD_driver:inst8.LCD_RW
LCD_E <= LCD_driver:inst8.LCD_E
LCD_DB[0] <= LCD_driver:inst8.LCD_DB[0]
LCD_DB[1] <= LCD_driver:inst8.LCD_DB[1]
LCD_DB[2] <= LCD_driver:inst8.LCD_DB[2]
LCD_DB[3] <= LCD_driver:inst8.LCD_DB[3]
LCD_DB[4] <= LCD_driver:inst8.LCD_DB[4]
LCD_DB[5] <= LCD_driver:inst8.LCD_DB[5]
LCD_DB[6] <= LCD_driver:inst8.LCD_DB[6]
LCD_DB[7] <= LCD_driver:inst8.LCD_DB[7]
LED[0] <= LED_out[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED_out[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= DIP_Switch[0].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= DIP_Switch[1].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= DIP_Switch[2].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= stop_out.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= FIFO_empty.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= FIFO_full.DB_MAX_OUTPUT_PORT_TYPE
B => ~NO_FANOUT~


|TIMS_sensor_main|uart:inst7
reset => tx_cnt[0].ACLR
reset => tx_cnt[1].ACLR
reset => tx_cnt[2].ACLR
reset => tx_cnt[3].ACLR
reset => tx_out~reg0.PRESET
reset => tx_empty~reg0.PRESET
reset => tx_reg[0].ACLR
reset => tx_reg[1].ACLR
reset => tx_reg[2].ACLR
reset => tx_reg[3].ACLR
reset => tx_reg[4].ACLR
reset => tx_reg[5].ACLR
reset => tx_reg[6].ACLR
reset => tx_reg[7].ACLR
reset => rx_busy.ACLR
reset => rx_d2.PRESET
reset => rx_d1.PRESET
reset => rx_empty~reg0.PRESET
reset => rx_cnt[0].ACLR
reset => rx_cnt[1].ACLR
reset => rx_cnt[2].ACLR
reset => rx_cnt[3].ACLR
reset => rx_sample_cnt[0].ACLR
reset => rx_sample_cnt[1].ACLR
reset => rx_sample_cnt[2].ACLR
reset => rx_sample_cnt[3].ACLR
reset => rx_data[0]~reg0.ACLR
reset => rx_data[1]~reg0.ACLR
reset => rx_data[2]~reg0.ACLR
reset => rx_data[3]~reg0.ACLR
reset => rx_data[4]~reg0.ACLR
reset => rx_data[5]~reg0.ACLR
reset => rx_data[6]~reg0.ACLR
reset => rx_data[7]~reg0.ACLR
reset => rx_reg[0].ACLR
reset => rx_reg[1].ACLR
reset => rx_reg[2].ACLR
reset => rx_reg[3].ACLR
reset => rx_reg[4].ACLR
reset => rx_reg[5].ACLR
reset => rx_reg[6].ACLR
reset => rx_reg[7].ACLR
txclk => tx_cnt[0].CLK
txclk => tx_cnt[1].CLK
txclk => tx_cnt[2].CLK
txclk => tx_cnt[3].CLK
txclk => tx_out~reg0.CLK
txclk => tx_empty~reg0.CLK
txclk => tx_reg[0].CLK
txclk => tx_reg[1].CLK
txclk => tx_reg[2].CLK
txclk => tx_reg[3].CLK
txclk => tx_reg[4].CLK
txclk => tx_reg[5].CLK
txclk => tx_reg[6].CLK
txclk => tx_reg[7].CLK
ld_tx_data => tx_empty.OUTPUTSELECT
ld_tx_data => tx_reg[7].ENA
ld_tx_data => tx_reg[6].ENA
ld_tx_data => tx_reg[5].ENA
ld_tx_data => tx_reg[4].ENA
ld_tx_data => tx_reg[3].ENA
ld_tx_data => tx_reg[2].ENA
ld_tx_data => tx_reg[1].ENA
ld_tx_data => tx_reg[0].ENA
tx_data[0] => tx_reg.DATAA
tx_data[1] => tx_reg.DATAA
tx_data[2] => tx_reg.DATAA
tx_data[3] => tx_reg.DATAA
tx_data[4] => tx_reg.DATAA
tx_data[5] => tx_reg.DATAA
tx_data[6] => tx_reg.DATAA
tx_data[7] => tx_reg.DATAA
tx_enable => always1.IN1
tx_enable => tx_cnt.OUTPUTSELECT
tx_enable => tx_cnt.OUTPUTSELECT
tx_enable => tx_cnt.OUTPUTSELECT
tx_enable => tx_cnt.OUTPUTSELECT
tx_out <= tx_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxclk => rx_busy.CLK
rxclk => rx_d2.CLK
rxclk => rx_d1.CLK
rxclk => rx_empty~reg0.CLK
rxclk => rx_cnt[0].CLK
rxclk => rx_cnt[1].CLK
rxclk => rx_cnt[2].CLK
rxclk => rx_cnt[3].CLK
rxclk => rx_sample_cnt[0].CLK
rxclk => rx_sample_cnt[1].CLK
rxclk => rx_sample_cnt[2].CLK
rxclk => rx_sample_cnt[3].CLK
rxclk => rx_data[0]~reg0.CLK
rxclk => rx_data[1]~reg0.CLK
rxclk => rx_data[2]~reg0.CLK
rxclk => rx_data[3]~reg0.CLK
rxclk => rx_data[4]~reg0.CLK
rxclk => rx_data[5]~reg0.CLK
rxclk => rx_data[6]~reg0.CLK
rxclk => rx_data[7]~reg0.CLK
rxclk => rx_reg[0].CLK
rxclk => rx_reg[1].CLK
rxclk => rx_reg[2].CLK
rxclk => rx_reg[3].CLK
rxclk => rx_reg[4].CLK
rxclk => rx_reg[5].CLK
rxclk => rx_reg[6].CLK
rxclk => rx_reg[7].CLK
uld_rx_data => rx_empty.OUTPUTSELECT
uld_rx_data => rx_data[7]~reg0.ENA
uld_rx_data => rx_data[6]~reg0.ENA
uld_rx_data => rx_data[5]~reg0.ENA
uld_rx_data => rx_data[4]~reg0.ENA
uld_rx_data => rx_data[3]~reg0.ENA
uld_rx_data => rx_data[2]~reg0.ENA
uld_rx_data => rx_data[1]~reg0.ENA
uld_rx_data => rx_data[0]~reg0.ENA
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_enable => rx_busy.OUTPUTSELECT
rx_enable => rx_empty.OUTPUTSELECT
rx_enable => rx_busy.OUTPUTSELECT
rx_enable => rx_reg[7].ENA
rx_enable => rx_reg[6].ENA
rx_enable => rx_reg[5].ENA
rx_enable => rx_reg[4].ENA
rx_enable => rx_reg[3].ENA
rx_enable => rx_reg[2].ENA
rx_enable => rx_reg[1].ENA
rx_enable => rx_reg[0].ENA
rx_enable => rx_sample_cnt[3].ENA
rx_enable => rx_sample_cnt[2].ENA
rx_enable => rx_sample_cnt[1].ENA
rx_enable => rx_sample_cnt[0].ENA
rx_enable => rx_cnt[3].ENA
rx_enable => rx_cnt[2].ENA
rx_enable => rx_cnt[1].ENA
rx_enable => rx_cnt[0].ENA
rx_in => rx_d1.DATAIN
rx_empty <= rx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|UART_CONTROL:inst6
clk => num_data[0].CLK
clk => num_data[1].CLK
clk => num_data[2].CLK
clk => num_data[3].CLK
clk => num_data[4].CLK
clk => num_data[5].CLK
clk => num_data[6].CLK
clk => num_data[7].CLK
clk => num_data[8].CLK
clk => num_data[9].CLK
clk => num_data[10].CLK
clk => num_data[11].CLK
clk => num_data[12].CLK
clk => num_data[13].CLK
clk => num_data[14].CLK
clk => num_data[15].CLK
clk => TX_Data[0].CLK
clk => TX_Data[1].CLK
clk => TX_Data[2].CLK
clk => TX_Data[3].CLK
clk => TX_Data[4].CLK
clk => TX_Data[5].CLK
clk => TX_Data[6].CLK
clk => TX_Data[7].CLK
clk => b_num[0].CLK
clk => b_num[1].CLK
clk => b_num[2].CLK
clk => b_num[3].CLK
clk => b_num[4].CLK
clk => b_num[5].CLK
clk => b_num[6].CLK
clk => b_num[7].CLK
clk => b_num[8].CLK
clk => b_num[9].CLK
clk => b_num[10].CLK
clk => b_num[11].CLK
clk => b_num[12].CLK
clk => b_num[13].CLK
clk => b_num[14].CLK
clk => b_num[15].CLK
clk => b_num[16].CLK
clk => b_num[17].CLK
clk => b_num[18].CLK
clk => b_num[19].CLK
clk => b_num[20].CLK
clk => b_num[21].CLK
clk => b_num[22].CLK
clk => b_num[23].CLK
clk => b_num[24].CLK
clk => b_num[25].CLK
clk => b_num[26].CLK
clk => b_num[27].CLK
clk => b_num[28].CLK
clk => b_num[29].CLK
clk => b_num[30].CLK
clk => b_num[31].CLK
clk => Unk_Data[0].CLK
clk => Unk_Data[1].CLK
clk => Unk_Data[2].CLK
clk => Unk_Data[3].CLK
clk => Unk_Data[4].CLK
clk => Unk_Data[5].CLK
clk => AfterTX_state~4.DATAIN
clk => state~3.DATAIN
nRESET => AfterTX_state.READ_FIFO.OUTPUTSELECT
nRESET => AfterTX_state.SEND_DATA.OUTPUTSELECT
nRESET => AfterTX_state.IDLE.OUTPUTSELECT
nRESET => num_data[0].ACLR
nRESET => num_data[1].ACLR
nRESET => num_data[2].ACLR
nRESET => num_data[3].ACLR
nRESET => num_data[4].ACLR
nRESET => num_data[5].ACLR
nRESET => num_data[6].ACLR
nRESET => num_data[7].ACLR
nRESET => num_data[8].ACLR
nRESET => num_data[9].ACLR
nRESET => num_data[10].ACLR
nRESET => num_data[11].ACLR
nRESET => num_data[12].ACLR
nRESET => num_data[13].ACLR
nRESET => num_data[14].ACLR
nRESET => num_data[15].ACLR
nRESET => TX_Data[0].ACLR
nRESET => TX_Data[1].ACLR
nRESET => TX_Data[2].ACLR
nRESET => TX_Data[3].ACLR
nRESET => TX_Data[4].ACLR
nRESET => TX_Data[5].ACLR
nRESET => TX_Data[6].ACLR
nRESET => TX_Data[7].ACLR
nRESET => b_num[0].PRESET
nRESET => b_num[1].ACLR
nRESET => b_num[2].ACLR
nRESET => b_num[3].ACLR
nRESET => b_num[4].ACLR
nRESET => b_num[5].ACLR
nRESET => b_num[6].ACLR
nRESET => b_num[7].ACLR
nRESET => b_num[8].ACLR
nRESET => b_num[9].ACLR
nRESET => b_num[10].ACLR
nRESET => b_num[11].ACLR
nRESET => b_num[12].ACLR
nRESET => b_num[13].ACLR
nRESET => b_num[14].ACLR
nRESET => b_num[15].ACLR
nRESET => b_num[16].ACLR
nRESET => b_num[17].ACLR
nRESET => b_num[18].ACLR
nRESET => b_num[19].ACLR
nRESET => b_num[20].ACLR
nRESET => b_num[21].ACLR
nRESET => b_num[22].ACLR
nRESET => b_num[23].ACLR
nRESET => b_num[24].ACLR
nRESET => b_num[25].ACLR
nRESET => b_num[26].ACLR
nRESET => b_num[27].ACLR
nRESET => b_num[28].ACLR
nRESET => b_num[29].ACLR
nRESET => b_num[30].ACLR
nRESET => b_num[31].ACLR
nRESET => Unk_Data[0].ACLR
nRESET => Unk_Data[1].ACLR
nRESET => Unk_Data[2].ACLR
nRESET => Unk_Data[3].ACLR
nRESET => Unk_Data[4].ACLR
nRESET => Unk_Data[5].ACLR
nRESET => state~5.DATAIN
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => Selector24.IN4
tx_empty => Selector27.IN1
tx_empty => Selector27.IN2
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => num_data.OUTPUTSELECT
rx_empty => always0.IN0
rx_empty => Selector21.IN5
rx_empty => Selector22.IN1
Data_in[0] => Unk_Data.DATAA
Data_in[0] => Decoder0.IN7
Data_in[0] => Selector7.IN4
Data_in[1] => Unk_Data.DATAA
Data_in[1] => Decoder0.IN6
Data_in[1] => Selector6.IN4
Data_in[2] => Unk_Data.DATAA
Data_in[2] => Decoder0.IN5
Data_in[2] => Selector5.IN4
Data_in[3] => Unk_Data.DATAA
Data_in[3] => Decoder0.IN4
Data_in[3] => Selector4.IN4
Data_in[4] => Unk_Data.DATAA
Data_in[4] => Decoder0.IN3
Data_in[4] => Selector3.IN4
Data_in[5] => Unk_Data.DATAA
Data_in[5] => Decoder0.IN2
Data_in[5] => Selector2.IN4
Data_in[6] => Decoder0.IN1
Data_in[6] => Selector1.IN4
Data_in[7] => Decoder0.IN0
Data_in[7] => Selector0.IN4
FIFO_Data[0] => Selector15.IN4
FIFO_Data[1] => Selector14.IN4
FIFO_Data[2] => Selector13.IN4
FIFO_Data[3] => Selector12.IN4
FIFO_Data[4] => Selector11.IN4
FIFO_Data[5] => Selector10.IN4
FIFO_Data[6] => Selector9.IN4
FIFO_Data[7] => Selector8.IN4
FIFO_Data[8] => Selector15.IN3
FIFO_Data[9] => Selector14.IN3
FIFO_Data[10] => Selector13.IN3
FIFO_Data[11] => Selector12.IN3
FIFO_Data[12] => Selector11.IN3
FIFO_Data[13] => Selector10.IN3
FIFO_Data[14] => Selector9.IN3
FIFO_Data[15] => Selector8.IN3
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => TX_Data.OUTPUTSELECT
FIFO_full => AfterTX_state.OUTPUTSELECT
FIFO_full => AfterTX_state.OUTPUTSELECT
FIFO_full => AfterTX_state.OUTPUTSELECT
FIFO_full => Selector24.IN5
FIFO_full => Selector28.IN2
FIFO_empty => Selector21.IN6
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => state.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => b_num.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => num_data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => TX_Data.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => AfterTX_state.OUTPUTSELECT
FIFO_empty => Selector23.IN2
ld_tx_data <= ld_tx_data.DB_MAX_OUTPUT_PORT_TYPE
Data_out[0] <= TX_Data[0].DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= TX_Data[1].DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= TX_Data[2].DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= TX_Data[3].DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= TX_Data[4].DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= TX_Data[5].DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= TX_Data[6].DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= TX_Data[7].DB_MAX_OUTPUT_PORT_TYPE
tx_enable <= tx_enable.DB_MAX_OUTPUT_PORT_TYPE
uld_rx_data <= uld_rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_enable <= rx_enable.DB_MAX_OUTPUT_PORT_TYPE
FIFO_rdreq <= FIFO_rdreq.DB_MAX_OUTPUT_PORT_TYPE
FIFO_wrreq <= FIFO_wrreq.DB_MAX_OUTPUT_PORT_TYPE
LED_out[0] <= Unk_Data[0].DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= Unk_Data[1].DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= Unk_Data[2].DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= Unk_Data[3].DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= Unk_Data[4].DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= Unk_Data[5].DB_MAX_OUTPUT_PORT_TYPE
P_RESET <= P_RESET.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component
data[0] => dcfifo_2ek1:auto_generated.data[0]
data[1] => dcfifo_2ek1:auto_generated.data[1]
data[2] => dcfifo_2ek1:auto_generated.data[2]
data[3] => dcfifo_2ek1:auto_generated.data[3]
data[4] => dcfifo_2ek1:auto_generated.data[4]
data[5] => dcfifo_2ek1:auto_generated.data[5]
data[6] => dcfifo_2ek1:auto_generated.data[6]
data[7] => dcfifo_2ek1:auto_generated.data[7]
data[8] => dcfifo_2ek1:auto_generated.data[8]
data[9] => dcfifo_2ek1:auto_generated.data[9]
data[10] => dcfifo_2ek1:auto_generated.data[10]
data[11] => dcfifo_2ek1:auto_generated.data[11]
data[12] => dcfifo_2ek1:auto_generated.data[12]
data[13] => dcfifo_2ek1:auto_generated.data[13]
data[14] => dcfifo_2ek1:auto_generated.data[14]
data[15] => dcfifo_2ek1:auto_generated.data[15]
q[0] <= dcfifo_2ek1:auto_generated.q[0]
q[1] <= dcfifo_2ek1:auto_generated.q[1]
q[2] <= dcfifo_2ek1:auto_generated.q[2]
q[3] <= dcfifo_2ek1:auto_generated.q[3]
q[4] <= dcfifo_2ek1:auto_generated.q[4]
q[5] <= dcfifo_2ek1:auto_generated.q[5]
q[6] <= dcfifo_2ek1:auto_generated.q[6]
q[7] <= dcfifo_2ek1:auto_generated.q[7]
q[8] <= dcfifo_2ek1:auto_generated.q[8]
q[9] <= dcfifo_2ek1:auto_generated.q[9]
q[10] <= dcfifo_2ek1:auto_generated.q[10]
q[11] <= dcfifo_2ek1:auto_generated.q[11]
q[12] <= dcfifo_2ek1:auto_generated.q[12]
q[13] <= dcfifo_2ek1:auto_generated.q[13]
q[14] <= dcfifo_2ek1:auto_generated.q[14]
q[15] <= dcfifo_2ek1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_2ek1:auto_generated.rdclk
rdreq => dcfifo_2ek1:auto_generated.rdreq
wrclk => dcfifo_2ek1:auto_generated.wrclk
wrreq => dcfifo_2ek1:auto_generated.wrreq
aclr => dcfifo_2ek1:auto_generated.aclr
rdempty <= dcfifo_2ek1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_2ek1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
rdusedw[13] <= <UNC>
rdusedw[14] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>
wrusedw[14] <= <GND>


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated
aclr => a_graycounter_b77:rdptr_g1p.aclr
aclr => a_graycounter_7lc:wrptr_g1p.aclr
aclr => altsyncram_i271:fifo_ram.aclr1
aclr => delayed_wrptr_g[15].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[15].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_i271:fifo_ram.data_a[0]
data[1] => altsyncram_i271:fifo_ram.data_a[1]
data[2] => altsyncram_i271:fifo_ram.data_a[2]
data[3] => altsyncram_i271:fifo_ram.data_a[3]
data[4] => altsyncram_i271:fifo_ram.data_a[4]
data[5] => altsyncram_i271:fifo_ram.data_a[5]
data[6] => altsyncram_i271:fifo_ram.data_a[6]
data[7] => altsyncram_i271:fifo_ram.data_a[7]
data[8] => altsyncram_i271:fifo_ram.data_a[8]
data[9] => altsyncram_i271:fifo_ram.data_a[9]
data[10] => altsyncram_i271:fifo_ram.data_a[10]
data[11] => altsyncram_i271:fifo_ram.data_a[11]
data[12] => altsyncram_i271:fifo_ram.data_a[12]
data[13] => altsyncram_i271:fifo_ram.data_a[13]
data[14] => altsyncram_i271:fifo_ram.data_a[14]
data[15] => altsyncram_i271:fifo_ram.data_a[15]
q[0] <= altsyncram_i271:fifo_ram.q_b[0]
q[1] <= altsyncram_i271:fifo_ram.q_b[1]
q[2] <= altsyncram_i271:fifo_ram.q_b[2]
q[3] <= altsyncram_i271:fifo_ram.q_b[3]
q[4] <= altsyncram_i271:fifo_ram.q_b[4]
q[5] <= altsyncram_i271:fifo_ram.q_b[5]
q[6] <= altsyncram_i271:fifo_ram.q_b[6]
q[7] <= altsyncram_i271:fifo_ram.q_b[7]
q[8] <= altsyncram_i271:fifo_ram.q_b[8]
q[9] <= altsyncram_i271:fifo_ram.q_b[9]
q[10] <= altsyncram_i271:fifo_ram.q_b[10]
q[11] <= altsyncram_i271:fifo_ram.q_b[11]
q[12] <= altsyncram_i271:fifo_ram.q_b[12]
q[13] <= altsyncram_i271:fifo_ram.q_b[13]
q[14] <= altsyncram_i271:fifo_ram.q_b[14]
q[15] <= altsyncram_i271:fifo_ram.q_b[15]
rdclk => a_graycounter_b77:rdptr_g1p.clock
rdclk => altsyncram_i271:fifo_ram.clock1
rdclk => alt_synch_pipe_j98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_7lc:wrptr_g1p.clock
wrclk => altsyncram_i271:fifo_ram.clock0
wrclk => alt_synch_pipe_4e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|a_graycounter_b77:rdptr_g1p
aclr => counter1a1.IN0
aclr => counter1a0.IN0
aclr => parity2.IN0
aclr => sub_parity3a[3].IN0
aclr => sub_parity3a[2].IN0
aclr => sub_parity3a[1].IN0
aclr => sub_parity3a[0].IN0
clock => counter1a0.CLK
clock => counter1a1.CLK
clock => counter1a2.CLK
clock => counter1a3.CLK
clock => counter1a4.CLK
clock => counter1a5.CLK
clock => counter1a6.CLK
clock => counter1a7.CLK
clock => counter1a8.CLK
clock => counter1a9.CLK
clock => counter1a10.CLK
clock => counter1a11.CLK
clock => counter1a12.CLK
clock => counter1a13.CLK
clock => counter1a14.CLK
clock => counter1a15.CLK
clock => parity2.CLK
clock => sub_parity3a[3].CLK
clock => sub_parity3a[2].CLK
clock => sub_parity3a[1].CLK
clock => sub_parity3a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter1a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter1a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter1a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter1a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter1a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter1a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter1a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter1a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter1a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter1a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter1a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter1a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter1a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter1a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter1a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter1a15.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|a_graycounter_7lc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[3].IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => counter4a11.CLK
clock => counter4a12.CLK
clock => counter4a13.CLK
clock => counter4a14.CLK
clock => counter4a15.CLK
clock => parity5.CLK
clock => sub_parity6a[3].CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter4a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter4a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter4a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter4a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter4a15.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|altsyncram_i271:fifo_ram
aclr1 => addr_store_b[1].IN0
aclr1 => _.IN0
aclr1 => ram_block7a0.CLR1
aclr1 => ram_block7a1.CLR1
aclr1 => ram_block7a2.CLR1
aclr1 => ram_block7a3.CLR1
aclr1 => ram_block7a4.CLR1
aclr1 => ram_block7a5.CLR1
aclr1 => ram_block7a6.CLR1
aclr1 => ram_block7a7.CLR1
aclr1 => ram_block7a8.CLR1
aclr1 => ram_block7a9.CLR1
aclr1 => ram_block7a10.CLR1
aclr1 => ram_block7a11.CLR1
aclr1 => ram_block7a12.CLR1
aclr1 => ram_block7a13.CLR1
aclr1 => ram_block7a14.CLR1
aclr1 => ram_block7a15.CLR1
aclr1 => ram_block7a16.CLR1
aclr1 => ram_block7a17.CLR1
aclr1 => ram_block7a18.CLR1
aclr1 => ram_block7a19.CLR1
aclr1 => ram_block7a20.CLR1
aclr1 => ram_block7a21.CLR1
aclr1 => ram_block7a22.CLR1
aclr1 => ram_block7a23.CLR1
aclr1 => ram_block7a24.CLR1
aclr1 => ram_block7a25.CLR1
aclr1 => ram_block7a26.CLR1
aclr1 => ram_block7a27.CLR1
aclr1 => ram_block7a28.CLR1
aclr1 => ram_block7a29.CLR1
aclr1 => ram_block7a30.CLR1
aclr1 => ram_block7a31.CLR1
aclr1 => ram_block7a32.CLR1
aclr1 => ram_block7a33.CLR1
aclr1 => ram_block7a34.CLR1
aclr1 => ram_block7a35.CLR1
aclr1 => ram_block7a36.CLR1
aclr1 => ram_block7a37.CLR1
aclr1 => ram_block7a38.CLR1
aclr1 => ram_block7a39.CLR1
aclr1 => ram_block7a40.CLR1
aclr1 => ram_block7a41.CLR1
aclr1 => ram_block7a42.CLR1
aclr1 => ram_block7a43.CLR1
aclr1 => ram_block7a44.CLR1
aclr1 => ram_block7a45.CLR1
aclr1 => ram_block7a46.CLR1
aclr1 => ram_block7a47.CLR1
aclr1 => ram_block7a48.CLR1
aclr1 => ram_block7a49.CLR1
aclr1 => ram_block7a50.CLR1
aclr1 => ram_block7a51.CLR1
aclr1 => ram_block7a52.CLR1
aclr1 => ram_block7a53.CLR1
aclr1 => ram_block7a54.CLR1
aclr1 => ram_block7a55.CLR1
aclr1 => ram_block7a56.CLR1
aclr1 => ram_block7a57.CLR1
aclr1 => ram_block7a58.CLR1
aclr1 => ram_block7a59.CLR1
aclr1 => ram_block7a60.CLR1
aclr1 => ram_block7a61.CLR1
aclr1 => ram_block7a62.CLR1
aclr1 => ram_block7a63.CLR1
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[0] => ram_block7a8.PORTAADDR
address_a[0] => ram_block7a9.PORTAADDR
address_a[0] => ram_block7a10.PORTAADDR
address_a[0] => ram_block7a11.PORTAADDR
address_a[0] => ram_block7a12.PORTAADDR
address_a[0] => ram_block7a13.PORTAADDR
address_a[0] => ram_block7a14.PORTAADDR
address_a[0] => ram_block7a15.PORTAADDR
address_a[0] => ram_block7a16.PORTAADDR
address_a[0] => ram_block7a17.PORTAADDR
address_a[0] => ram_block7a18.PORTAADDR
address_a[0] => ram_block7a19.PORTAADDR
address_a[0] => ram_block7a20.PORTAADDR
address_a[0] => ram_block7a21.PORTAADDR
address_a[0] => ram_block7a22.PORTAADDR
address_a[0] => ram_block7a23.PORTAADDR
address_a[0] => ram_block7a24.PORTAADDR
address_a[0] => ram_block7a25.PORTAADDR
address_a[0] => ram_block7a26.PORTAADDR
address_a[0] => ram_block7a27.PORTAADDR
address_a[0] => ram_block7a28.PORTAADDR
address_a[0] => ram_block7a29.PORTAADDR
address_a[0] => ram_block7a30.PORTAADDR
address_a[0] => ram_block7a31.PORTAADDR
address_a[0] => ram_block7a32.PORTAADDR
address_a[0] => ram_block7a33.PORTAADDR
address_a[0] => ram_block7a34.PORTAADDR
address_a[0] => ram_block7a35.PORTAADDR
address_a[0] => ram_block7a36.PORTAADDR
address_a[0] => ram_block7a37.PORTAADDR
address_a[0] => ram_block7a38.PORTAADDR
address_a[0] => ram_block7a39.PORTAADDR
address_a[0] => ram_block7a40.PORTAADDR
address_a[0] => ram_block7a41.PORTAADDR
address_a[0] => ram_block7a42.PORTAADDR
address_a[0] => ram_block7a43.PORTAADDR
address_a[0] => ram_block7a44.PORTAADDR
address_a[0] => ram_block7a45.PORTAADDR
address_a[0] => ram_block7a46.PORTAADDR
address_a[0] => ram_block7a47.PORTAADDR
address_a[0] => ram_block7a48.PORTAADDR
address_a[0] => ram_block7a49.PORTAADDR
address_a[0] => ram_block7a50.PORTAADDR
address_a[0] => ram_block7a51.PORTAADDR
address_a[0] => ram_block7a52.PORTAADDR
address_a[0] => ram_block7a53.PORTAADDR
address_a[0] => ram_block7a54.PORTAADDR
address_a[0] => ram_block7a55.PORTAADDR
address_a[0] => ram_block7a56.PORTAADDR
address_a[0] => ram_block7a57.PORTAADDR
address_a[0] => ram_block7a58.PORTAADDR
address_a[0] => ram_block7a59.PORTAADDR
address_a[0] => ram_block7a60.PORTAADDR
address_a[0] => ram_block7a61.PORTAADDR
address_a[0] => ram_block7a62.PORTAADDR
address_a[0] => ram_block7a63.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[1] => ram_block7a8.PORTAADDR1
address_a[1] => ram_block7a9.PORTAADDR1
address_a[1] => ram_block7a10.PORTAADDR1
address_a[1] => ram_block7a11.PORTAADDR1
address_a[1] => ram_block7a12.PORTAADDR1
address_a[1] => ram_block7a13.PORTAADDR1
address_a[1] => ram_block7a14.PORTAADDR1
address_a[1] => ram_block7a15.PORTAADDR1
address_a[1] => ram_block7a16.PORTAADDR1
address_a[1] => ram_block7a17.PORTAADDR1
address_a[1] => ram_block7a18.PORTAADDR1
address_a[1] => ram_block7a19.PORTAADDR1
address_a[1] => ram_block7a20.PORTAADDR1
address_a[1] => ram_block7a21.PORTAADDR1
address_a[1] => ram_block7a22.PORTAADDR1
address_a[1] => ram_block7a23.PORTAADDR1
address_a[1] => ram_block7a24.PORTAADDR1
address_a[1] => ram_block7a25.PORTAADDR1
address_a[1] => ram_block7a26.PORTAADDR1
address_a[1] => ram_block7a27.PORTAADDR1
address_a[1] => ram_block7a28.PORTAADDR1
address_a[1] => ram_block7a29.PORTAADDR1
address_a[1] => ram_block7a30.PORTAADDR1
address_a[1] => ram_block7a31.PORTAADDR1
address_a[1] => ram_block7a32.PORTAADDR1
address_a[1] => ram_block7a33.PORTAADDR1
address_a[1] => ram_block7a34.PORTAADDR1
address_a[1] => ram_block7a35.PORTAADDR1
address_a[1] => ram_block7a36.PORTAADDR1
address_a[1] => ram_block7a37.PORTAADDR1
address_a[1] => ram_block7a38.PORTAADDR1
address_a[1] => ram_block7a39.PORTAADDR1
address_a[1] => ram_block7a40.PORTAADDR1
address_a[1] => ram_block7a41.PORTAADDR1
address_a[1] => ram_block7a42.PORTAADDR1
address_a[1] => ram_block7a43.PORTAADDR1
address_a[1] => ram_block7a44.PORTAADDR1
address_a[1] => ram_block7a45.PORTAADDR1
address_a[1] => ram_block7a46.PORTAADDR1
address_a[1] => ram_block7a47.PORTAADDR1
address_a[1] => ram_block7a48.PORTAADDR1
address_a[1] => ram_block7a49.PORTAADDR1
address_a[1] => ram_block7a50.PORTAADDR1
address_a[1] => ram_block7a51.PORTAADDR1
address_a[1] => ram_block7a52.PORTAADDR1
address_a[1] => ram_block7a53.PORTAADDR1
address_a[1] => ram_block7a54.PORTAADDR1
address_a[1] => ram_block7a55.PORTAADDR1
address_a[1] => ram_block7a56.PORTAADDR1
address_a[1] => ram_block7a57.PORTAADDR1
address_a[1] => ram_block7a58.PORTAADDR1
address_a[1] => ram_block7a59.PORTAADDR1
address_a[1] => ram_block7a60.PORTAADDR1
address_a[1] => ram_block7a61.PORTAADDR1
address_a[1] => ram_block7a62.PORTAADDR1
address_a[1] => ram_block7a63.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[2] => ram_block7a8.PORTAADDR2
address_a[2] => ram_block7a9.PORTAADDR2
address_a[2] => ram_block7a10.PORTAADDR2
address_a[2] => ram_block7a11.PORTAADDR2
address_a[2] => ram_block7a12.PORTAADDR2
address_a[2] => ram_block7a13.PORTAADDR2
address_a[2] => ram_block7a14.PORTAADDR2
address_a[2] => ram_block7a15.PORTAADDR2
address_a[2] => ram_block7a16.PORTAADDR2
address_a[2] => ram_block7a17.PORTAADDR2
address_a[2] => ram_block7a18.PORTAADDR2
address_a[2] => ram_block7a19.PORTAADDR2
address_a[2] => ram_block7a20.PORTAADDR2
address_a[2] => ram_block7a21.PORTAADDR2
address_a[2] => ram_block7a22.PORTAADDR2
address_a[2] => ram_block7a23.PORTAADDR2
address_a[2] => ram_block7a24.PORTAADDR2
address_a[2] => ram_block7a25.PORTAADDR2
address_a[2] => ram_block7a26.PORTAADDR2
address_a[2] => ram_block7a27.PORTAADDR2
address_a[2] => ram_block7a28.PORTAADDR2
address_a[2] => ram_block7a29.PORTAADDR2
address_a[2] => ram_block7a30.PORTAADDR2
address_a[2] => ram_block7a31.PORTAADDR2
address_a[2] => ram_block7a32.PORTAADDR2
address_a[2] => ram_block7a33.PORTAADDR2
address_a[2] => ram_block7a34.PORTAADDR2
address_a[2] => ram_block7a35.PORTAADDR2
address_a[2] => ram_block7a36.PORTAADDR2
address_a[2] => ram_block7a37.PORTAADDR2
address_a[2] => ram_block7a38.PORTAADDR2
address_a[2] => ram_block7a39.PORTAADDR2
address_a[2] => ram_block7a40.PORTAADDR2
address_a[2] => ram_block7a41.PORTAADDR2
address_a[2] => ram_block7a42.PORTAADDR2
address_a[2] => ram_block7a43.PORTAADDR2
address_a[2] => ram_block7a44.PORTAADDR2
address_a[2] => ram_block7a45.PORTAADDR2
address_a[2] => ram_block7a46.PORTAADDR2
address_a[2] => ram_block7a47.PORTAADDR2
address_a[2] => ram_block7a48.PORTAADDR2
address_a[2] => ram_block7a49.PORTAADDR2
address_a[2] => ram_block7a50.PORTAADDR2
address_a[2] => ram_block7a51.PORTAADDR2
address_a[2] => ram_block7a52.PORTAADDR2
address_a[2] => ram_block7a53.PORTAADDR2
address_a[2] => ram_block7a54.PORTAADDR2
address_a[2] => ram_block7a55.PORTAADDR2
address_a[2] => ram_block7a56.PORTAADDR2
address_a[2] => ram_block7a57.PORTAADDR2
address_a[2] => ram_block7a58.PORTAADDR2
address_a[2] => ram_block7a59.PORTAADDR2
address_a[2] => ram_block7a60.PORTAADDR2
address_a[2] => ram_block7a61.PORTAADDR2
address_a[2] => ram_block7a62.PORTAADDR2
address_a[2] => ram_block7a63.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[3] => ram_block7a8.PORTAADDR3
address_a[3] => ram_block7a9.PORTAADDR3
address_a[3] => ram_block7a10.PORTAADDR3
address_a[3] => ram_block7a11.PORTAADDR3
address_a[3] => ram_block7a12.PORTAADDR3
address_a[3] => ram_block7a13.PORTAADDR3
address_a[3] => ram_block7a14.PORTAADDR3
address_a[3] => ram_block7a15.PORTAADDR3
address_a[3] => ram_block7a16.PORTAADDR3
address_a[3] => ram_block7a17.PORTAADDR3
address_a[3] => ram_block7a18.PORTAADDR3
address_a[3] => ram_block7a19.PORTAADDR3
address_a[3] => ram_block7a20.PORTAADDR3
address_a[3] => ram_block7a21.PORTAADDR3
address_a[3] => ram_block7a22.PORTAADDR3
address_a[3] => ram_block7a23.PORTAADDR3
address_a[3] => ram_block7a24.PORTAADDR3
address_a[3] => ram_block7a25.PORTAADDR3
address_a[3] => ram_block7a26.PORTAADDR3
address_a[3] => ram_block7a27.PORTAADDR3
address_a[3] => ram_block7a28.PORTAADDR3
address_a[3] => ram_block7a29.PORTAADDR3
address_a[3] => ram_block7a30.PORTAADDR3
address_a[3] => ram_block7a31.PORTAADDR3
address_a[3] => ram_block7a32.PORTAADDR3
address_a[3] => ram_block7a33.PORTAADDR3
address_a[3] => ram_block7a34.PORTAADDR3
address_a[3] => ram_block7a35.PORTAADDR3
address_a[3] => ram_block7a36.PORTAADDR3
address_a[3] => ram_block7a37.PORTAADDR3
address_a[3] => ram_block7a38.PORTAADDR3
address_a[3] => ram_block7a39.PORTAADDR3
address_a[3] => ram_block7a40.PORTAADDR3
address_a[3] => ram_block7a41.PORTAADDR3
address_a[3] => ram_block7a42.PORTAADDR3
address_a[3] => ram_block7a43.PORTAADDR3
address_a[3] => ram_block7a44.PORTAADDR3
address_a[3] => ram_block7a45.PORTAADDR3
address_a[3] => ram_block7a46.PORTAADDR3
address_a[3] => ram_block7a47.PORTAADDR3
address_a[3] => ram_block7a48.PORTAADDR3
address_a[3] => ram_block7a49.PORTAADDR3
address_a[3] => ram_block7a50.PORTAADDR3
address_a[3] => ram_block7a51.PORTAADDR3
address_a[3] => ram_block7a52.PORTAADDR3
address_a[3] => ram_block7a53.PORTAADDR3
address_a[3] => ram_block7a54.PORTAADDR3
address_a[3] => ram_block7a55.PORTAADDR3
address_a[3] => ram_block7a56.PORTAADDR3
address_a[3] => ram_block7a57.PORTAADDR3
address_a[3] => ram_block7a58.PORTAADDR3
address_a[3] => ram_block7a59.PORTAADDR3
address_a[3] => ram_block7a60.PORTAADDR3
address_a[3] => ram_block7a61.PORTAADDR3
address_a[3] => ram_block7a62.PORTAADDR3
address_a[3] => ram_block7a63.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[4] => ram_block7a8.PORTAADDR4
address_a[4] => ram_block7a9.PORTAADDR4
address_a[4] => ram_block7a10.PORTAADDR4
address_a[4] => ram_block7a11.PORTAADDR4
address_a[4] => ram_block7a12.PORTAADDR4
address_a[4] => ram_block7a13.PORTAADDR4
address_a[4] => ram_block7a14.PORTAADDR4
address_a[4] => ram_block7a15.PORTAADDR4
address_a[4] => ram_block7a16.PORTAADDR4
address_a[4] => ram_block7a17.PORTAADDR4
address_a[4] => ram_block7a18.PORTAADDR4
address_a[4] => ram_block7a19.PORTAADDR4
address_a[4] => ram_block7a20.PORTAADDR4
address_a[4] => ram_block7a21.PORTAADDR4
address_a[4] => ram_block7a22.PORTAADDR4
address_a[4] => ram_block7a23.PORTAADDR4
address_a[4] => ram_block7a24.PORTAADDR4
address_a[4] => ram_block7a25.PORTAADDR4
address_a[4] => ram_block7a26.PORTAADDR4
address_a[4] => ram_block7a27.PORTAADDR4
address_a[4] => ram_block7a28.PORTAADDR4
address_a[4] => ram_block7a29.PORTAADDR4
address_a[4] => ram_block7a30.PORTAADDR4
address_a[4] => ram_block7a31.PORTAADDR4
address_a[4] => ram_block7a32.PORTAADDR4
address_a[4] => ram_block7a33.PORTAADDR4
address_a[4] => ram_block7a34.PORTAADDR4
address_a[4] => ram_block7a35.PORTAADDR4
address_a[4] => ram_block7a36.PORTAADDR4
address_a[4] => ram_block7a37.PORTAADDR4
address_a[4] => ram_block7a38.PORTAADDR4
address_a[4] => ram_block7a39.PORTAADDR4
address_a[4] => ram_block7a40.PORTAADDR4
address_a[4] => ram_block7a41.PORTAADDR4
address_a[4] => ram_block7a42.PORTAADDR4
address_a[4] => ram_block7a43.PORTAADDR4
address_a[4] => ram_block7a44.PORTAADDR4
address_a[4] => ram_block7a45.PORTAADDR4
address_a[4] => ram_block7a46.PORTAADDR4
address_a[4] => ram_block7a47.PORTAADDR4
address_a[4] => ram_block7a48.PORTAADDR4
address_a[4] => ram_block7a49.PORTAADDR4
address_a[4] => ram_block7a50.PORTAADDR4
address_a[4] => ram_block7a51.PORTAADDR4
address_a[4] => ram_block7a52.PORTAADDR4
address_a[4] => ram_block7a53.PORTAADDR4
address_a[4] => ram_block7a54.PORTAADDR4
address_a[4] => ram_block7a55.PORTAADDR4
address_a[4] => ram_block7a56.PORTAADDR4
address_a[4] => ram_block7a57.PORTAADDR4
address_a[4] => ram_block7a58.PORTAADDR4
address_a[4] => ram_block7a59.PORTAADDR4
address_a[4] => ram_block7a60.PORTAADDR4
address_a[4] => ram_block7a61.PORTAADDR4
address_a[4] => ram_block7a62.PORTAADDR4
address_a[4] => ram_block7a63.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[5] => ram_block7a8.PORTAADDR5
address_a[5] => ram_block7a9.PORTAADDR5
address_a[5] => ram_block7a10.PORTAADDR5
address_a[5] => ram_block7a11.PORTAADDR5
address_a[5] => ram_block7a12.PORTAADDR5
address_a[5] => ram_block7a13.PORTAADDR5
address_a[5] => ram_block7a14.PORTAADDR5
address_a[5] => ram_block7a15.PORTAADDR5
address_a[5] => ram_block7a16.PORTAADDR5
address_a[5] => ram_block7a17.PORTAADDR5
address_a[5] => ram_block7a18.PORTAADDR5
address_a[5] => ram_block7a19.PORTAADDR5
address_a[5] => ram_block7a20.PORTAADDR5
address_a[5] => ram_block7a21.PORTAADDR5
address_a[5] => ram_block7a22.PORTAADDR5
address_a[5] => ram_block7a23.PORTAADDR5
address_a[5] => ram_block7a24.PORTAADDR5
address_a[5] => ram_block7a25.PORTAADDR5
address_a[5] => ram_block7a26.PORTAADDR5
address_a[5] => ram_block7a27.PORTAADDR5
address_a[5] => ram_block7a28.PORTAADDR5
address_a[5] => ram_block7a29.PORTAADDR5
address_a[5] => ram_block7a30.PORTAADDR5
address_a[5] => ram_block7a31.PORTAADDR5
address_a[5] => ram_block7a32.PORTAADDR5
address_a[5] => ram_block7a33.PORTAADDR5
address_a[5] => ram_block7a34.PORTAADDR5
address_a[5] => ram_block7a35.PORTAADDR5
address_a[5] => ram_block7a36.PORTAADDR5
address_a[5] => ram_block7a37.PORTAADDR5
address_a[5] => ram_block7a38.PORTAADDR5
address_a[5] => ram_block7a39.PORTAADDR5
address_a[5] => ram_block7a40.PORTAADDR5
address_a[5] => ram_block7a41.PORTAADDR5
address_a[5] => ram_block7a42.PORTAADDR5
address_a[5] => ram_block7a43.PORTAADDR5
address_a[5] => ram_block7a44.PORTAADDR5
address_a[5] => ram_block7a45.PORTAADDR5
address_a[5] => ram_block7a46.PORTAADDR5
address_a[5] => ram_block7a47.PORTAADDR5
address_a[5] => ram_block7a48.PORTAADDR5
address_a[5] => ram_block7a49.PORTAADDR5
address_a[5] => ram_block7a50.PORTAADDR5
address_a[5] => ram_block7a51.PORTAADDR5
address_a[5] => ram_block7a52.PORTAADDR5
address_a[5] => ram_block7a53.PORTAADDR5
address_a[5] => ram_block7a54.PORTAADDR5
address_a[5] => ram_block7a55.PORTAADDR5
address_a[5] => ram_block7a56.PORTAADDR5
address_a[5] => ram_block7a57.PORTAADDR5
address_a[5] => ram_block7a58.PORTAADDR5
address_a[5] => ram_block7a59.PORTAADDR5
address_a[5] => ram_block7a60.PORTAADDR5
address_a[5] => ram_block7a61.PORTAADDR5
address_a[5] => ram_block7a62.PORTAADDR5
address_a[5] => ram_block7a63.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_a[6] => ram_block7a8.PORTAADDR6
address_a[6] => ram_block7a9.PORTAADDR6
address_a[6] => ram_block7a10.PORTAADDR6
address_a[6] => ram_block7a11.PORTAADDR6
address_a[6] => ram_block7a12.PORTAADDR6
address_a[6] => ram_block7a13.PORTAADDR6
address_a[6] => ram_block7a14.PORTAADDR6
address_a[6] => ram_block7a15.PORTAADDR6
address_a[6] => ram_block7a16.PORTAADDR6
address_a[6] => ram_block7a17.PORTAADDR6
address_a[6] => ram_block7a18.PORTAADDR6
address_a[6] => ram_block7a19.PORTAADDR6
address_a[6] => ram_block7a20.PORTAADDR6
address_a[6] => ram_block7a21.PORTAADDR6
address_a[6] => ram_block7a22.PORTAADDR6
address_a[6] => ram_block7a23.PORTAADDR6
address_a[6] => ram_block7a24.PORTAADDR6
address_a[6] => ram_block7a25.PORTAADDR6
address_a[6] => ram_block7a26.PORTAADDR6
address_a[6] => ram_block7a27.PORTAADDR6
address_a[6] => ram_block7a28.PORTAADDR6
address_a[6] => ram_block7a29.PORTAADDR6
address_a[6] => ram_block7a30.PORTAADDR6
address_a[6] => ram_block7a31.PORTAADDR6
address_a[6] => ram_block7a32.PORTAADDR6
address_a[6] => ram_block7a33.PORTAADDR6
address_a[6] => ram_block7a34.PORTAADDR6
address_a[6] => ram_block7a35.PORTAADDR6
address_a[6] => ram_block7a36.PORTAADDR6
address_a[6] => ram_block7a37.PORTAADDR6
address_a[6] => ram_block7a38.PORTAADDR6
address_a[6] => ram_block7a39.PORTAADDR6
address_a[6] => ram_block7a40.PORTAADDR6
address_a[6] => ram_block7a41.PORTAADDR6
address_a[6] => ram_block7a42.PORTAADDR6
address_a[6] => ram_block7a43.PORTAADDR6
address_a[6] => ram_block7a44.PORTAADDR6
address_a[6] => ram_block7a45.PORTAADDR6
address_a[6] => ram_block7a46.PORTAADDR6
address_a[6] => ram_block7a47.PORTAADDR6
address_a[6] => ram_block7a48.PORTAADDR6
address_a[6] => ram_block7a49.PORTAADDR6
address_a[6] => ram_block7a50.PORTAADDR6
address_a[6] => ram_block7a51.PORTAADDR6
address_a[6] => ram_block7a52.PORTAADDR6
address_a[6] => ram_block7a53.PORTAADDR6
address_a[6] => ram_block7a54.PORTAADDR6
address_a[6] => ram_block7a55.PORTAADDR6
address_a[6] => ram_block7a56.PORTAADDR6
address_a[6] => ram_block7a57.PORTAADDR6
address_a[6] => ram_block7a58.PORTAADDR6
address_a[6] => ram_block7a59.PORTAADDR6
address_a[6] => ram_block7a60.PORTAADDR6
address_a[6] => ram_block7a61.PORTAADDR6
address_a[6] => ram_block7a62.PORTAADDR6
address_a[6] => ram_block7a63.PORTAADDR6
address_a[7] => ram_block7a0.PORTAADDR7
address_a[7] => ram_block7a1.PORTAADDR7
address_a[7] => ram_block7a2.PORTAADDR7
address_a[7] => ram_block7a3.PORTAADDR7
address_a[7] => ram_block7a4.PORTAADDR7
address_a[7] => ram_block7a5.PORTAADDR7
address_a[7] => ram_block7a6.PORTAADDR7
address_a[7] => ram_block7a7.PORTAADDR7
address_a[7] => ram_block7a8.PORTAADDR7
address_a[7] => ram_block7a9.PORTAADDR7
address_a[7] => ram_block7a10.PORTAADDR7
address_a[7] => ram_block7a11.PORTAADDR7
address_a[7] => ram_block7a12.PORTAADDR7
address_a[7] => ram_block7a13.PORTAADDR7
address_a[7] => ram_block7a14.PORTAADDR7
address_a[7] => ram_block7a15.PORTAADDR7
address_a[7] => ram_block7a16.PORTAADDR7
address_a[7] => ram_block7a17.PORTAADDR7
address_a[7] => ram_block7a18.PORTAADDR7
address_a[7] => ram_block7a19.PORTAADDR7
address_a[7] => ram_block7a20.PORTAADDR7
address_a[7] => ram_block7a21.PORTAADDR7
address_a[7] => ram_block7a22.PORTAADDR7
address_a[7] => ram_block7a23.PORTAADDR7
address_a[7] => ram_block7a24.PORTAADDR7
address_a[7] => ram_block7a25.PORTAADDR7
address_a[7] => ram_block7a26.PORTAADDR7
address_a[7] => ram_block7a27.PORTAADDR7
address_a[7] => ram_block7a28.PORTAADDR7
address_a[7] => ram_block7a29.PORTAADDR7
address_a[7] => ram_block7a30.PORTAADDR7
address_a[7] => ram_block7a31.PORTAADDR7
address_a[7] => ram_block7a32.PORTAADDR7
address_a[7] => ram_block7a33.PORTAADDR7
address_a[7] => ram_block7a34.PORTAADDR7
address_a[7] => ram_block7a35.PORTAADDR7
address_a[7] => ram_block7a36.PORTAADDR7
address_a[7] => ram_block7a37.PORTAADDR7
address_a[7] => ram_block7a38.PORTAADDR7
address_a[7] => ram_block7a39.PORTAADDR7
address_a[7] => ram_block7a40.PORTAADDR7
address_a[7] => ram_block7a41.PORTAADDR7
address_a[7] => ram_block7a42.PORTAADDR7
address_a[7] => ram_block7a43.PORTAADDR7
address_a[7] => ram_block7a44.PORTAADDR7
address_a[7] => ram_block7a45.PORTAADDR7
address_a[7] => ram_block7a46.PORTAADDR7
address_a[7] => ram_block7a47.PORTAADDR7
address_a[7] => ram_block7a48.PORTAADDR7
address_a[7] => ram_block7a49.PORTAADDR7
address_a[7] => ram_block7a50.PORTAADDR7
address_a[7] => ram_block7a51.PORTAADDR7
address_a[7] => ram_block7a52.PORTAADDR7
address_a[7] => ram_block7a53.PORTAADDR7
address_a[7] => ram_block7a54.PORTAADDR7
address_a[7] => ram_block7a55.PORTAADDR7
address_a[7] => ram_block7a56.PORTAADDR7
address_a[7] => ram_block7a57.PORTAADDR7
address_a[7] => ram_block7a58.PORTAADDR7
address_a[7] => ram_block7a59.PORTAADDR7
address_a[7] => ram_block7a60.PORTAADDR7
address_a[7] => ram_block7a61.PORTAADDR7
address_a[7] => ram_block7a62.PORTAADDR7
address_a[7] => ram_block7a63.PORTAADDR7
address_a[8] => ram_block7a0.PORTAADDR8
address_a[8] => ram_block7a1.PORTAADDR8
address_a[8] => ram_block7a2.PORTAADDR8
address_a[8] => ram_block7a3.PORTAADDR8
address_a[8] => ram_block7a4.PORTAADDR8
address_a[8] => ram_block7a5.PORTAADDR8
address_a[8] => ram_block7a6.PORTAADDR8
address_a[8] => ram_block7a7.PORTAADDR8
address_a[8] => ram_block7a8.PORTAADDR8
address_a[8] => ram_block7a9.PORTAADDR8
address_a[8] => ram_block7a10.PORTAADDR8
address_a[8] => ram_block7a11.PORTAADDR8
address_a[8] => ram_block7a12.PORTAADDR8
address_a[8] => ram_block7a13.PORTAADDR8
address_a[8] => ram_block7a14.PORTAADDR8
address_a[8] => ram_block7a15.PORTAADDR8
address_a[8] => ram_block7a16.PORTAADDR8
address_a[8] => ram_block7a17.PORTAADDR8
address_a[8] => ram_block7a18.PORTAADDR8
address_a[8] => ram_block7a19.PORTAADDR8
address_a[8] => ram_block7a20.PORTAADDR8
address_a[8] => ram_block7a21.PORTAADDR8
address_a[8] => ram_block7a22.PORTAADDR8
address_a[8] => ram_block7a23.PORTAADDR8
address_a[8] => ram_block7a24.PORTAADDR8
address_a[8] => ram_block7a25.PORTAADDR8
address_a[8] => ram_block7a26.PORTAADDR8
address_a[8] => ram_block7a27.PORTAADDR8
address_a[8] => ram_block7a28.PORTAADDR8
address_a[8] => ram_block7a29.PORTAADDR8
address_a[8] => ram_block7a30.PORTAADDR8
address_a[8] => ram_block7a31.PORTAADDR8
address_a[8] => ram_block7a32.PORTAADDR8
address_a[8] => ram_block7a33.PORTAADDR8
address_a[8] => ram_block7a34.PORTAADDR8
address_a[8] => ram_block7a35.PORTAADDR8
address_a[8] => ram_block7a36.PORTAADDR8
address_a[8] => ram_block7a37.PORTAADDR8
address_a[8] => ram_block7a38.PORTAADDR8
address_a[8] => ram_block7a39.PORTAADDR8
address_a[8] => ram_block7a40.PORTAADDR8
address_a[8] => ram_block7a41.PORTAADDR8
address_a[8] => ram_block7a42.PORTAADDR8
address_a[8] => ram_block7a43.PORTAADDR8
address_a[8] => ram_block7a44.PORTAADDR8
address_a[8] => ram_block7a45.PORTAADDR8
address_a[8] => ram_block7a46.PORTAADDR8
address_a[8] => ram_block7a47.PORTAADDR8
address_a[8] => ram_block7a48.PORTAADDR8
address_a[8] => ram_block7a49.PORTAADDR8
address_a[8] => ram_block7a50.PORTAADDR8
address_a[8] => ram_block7a51.PORTAADDR8
address_a[8] => ram_block7a52.PORTAADDR8
address_a[8] => ram_block7a53.PORTAADDR8
address_a[8] => ram_block7a54.PORTAADDR8
address_a[8] => ram_block7a55.PORTAADDR8
address_a[8] => ram_block7a56.PORTAADDR8
address_a[8] => ram_block7a57.PORTAADDR8
address_a[8] => ram_block7a58.PORTAADDR8
address_a[8] => ram_block7a59.PORTAADDR8
address_a[8] => ram_block7a60.PORTAADDR8
address_a[8] => ram_block7a61.PORTAADDR8
address_a[8] => ram_block7a62.PORTAADDR8
address_a[8] => ram_block7a63.PORTAADDR8
address_a[9] => ram_block7a0.PORTAADDR9
address_a[9] => ram_block7a1.PORTAADDR9
address_a[9] => ram_block7a2.PORTAADDR9
address_a[9] => ram_block7a3.PORTAADDR9
address_a[9] => ram_block7a4.PORTAADDR9
address_a[9] => ram_block7a5.PORTAADDR9
address_a[9] => ram_block7a6.PORTAADDR9
address_a[9] => ram_block7a7.PORTAADDR9
address_a[9] => ram_block7a8.PORTAADDR9
address_a[9] => ram_block7a9.PORTAADDR9
address_a[9] => ram_block7a10.PORTAADDR9
address_a[9] => ram_block7a11.PORTAADDR9
address_a[9] => ram_block7a12.PORTAADDR9
address_a[9] => ram_block7a13.PORTAADDR9
address_a[9] => ram_block7a14.PORTAADDR9
address_a[9] => ram_block7a15.PORTAADDR9
address_a[9] => ram_block7a16.PORTAADDR9
address_a[9] => ram_block7a17.PORTAADDR9
address_a[9] => ram_block7a18.PORTAADDR9
address_a[9] => ram_block7a19.PORTAADDR9
address_a[9] => ram_block7a20.PORTAADDR9
address_a[9] => ram_block7a21.PORTAADDR9
address_a[9] => ram_block7a22.PORTAADDR9
address_a[9] => ram_block7a23.PORTAADDR9
address_a[9] => ram_block7a24.PORTAADDR9
address_a[9] => ram_block7a25.PORTAADDR9
address_a[9] => ram_block7a26.PORTAADDR9
address_a[9] => ram_block7a27.PORTAADDR9
address_a[9] => ram_block7a28.PORTAADDR9
address_a[9] => ram_block7a29.PORTAADDR9
address_a[9] => ram_block7a30.PORTAADDR9
address_a[9] => ram_block7a31.PORTAADDR9
address_a[9] => ram_block7a32.PORTAADDR9
address_a[9] => ram_block7a33.PORTAADDR9
address_a[9] => ram_block7a34.PORTAADDR9
address_a[9] => ram_block7a35.PORTAADDR9
address_a[9] => ram_block7a36.PORTAADDR9
address_a[9] => ram_block7a37.PORTAADDR9
address_a[9] => ram_block7a38.PORTAADDR9
address_a[9] => ram_block7a39.PORTAADDR9
address_a[9] => ram_block7a40.PORTAADDR9
address_a[9] => ram_block7a41.PORTAADDR9
address_a[9] => ram_block7a42.PORTAADDR9
address_a[9] => ram_block7a43.PORTAADDR9
address_a[9] => ram_block7a44.PORTAADDR9
address_a[9] => ram_block7a45.PORTAADDR9
address_a[9] => ram_block7a46.PORTAADDR9
address_a[9] => ram_block7a47.PORTAADDR9
address_a[9] => ram_block7a48.PORTAADDR9
address_a[9] => ram_block7a49.PORTAADDR9
address_a[9] => ram_block7a50.PORTAADDR9
address_a[9] => ram_block7a51.PORTAADDR9
address_a[9] => ram_block7a52.PORTAADDR9
address_a[9] => ram_block7a53.PORTAADDR9
address_a[9] => ram_block7a54.PORTAADDR9
address_a[9] => ram_block7a55.PORTAADDR9
address_a[9] => ram_block7a56.PORTAADDR9
address_a[9] => ram_block7a57.PORTAADDR9
address_a[9] => ram_block7a58.PORTAADDR9
address_a[9] => ram_block7a59.PORTAADDR9
address_a[9] => ram_block7a60.PORTAADDR9
address_a[9] => ram_block7a61.PORTAADDR9
address_a[9] => ram_block7a62.PORTAADDR9
address_a[9] => ram_block7a63.PORTAADDR9
address_a[10] => ram_block7a0.PORTAADDR10
address_a[10] => ram_block7a1.PORTAADDR10
address_a[10] => ram_block7a2.PORTAADDR10
address_a[10] => ram_block7a3.PORTAADDR10
address_a[10] => ram_block7a4.PORTAADDR10
address_a[10] => ram_block7a5.PORTAADDR10
address_a[10] => ram_block7a6.PORTAADDR10
address_a[10] => ram_block7a7.PORTAADDR10
address_a[10] => ram_block7a8.PORTAADDR10
address_a[10] => ram_block7a9.PORTAADDR10
address_a[10] => ram_block7a10.PORTAADDR10
address_a[10] => ram_block7a11.PORTAADDR10
address_a[10] => ram_block7a12.PORTAADDR10
address_a[10] => ram_block7a13.PORTAADDR10
address_a[10] => ram_block7a14.PORTAADDR10
address_a[10] => ram_block7a15.PORTAADDR10
address_a[10] => ram_block7a16.PORTAADDR10
address_a[10] => ram_block7a17.PORTAADDR10
address_a[10] => ram_block7a18.PORTAADDR10
address_a[10] => ram_block7a19.PORTAADDR10
address_a[10] => ram_block7a20.PORTAADDR10
address_a[10] => ram_block7a21.PORTAADDR10
address_a[10] => ram_block7a22.PORTAADDR10
address_a[10] => ram_block7a23.PORTAADDR10
address_a[10] => ram_block7a24.PORTAADDR10
address_a[10] => ram_block7a25.PORTAADDR10
address_a[10] => ram_block7a26.PORTAADDR10
address_a[10] => ram_block7a27.PORTAADDR10
address_a[10] => ram_block7a28.PORTAADDR10
address_a[10] => ram_block7a29.PORTAADDR10
address_a[10] => ram_block7a30.PORTAADDR10
address_a[10] => ram_block7a31.PORTAADDR10
address_a[10] => ram_block7a32.PORTAADDR10
address_a[10] => ram_block7a33.PORTAADDR10
address_a[10] => ram_block7a34.PORTAADDR10
address_a[10] => ram_block7a35.PORTAADDR10
address_a[10] => ram_block7a36.PORTAADDR10
address_a[10] => ram_block7a37.PORTAADDR10
address_a[10] => ram_block7a38.PORTAADDR10
address_a[10] => ram_block7a39.PORTAADDR10
address_a[10] => ram_block7a40.PORTAADDR10
address_a[10] => ram_block7a41.PORTAADDR10
address_a[10] => ram_block7a42.PORTAADDR10
address_a[10] => ram_block7a43.PORTAADDR10
address_a[10] => ram_block7a44.PORTAADDR10
address_a[10] => ram_block7a45.PORTAADDR10
address_a[10] => ram_block7a46.PORTAADDR10
address_a[10] => ram_block7a47.PORTAADDR10
address_a[10] => ram_block7a48.PORTAADDR10
address_a[10] => ram_block7a49.PORTAADDR10
address_a[10] => ram_block7a50.PORTAADDR10
address_a[10] => ram_block7a51.PORTAADDR10
address_a[10] => ram_block7a52.PORTAADDR10
address_a[10] => ram_block7a53.PORTAADDR10
address_a[10] => ram_block7a54.PORTAADDR10
address_a[10] => ram_block7a55.PORTAADDR10
address_a[10] => ram_block7a56.PORTAADDR10
address_a[10] => ram_block7a57.PORTAADDR10
address_a[10] => ram_block7a58.PORTAADDR10
address_a[10] => ram_block7a59.PORTAADDR10
address_a[10] => ram_block7a60.PORTAADDR10
address_a[10] => ram_block7a61.PORTAADDR10
address_a[10] => ram_block7a62.PORTAADDR10
address_a[10] => ram_block7a63.PORTAADDR10
address_a[11] => ram_block7a0.PORTAADDR11
address_a[11] => ram_block7a1.PORTAADDR11
address_a[11] => ram_block7a2.PORTAADDR11
address_a[11] => ram_block7a3.PORTAADDR11
address_a[11] => ram_block7a4.PORTAADDR11
address_a[11] => ram_block7a5.PORTAADDR11
address_a[11] => ram_block7a6.PORTAADDR11
address_a[11] => ram_block7a7.PORTAADDR11
address_a[11] => ram_block7a8.PORTAADDR11
address_a[11] => ram_block7a9.PORTAADDR11
address_a[11] => ram_block7a10.PORTAADDR11
address_a[11] => ram_block7a11.PORTAADDR11
address_a[11] => ram_block7a12.PORTAADDR11
address_a[11] => ram_block7a13.PORTAADDR11
address_a[11] => ram_block7a14.PORTAADDR11
address_a[11] => ram_block7a15.PORTAADDR11
address_a[11] => ram_block7a16.PORTAADDR11
address_a[11] => ram_block7a17.PORTAADDR11
address_a[11] => ram_block7a18.PORTAADDR11
address_a[11] => ram_block7a19.PORTAADDR11
address_a[11] => ram_block7a20.PORTAADDR11
address_a[11] => ram_block7a21.PORTAADDR11
address_a[11] => ram_block7a22.PORTAADDR11
address_a[11] => ram_block7a23.PORTAADDR11
address_a[11] => ram_block7a24.PORTAADDR11
address_a[11] => ram_block7a25.PORTAADDR11
address_a[11] => ram_block7a26.PORTAADDR11
address_a[11] => ram_block7a27.PORTAADDR11
address_a[11] => ram_block7a28.PORTAADDR11
address_a[11] => ram_block7a29.PORTAADDR11
address_a[11] => ram_block7a30.PORTAADDR11
address_a[11] => ram_block7a31.PORTAADDR11
address_a[11] => ram_block7a32.PORTAADDR11
address_a[11] => ram_block7a33.PORTAADDR11
address_a[11] => ram_block7a34.PORTAADDR11
address_a[11] => ram_block7a35.PORTAADDR11
address_a[11] => ram_block7a36.PORTAADDR11
address_a[11] => ram_block7a37.PORTAADDR11
address_a[11] => ram_block7a38.PORTAADDR11
address_a[11] => ram_block7a39.PORTAADDR11
address_a[11] => ram_block7a40.PORTAADDR11
address_a[11] => ram_block7a41.PORTAADDR11
address_a[11] => ram_block7a42.PORTAADDR11
address_a[11] => ram_block7a43.PORTAADDR11
address_a[11] => ram_block7a44.PORTAADDR11
address_a[11] => ram_block7a45.PORTAADDR11
address_a[11] => ram_block7a46.PORTAADDR11
address_a[11] => ram_block7a47.PORTAADDR11
address_a[11] => ram_block7a48.PORTAADDR11
address_a[11] => ram_block7a49.PORTAADDR11
address_a[11] => ram_block7a50.PORTAADDR11
address_a[11] => ram_block7a51.PORTAADDR11
address_a[11] => ram_block7a52.PORTAADDR11
address_a[11] => ram_block7a53.PORTAADDR11
address_a[11] => ram_block7a54.PORTAADDR11
address_a[11] => ram_block7a55.PORTAADDR11
address_a[11] => ram_block7a56.PORTAADDR11
address_a[11] => ram_block7a57.PORTAADDR11
address_a[11] => ram_block7a58.PORTAADDR11
address_a[11] => ram_block7a59.PORTAADDR11
address_a[11] => ram_block7a60.PORTAADDR11
address_a[11] => ram_block7a61.PORTAADDR11
address_a[11] => ram_block7a62.PORTAADDR11
address_a[11] => ram_block7a63.PORTAADDR11
address_a[12] => ram_block7a0.PORTAADDR12
address_a[12] => ram_block7a1.PORTAADDR12
address_a[12] => ram_block7a2.PORTAADDR12
address_a[12] => ram_block7a3.PORTAADDR12
address_a[12] => ram_block7a4.PORTAADDR12
address_a[12] => ram_block7a5.PORTAADDR12
address_a[12] => ram_block7a6.PORTAADDR12
address_a[12] => ram_block7a7.PORTAADDR12
address_a[12] => ram_block7a8.PORTAADDR12
address_a[12] => ram_block7a9.PORTAADDR12
address_a[12] => ram_block7a10.PORTAADDR12
address_a[12] => ram_block7a11.PORTAADDR12
address_a[12] => ram_block7a12.PORTAADDR12
address_a[12] => ram_block7a13.PORTAADDR12
address_a[12] => ram_block7a14.PORTAADDR12
address_a[12] => ram_block7a15.PORTAADDR12
address_a[12] => ram_block7a16.PORTAADDR12
address_a[12] => ram_block7a17.PORTAADDR12
address_a[12] => ram_block7a18.PORTAADDR12
address_a[12] => ram_block7a19.PORTAADDR12
address_a[12] => ram_block7a20.PORTAADDR12
address_a[12] => ram_block7a21.PORTAADDR12
address_a[12] => ram_block7a22.PORTAADDR12
address_a[12] => ram_block7a23.PORTAADDR12
address_a[12] => ram_block7a24.PORTAADDR12
address_a[12] => ram_block7a25.PORTAADDR12
address_a[12] => ram_block7a26.PORTAADDR12
address_a[12] => ram_block7a27.PORTAADDR12
address_a[12] => ram_block7a28.PORTAADDR12
address_a[12] => ram_block7a29.PORTAADDR12
address_a[12] => ram_block7a30.PORTAADDR12
address_a[12] => ram_block7a31.PORTAADDR12
address_a[12] => ram_block7a32.PORTAADDR12
address_a[12] => ram_block7a33.PORTAADDR12
address_a[12] => ram_block7a34.PORTAADDR12
address_a[12] => ram_block7a35.PORTAADDR12
address_a[12] => ram_block7a36.PORTAADDR12
address_a[12] => ram_block7a37.PORTAADDR12
address_a[12] => ram_block7a38.PORTAADDR12
address_a[12] => ram_block7a39.PORTAADDR12
address_a[12] => ram_block7a40.PORTAADDR12
address_a[12] => ram_block7a41.PORTAADDR12
address_a[12] => ram_block7a42.PORTAADDR12
address_a[12] => ram_block7a43.PORTAADDR12
address_a[12] => ram_block7a44.PORTAADDR12
address_a[12] => ram_block7a45.PORTAADDR12
address_a[12] => ram_block7a46.PORTAADDR12
address_a[12] => ram_block7a47.PORTAADDR12
address_a[12] => ram_block7a48.PORTAADDR12
address_a[12] => ram_block7a49.PORTAADDR12
address_a[12] => ram_block7a50.PORTAADDR12
address_a[12] => ram_block7a51.PORTAADDR12
address_a[12] => ram_block7a52.PORTAADDR12
address_a[12] => ram_block7a53.PORTAADDR12
address_a[12] => ram_block7a54.PORTAADDR12
address_a[12] => ram_block7a55.PORTAADDR12
address_a[12] => ram_block7a56.PORTAADDR12
address_a[12] => ram_block7a57.PORTAADDR12
address_a[12] => ram_block7a58.PORTAADDR12
address_a[12] => ram_block7a59.PORTAADDR12
address_a[12] => ram_block7a60.PORTAADDR12
address_a[12] => ram_block7a61.PORTAADDR12
address_a[12] => ram_block7a62.PORTAADDR12
address_a[12] => ram_block7a63.PORTAADDR12
address_a[13] => decode_d87:decode8.data[0]
address_a[13] => decode_d87:wren_decode_a.data[0]
address_a[14] => decode_d87:decode8.data[1]
address_a[14] => decode_d87:wren_decode_a.data[1]
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[0] => ram_block7a8.PORTBADDR
address_b[0] => ram_block7a9.PORTBADDR
address_b[0] => ram_block7a10.PORTBADDR
address_b[0] => ram_block7a11.PORTBADDR
address_b[0] => ram_block7a12.PORTBADDR
address_b[0] => ram_block7a13.PORTBADDR
address_b[0] => ram_block7a14.PORTBADDR
address_b[0] => ram_block7a15.PORTBADDR
address_b[0] => ram_block7a16.PORTBADDR
address_b[0] => ram_block7a17.PORTBADDR
address_b[0] => ram_block7a18.PORTBADDR
address_b[0] => ram_block7a19.PORTBADDR
address_b[0] => ram_block7a20.PORTBADDR
address_b[0] => ram_block7a21.PORTBADDR
address_b[0] => ram_block7a22.PORTBADDR
address_b[0] => ram_block7a23.PORTBADDR
address_b[0] => ram_block7a24.PORTBADDR
address_b[0] => ram_block7a25.PORTBADDR
address_b[0] => ram_block7a26.PORTBADDR
address_b[0] => ram_block7a27.PORTBADDR
address_b[0] => ram_block7a28.PORTBADDR
address_b[0] => ram_block7a29.PORTBADDR
address_b[0] => ram_block7a30.PORTBADDR
address_b[0] => ram_block7a31.PORTBADDR
address_b[0] => ram_block7a32.PORTBADDR
address_b[0] => ram_block7a33.PORTBADDR
address_b[0] => ram_block7a34.PORTBADDR
address_b[0] => ram_block7a35.PORTBADDR
address_b[0] => ram_block7a36.PORTBADDR
address_b[0] => ram_block7a37.PORTBADDR
address_b[0] => ram_block7a38.PORTBADDR
address_b[0] => ram_block7a39.PORTBADDR
address_b[0] => ram_block7a40.PORTBADDR
address_b[0] => ram_block7a41.PORTBADDR
address_b[0] => ram_block7a42.PORTBADDR
address_b[0] => ram_block7a43.PORTBADDR
address_b[0] => ram_block7a44.PORTBADDR
address_b[0] => ram_block7a45.PORTBADDR
address_b[0] => ram_block7a46.PORTBADDR
address_b[0] => ram_block7a47.PORTBADDR
address_b[0] => ram_block7a48.PORTBADDR
address_b[0] => ram_block7a49.PORTBADDR
address_b[0] => ram_block7a50.PORTBADDR
address_b[0] => ram_block7a51.PORTBADDR
address_b[0] => ram_block7a52.PORTBADDR
address_b[0] => ram_block7a53.PORTBADDR
address_b[0] => ram_block7a54.PORTBADDR
address_b[0] => ram_block7a55.PORTBADDR
address_b[0] => ram_block7a56.PORTBADDR
address_b[0] => ram_block7a57.PORTBADDR
address_b[0] => ram_block7a58.PORTBADDR
address_b[0] => ram_block7a59.PORTBADDR
address_b[0] => ram_block7a60.PORTBADDR
address_b[0] => ram_block7a61.PORTBADDR
address_b[0] => ram_block7a62.PORTBADDR
address_b[0] => ram_block7a63.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[1] => ram_block7a8.PORTBADDR1
address_b[1] => ram_block7a9.PORTBADDR1
address_b[1] => ram_block7a10.PORTBADDR1
address_b[1] => ram_block7a11.PORTBADDR1
address_b[1] => ram_block7a12.PORTBADDR1
address_b[1] => ram_block7a13.PORTBADDR1
address_b[1] => ram_block7a14.PORTBADDR1
address_b[1] => ram_block7a15.PORTBADDR1
address_b[1] => ram_block7a16.PORTBADDR1
address_b[1] => ram_block7a17.PORTBADDR1
address_b[1] => ram_block7a18.PORTBADDR1
address_b[1] => ram_block7a19.PORTBADDR1
address_b[1] => ram_block7a20.PORTBADDR1
address_b[1] => ram_block7a21.PORTBADDR1
address_b[1] => ram_block7a22.PORTBADDR1
address_b[1] => ram_block7a23.PORTBADDR1
address_b[1] => ram_block7a24.PORTBADDR1
address_b[1] => ram_block7a25.PORTBADDR1
address_b[1] => ram_block7a26.PORTBADDR1
address_b[1] => ram_block7a27.PORTBADDR1
address_b[1] => ram_block7a28.PORTBADDR1
address_b[1] => ram_block7a29.PORTBADDR1
address_b[1] => ram_block7a30.PORTBADDR1
address_b[1] => ram_block7a31.PORTBADDR1
address_b[1] => ram_block7a32.PORTBADDR1
address_b[1] => ram_block7a33.PORTBADDR1
address_b[1] => ram_block7a34.PORTBADDR1
address_b[1] => ram_block7a35.PORTBADDR1
address_b[1] => ram_block7a36.PORTBADDR1
address_b[1] => ram_block7a37.PORTBADDR1
address_b[1] => ram_block7a38.PORTBADDR1
address_b[1] => ram_block7a39.PORTBADDR1
address_b[1] => ram_block7a40.PORTBADDR1
address_b[1] => ram_block7a41.PORTBADDR1
address_b[1] => ram_block7a42.PORTBADDR1
address_b[1] => ram_block7a43.PORTBADDR1
address_b[1] => ram_block7a44.PORTBADDR1
address_b[1] => ram_block7a45.PORTBADDR1
address_b[1] => ram_block7a46.PORTBADDR1
address_b[1] => ram_block7a47.PORTBADDR1
address_b[1] => ram_block7a48.PORTBADDR1
address_b[1] => ram_block7a49.PORTBADDR1
address_b[1] => ram_block7a50.PORTBADDR1
address_b[1] => ram_block7a51.PORTBADDR1
address_b[1] => ram_block7a52.PORTBADDR1
address_b[1] => ram_block7a53.PORTBADDR1
address_b[1] => ram_block7a54.PORTBADDR1
address_b[1] => ram_block7a55.PORTBADDR1
address_b[1] => ram_block7a56.PORTBADDR1
address_b[1] => ram_block7a57.PORTBADDR1
address_b[1] => ram_block7a58.PORTBADDR1
address_b[1] => ram_block7a59.PORTBADDR1
address_b[1] => ram_block7a60.PORTBADDR1
address_b[1] => ram_block7a61.PORTBADDR1
address_b[1] => ram_block7a62.PORTBADDR1
address_b[1] => ram_block7a63.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[2] => ram_block7a8.PORTBADDR2
address_b[2] => ram_block7a9.PORTBADDR2
address_b[2] => ram_block7a10.PORTBADDR2
address_b[2] => ram_block7a11.PORTBADDR2
address_b[2] => ram_block7a12.PORTBADDR2
address_b[2] => ram_block7a13.PORTBADDR2
address_b[2] => ram_block7a14.PORTBADDR2
address_b[2] => ram_block7a15.PORTBADDR2
address_b[2] => ram_block7a16.PORTBADDR2
address_b[2] => ram_block7a17.PORTBADDR2
address_b[2] => ram_block7a18.PORTBADDR2
address_b[2] => ram_block7a19.PORTBADDR2
address_b[2] => ram_block7a20.PORTBADDR2
address_b[2] => ram_block7a21.PORTBADDR2
address_b[2] => ram_block7a22.PORTBADDR2
address_b[2] => ram_block7a23.PORTBADDR2
address_b[2] => ram_block7a24.PORTBADDR2
address_b[2] => ram_block7a25.PORTBADDR2
address_b[2] => ram_block7a26.PORTBADDR2
address_b[2] => ram_block7a27.PORTBADDR2
address_b[2] => ram_block7a28.PORTBADDR2
address_b[2] => ram_block7a29.PORTBADDR2
address_b[2] => ram_block7a30.PORTBADDR2
address_b[2] => ram_block7a31.PORTBADDR2
address_b[2] => ram_block7a32.PORTBADDR2
address_b[2] => ram_block7a33.PORTBADDR2
address_b[2] => ram_block7a34.PORTBADDR2
address_b[2] => ram_block7a35.PORTBADDR2
address_b[2] => ram_block7a36.PORTBADDR2
address_b[2] => ram_block7a37.PORTBADDR2
address_b[2] => ram_block7a38.PORTBADDR2
address_b[2] => ram_block7a39.PORTBADDR2
address_b[2] => ram_block7a40.PORTBADDR2
address_b[2] => ram_block7a41.PORTBADDR2
address_b[2] => ram_block7a42.PORTBADDR2
address_b[2] => ram_block7a43.PORTBADDR2
address_b[2] => ram_block7a44.PORTBADDR2
address_b[2] => ram_block7a45.PORTBADDR2
address_b[2] => ram_block7a46.PORTBADDR2
address_b[2] => ram_block7a47.PORTBADDR2
address_b[2] => ram_block7a48.PORTBADDR2
address_b[2] => ram_block7a49.PORTBADDR2
address_b[2] => ram_block7a50.PORTBADDR2
address_b[2] => ram_block7a51.PORTBADDR2
address_b[2] => ram_block7a52.PORTBADDR2
address_b[2] => ram_block7a53.PORTBADDR2
address_b[2] => ram_block7a54.PORTBADDR2
address_b[2] => ram_block7a55.PORTBADDR2
address_b[2] => ram_block7a56.PORTBADDR2
address_b[2] => ram_block7a57.PORTBADDR2
address_b[2] => ram_block7a58.PORTBADDR2
address_b[2] => ram_block7a59.PORTBADDR2
address_b[2] => ram_block7a60.PORTBADDR2
address_b[2] => ram_block7a61.PORTBADDR2
address_b[2] => ram_block7a62.PORTBADDR2
address_b[2] => ram_block7a63.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[3] => ram_block7a8.PORTBADDR3
address_b[3] => ram_block7a9.PORTBADDR3
address_b[3] => ram_block7a10.PORTBADDR3
address_b[3] => ram_block7a11.PORTBADDR3
address_b[3] => ram_block7a12.PORTBADDR3
address_b[3] => ram_block7a13.PORTBADDR3
address_b[3] => ram_block7a14.PORTBADDR3
address_b[3] => ram_block7a15.PORTBADDR3
address_b[3] => ram_block7a16.PORTBADDR3
address_b[3] => ram_block7a17.PORTBADDR3
address_b[3] => ram_block7a18.PORTBADDR3
address_b[3] => ram_block7a19.PORTBADDR3
address_b[3] => ram_block7a20.PORTBADDR3
address_b[3] => ram_block7a21.PORTBADDR3
address_b[3] => ram_block7a22.PORTBADDR3
address_b[3] => ram_block7a23.PORTBADDR3
address_b[3] => ram_block7a24.PORTBADDR3
address_b[3] => ram_block7a25.PORTBADDR3
address_b[3] => ram_block7a26.PORTBADDR3
address_b[3] => ram_block7a27.PORTBADDR3
address_b[3] => ram_block7a28.PORTBADDR3
address_b[3] => ram_block7a29.PORTBADDR3
address_b[3] => ram_block7a30.PORTBADDR3
address_b[3] => ram_block7a31.PORTBADDR3
address_b[3] => ram_block7a32.PORTBADDR3
address_b[3] => ram_block7a33.PORTBADDR3
address_b[3] => ram_block7a34.PORTBADDR3
address_b[3] => ram_block7a35.PORTBADDR3
address_b[3] => ram_block7a36.PORTBADDR3
address_b[3] => ram_block7a37.PORTBADDR3
address_b[3] => ram_block7a38.PORTBADDR3
address_b[3] => ram_block7a39.PORTBADDR3
address_b[3] => ram_block7a40.PORTBADDR3
address_b[3] => ram_block7a41.PORTBADDR3
address_b[3] => ram_block7a42.PORTBADDR3
address_b[3] => ram_block7a43.PORTBADDR3
address_b[3] => ram_block7a44.PORTBADDR3
address_b[3] => ram_block7a45.PORTBADDR3
address_b[3] => ram_block7a46.PORTBADDR3
address_b[3] => ram_block7a47.PORTBADDR3
address_b[3] => ram_block7a48.PORTBADDR3
address_b[3] => ram_block7a49.PORTBADDR3
address_b[3] => ram_block7a50.PORTBADDR3
address_b[3] => ram_block7a51.PORTBADDR3
address_b[3] => ram_block7a52.PORTBADDR3
address_b[3] => ram_block7a53.PORTBADDR3
address_b[3] => ram_block7a54.PORTBADDR3
address_b[3] => ram_block7a55.PORTBADDR3
address_b[3] => ram_block7a56.PORTBADDR3
address_b[3] => ram_block7a57.PORTBADDR3
address_b[3] => ram_block7a58.PORTBADDR3
address_b[3] => ram_block7a59.PORTBADDR3
address_b[3] => ram_block7a60.PORTBADDR3
address_b[3] => ram_block7a61.PORTBADDR3
address_b[3] => ram_block7a62.PORTBADDR3
address_b[3] => ram_block7a63.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[4] => ram_block7a8.PORTBADDR4
address_b[4] => ram_block7a9.PORTBADDR4
address_b[4] => ram_block7a10.PORTBADDR4
address_b[4] => ram_block7a11.PORTBADDR4
address_b[4] => ram_block7a12.PORTBADDR4
address_b[4] => ram_block7a13.PORTBADDR4
address_b[4] => ram_block7a14.PORTBADDR4
address_b[4] => ram_block7a15.PORTBADDR4
address_b[4] => ram_block7a16.PORTBADDR4
address_b[4] => ram_block7a17.PORTBADDR4
address_b[4] => ram_block7a18.PORTBADDR4
address_b[4] => ram_block7a19.PORTBADDR4
address_b[4] => ram_block7a20.PORTBADDR4
address_b[4] => ram_block7a21.PORTBADDR4
address_b[4] => ram_block7a22.PORTBADDR4
address_b[4] => ram_block7a23.PORTBADDR4
address_b[4] => ram_block7a24.PORTBADDR4
address_b[4] => ram_block7a25.PORTBADDR4
address_b[4] => ram_block7a26.PORTBADDR4
address_b[4] => ram_block7a27.PORTBADDR4
address_b[4] => ram_block7a28.PORTBADDR4
address_b[4] => ram_block7a29.PORTBADDR4
address_b[4] => ram_block7a30.PORTBADDR4
address_b[4] => ram_block7a31.PORTBADDR4
address_b[4] => ram_block7a32.PORTBADDR4
address_b[4] => ram_block7a33.PORTBADDR4
address_b[4] => ram_block7a34.PORTBADDR4
address_b[4] => ram_block7a35.PORTBADDR4
address_b[4] => ram_block7a36.PORTBADDR4
address_b[4] => ram_block7a37.PORTBADDR4
address_b[4] => ram_block7a38.PORTBADDR4
address_b[4] => ram_block7a39.PORTBADDR4
address_b[4] => ram_block7a40.PORTBADDR4
address_b[4] => ram_block7a41.PORTBADDR4
address_b[4] => ram_block7a42.PORTBADDR4
address_b[4] => ram_block7a43.PORTBADDR4
address_b[4] => ram_block7a44.PORTBADDR4
address_b[4] => ram_block7a45.PORTBADDR4
address_b[4] => ram_block7a46.PORTBADDR4
address_b[4] => ram_block7a47.PORTBADDR4
address_b[4] => ram_block7a48.PORTBADDR4
address_b[4] => ram_block7a49.PORTBADDR4
address_b[4] => ram_block7a50.PORTBADDR4
address_b[4] => ram_block7a51.PORTBADDR4
address_b[4] => ram_block7a52.PORTBADDR4
address_b[4] => ram_block7a53.PORTBADDR4
address_b[4] => ram_block7a54.PORTBADDR4
address_b[4] => ram_block7a55.PORTBADDR4
address_b[4] => ram_block7a56.PORTBADDR4
address_b[4] => ram_block7a57.PORTBADDR4
address_b[4] => ram_block7a58.PORTBADDR4
address_b[4] => ram_block7a59.PORTBADDR4
address_b[4] => ram_block7a60.PORTBADDR4
address_b[4] => ram_block7a61.PORTBADDR4
address_b[4] => ram_block7a62.PORTBADDR4
address_b[4] => ram_block7a63.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[5] => ram_block7a8.PORTBADDR5
address_b[5] => ram_block7a9.PORTBADDR5
address_b[5] => ram_block7a10.PORTBADDR5
address_b[5] => ram_block7a11.PORTBADDR5
address_b[5] => ram_block7a12.PORTBADDR5
address_b[5] => ram_block7a13.PORTBADDR5
address_b[5] => ram_block7a14.PORTBADDR5
address_b[5] => ram_block7a15.PORTBADDR5
address_b[5] => ram_block7a16.PORTBADDR5
address_b[5] => ram_block7a17.PORTBADDR5
address_b[5] => ram_block7a18.PORTBADDR5
address_b[5] => ram_block7a19.PORTBADDR5
address_b[5] => ram_block7a20.PORTBADDR5
address_b[5] => ram_block7a21.PORTBADDR5
address_b[5] => ram_block7a22.PORTBADDR5
address_b[5] => ram_block7a23.PORTBADDR5
address_b[5] => ram_block7a24.PORTBADDR5
address_b[5] => ram_block7a25.PORTBADDR5
address_b[5] => ram_block7a26.PORTBADDR5
address_b[5] => ram_block7a27.PORTBADDR5
address_b[5] => ram_block7a28.PORTBADDR5
address_b[5] => ram_block7a29.PORTBADDR5
address_b[5] => ram_block7a30.PORTBADDR5
address_b[5] => ram_block7a31.PORTBADDR5
address_b[5] => ram_block7a32.PORTBADDR5
address_b[5] => ram_block7a33.PORTBADDR5
address_b[5] => ram_block7a34.PORTBADDR5
address_b[5] => ram_block7a35.PORTBADDR5
address_b[5] => ram_block7a36.PORTBADDR5
address_b[5] => ram_block7a37.PORTBADDR5
address_b[5] => ram_block7a38.PORTBADDR5
address_b[5] => ram_block7a39.PORTBADDR5
address_b[5] => ram_block7a40.PORTBADDR5
address_b[5] => ram_block7a41.PORTBADDR5
address_b[5] => ram_block7a42.PORTBADDR5
address_b[5] => ram_block7a43.PORTBADDR5
address_b[5] => ram_block7a44.PORTBADDR5
address_b[5] => ram_block7a45.PORTBADDR5
address_b[5] => ram_block7a46.PORTBADDR5
address_b[5] => ram_block7a47.PORTBADDR5
address_b[5] => ram_block7a48.PORTBADDR5
address_b[5] => ram_block7a49.PORTBADDR5
address_b[5] => ram_block7a50.PORTBADDR5
address_b[5] => ram_block7a51.PORTBADDR5
address_b[5] => ram_block7a52.PORTBADDR5
address_b[5] => ram_block7a53.PORTBADDR5
address_b[5] => ram_block7a54.PORTBADDR5
address_b[5] => ram_block7a55.PORTBADDR5
address_b[5] => ram_block7a56.PORTBADDR5
address_b[5] => ram_block7a57.PORTBADDR5
address_b[5] => ram_block7a58.PORTBADDR5
address_b[5] => ram_block7a59.PORTBADDR5
address_b[5] => ram_block7a60.PORTBADDR5
address_b[5] => ram_block7a61.PORTBADDR5
address_b[5] => ram_block7a62.PORTBADDR5
address_b[5] => ram_block7a63.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
address_b[6] => ram_block7a8.PORTBADDR6
address_b[6] => ram_block7a9.PORTBADDR6
address_b[6] => ram_block7a10.PORTBADDR6
address_b[6] => ram_block7a11.PORTBADDR6
address_b[6] => ram_block7a12.PORTBADDR6
address_b[6] => ram_block7a13.PORTBADDR6
address_b[6] => ram_block7a14.PORTBADDR6
address_b[6] => ram_block7a15.PORTBADDR6
address_b[6] => ram_block7a16.PORTBADDR6
address_b[6] => ram_block7a17.PORTBADDR6
address_b[6] => ram_block7a18.PORTBADDR6
address_b[6] => ram_block7a19.PORTBADDR6
address_b[6] => ram_block7a20.PORTBADDR6
address_b[6] => ram_block7a21.PORTBADDR6
address_b[6] => ram_block7a22.PORTBADDR6
address_b[6] => ram_block7a23.PORTBADDR6
address_b[6] => ram_block7a24.PORTBADDR6
address_b[6] => ram_block7a25.PORTBADDR6
address_b[6] => ram_block7a26.PORTBADDR6
address_b[6] => ram_block7a27.PORTBADDR6
address_b[6] => ram_block7a28.PORTBADDR6
address_b[6] => ram_block7a29.PORTBADDR6
address_b[6] => ram_block7a30.PORTBADDR6
address_b[6] => ram_block7a31.PORTBADDR6
address_b[6] => ram_block7a32.PORTBADDR6
address_b[6] => ram_block7a33.PORTBADDR6
address_b[6] => ram_block7a34.PORTBADDR6
address_b[6] => ram_block7a35.PORTBADDR6
address_b[6] => ram_block7a36.PORTBADDR6
address_b[6] => ram_block7a37.PORTBADDR6
address_b[6] => ram_block7a38.PORTBADDR6
address_b[6] => ram_block7a39.PORTBADDR6
address_b[6] => ram_block7a40.PORTBADDR6
address_b[6] => ram_block7a41.PORTBADDR6
address_b[6] => ram_block7a42.PORTBADDR6
address_b[6] => ram_block7a43.PORTBADDR6
address_b[6] => ram_block7a44.PORTBADDR6
address_b[6] => ram_block7a45.PORTBADDR6
address_b[6] => ram_block7a46.PORTBADDR6
address_b[6] => ram_block7a47.PORTBADDR6
address_b[6] => ram_block7a48.PORTBADDR6
address_b[6] => ram_block7a49.PORTBADDR6
address_b[6] => ram_block7a50.PORTBADDR6
address_b[6] => ram_block7a51.PORTBADDR6
address_b[6] => ram_block7a52.PORTBADDR6
address_b[6] => ram_block7a53.PORTBADDR6
address_b[6] => ram_block7a54.PORTBADDR6
address_b[6] => ram_block7a55.PORTBADDR6
address_b[6] => ram_block7a56.PORTBADDR6
address_b[6] => ram_block7a57.PORTBADDR6
address_b[6] => ram_block7a58.PORTBADDR6
address_b[6] => ram_block7a59.PORTBADDR6
address_b[6] => ram_block7a60.PORTBADDR6
address_b[6] => ram_block7a61.PORTBADDR6
address_b[6] => ram_block7a62.PORTBADDR6
address_b[6] => ram_block7a63.PORTBADDR6
address_b[7] => ram_block7a0.PORTBADDR7
address_b[7] => ram_block7a1.PORTBADDR7
address_b[7] => ram_block7a2.PORTBADDR7
address_b[7] => ram_block7a3.PORTBADDR7
address_b[7] => ram_block7a4.PORTBADDR7
address_b[7] => ram_block7a5.PORTBADDR7
address_b[7] => ram_block7a6.PORTBADDR7
address_b[7] => ram_block7a7.PORTBADDR7
address_b[7] => ram_block7a8.PORTBADDR7
address_b[7] => ram_block7a9.PORTBADDR7
address_b[7] => ram_block7a10.PORTBADDR7
address_b[7] => ram_block7a11.PORTBADDR7
address_b[7] => ram_block7a12.PORTBADDR7
address_b[7] => ram_block7a13.PORTBADDR7
address_b[7] => ram_block7a14.PORTBADDR7
address_b[7] => ram_block7a15.PORTBADDR7
address_b[7] => ram_block7a16.PORTBADDR7
address_b[7] => ram_block7a17.PORTBADDR7
address_b[7] => ram_block7a18.PORTBADDR7
address_b[7] => ram_block7a19.PORTBADDR7
address_b[7] => ram_block7a20.PORTBADDR7
address_b[7] => ram_block7a21.PORTBADDR7
address_b[7] => ram_block7a22.PORTBADDR7
address_b[7] => ram_block7a23.PORTBADDR7
address_b[7] => ram_block7a24.PORTBADDR7
address_b[7] => ram_block7a25.PORTBADDR7
address_b[7] => ram_block7a26.PORTBADDR7
address_b[7] => ram_block7a27.PORTBADDR7
address_b[7] => ram_block7a28.PORTBADDR7
address_b[7] => ram_block7a29.PORTBADDR7
address_b[7] => ram_block7a30.PORTBADDR7
address_b[7] => ram_block7a31.PORTBADDR7
address_b[7] => ram_block7a32.PORTBADDR7
address_b[7] => ram_block7a33.PORTBADDR7
address_b[7] => ram_block7a34.PORTBADDR7
address_b[7] => ram_block7a35.PORTBADDR7
address_b[7] => ram_block7a36.PORTBADDR7
address_b[7] => ram_block7a37.PORTBADDR7
address_b[7] => ram_block7a38.PORTBADDR7
address_b[7] => ram_block7a39.PORTBADDR7
address_b[7] => ram_block7a40.PORTBADDR7
address_b[7] => ram_block7a41.PORTBADDR7
address_b[7] => ram_block7a42.PORTBADDR7
address_b[7] => ram_block7a43.PORTBADDR7
address_b[7] => ram_block7a44.PORTBADDR7
address_b[7] => ram_block7a45.PORTBADDR7
address_b[7] => ram_block7a46.PORTBADDR7
address_b[7] => ram_block7a47.PORTBADDR7
address_b[7] => ram_block7a48.PORTBADDR7
address_b[7] => ram_block7a49.PORTBADDR7
address_b[7] => ram_block7a50.PORTBADDR7
address_b[7] => ram_block7a51.PORTBADDR7
address_b[7] => ram_block7a52.PORTBADDR7
address_b[7] => ram_block7a53.PORTBADDR7
address_b[7] => ram_block7a54.PORTBADDR7
address_b[7] => ram_block7a55.PORTBADDR7
address_b[7] => ram_block7a56.PORTBADDR7
address_b[7] => ram_block7a57.PORTBADDR7
address_b[7] => ram_block7a58.PORTBADDR7
address_b[7] => ram_block7a59.PORTBADDR7
address_b[7] => ram_block7a60.PORTBADDR7
address_b[7] => ram_block7a61.PORTBADDR7
address_b[7] => ram_block7a62.PORTBADDR7
address_b[7] => ram_block7a63.PORTBADDR7
address_b[8] => ram_block7a0.PORTBADDR8
address_b[8] => ram_block7a1.PORTBADDR8
address_b[8] => ram_block7a2.PORTBADDR8
address_b[8] => ram_block7a3.PORTBADDR8
address_b[8] => ram_block7a4.PORTBADDR8
address_b[8] => ram_block7a5.PORTBADDR8
address_b[8] => ram_block7a6.PORTBADDR8
address_b[8] => ram_block7a7.PORTBADDR8
address_b[8] => ram_block7a8.PORTBADDR8
address_b[8] => ram_block7a9.PORTBADDR8
address_b[8] => ram_block7a10.PORTBADDR8
address_b[8] => ram_block7a11.PORTBADDR8
address_b[8] => ram_block7a12.PORTBADDR8
address_b[8] => ram_block7a13.PORTBADDR8
address_b[8] => ram_block7a14.PORTBADDR8
address_b[8] => ram_block7a15.PORTBADDR8
address_b[8] => ram_block7a16.PORTBADDR8
address_b[8] => ram_block7a17.PORTBADDR8
address_b[8] => ram_block7a18.PORTBADDR8
address_b[8] => ram_block7a19.PORTBADDR8
address_b[8] => ram_block7a20.PORTBADDR8
address_b[8] => ram_block7a21.PORTBADDR8
address_b[8] => ram_block7a22.PORTBADDR8
address_b[8] => ram_block7a23.PORTBADDR8
address_b[8] => ram_block7a24.PORTBADDR8
address_b[8] => ram_block7a25.PORTBADDR8
address_b[8] => ram_block7a26.PORTBADDR8
address_b[8] => ram_block7a27.PORTBADDR8
address_b[8] => ram_block7a28.PORTBADDR8
address_b[8] => ram_block7a29.PORTBADDR8
address_b[8] => ram_block7a30.PORTBADDR8
address_b[8] => ram_block7a31.PORTBADDR8
address_b[8] => ram_block7a32.PORTBADDR8
address_b[8] => ram_block7a33.PORTBADDR8
address_b[8] => ram_block7a34.PORTBADDR8
address_b[8] => ram_block7a35.PORTBADDR8
address_b[8] => ram_block7a36.PORTBADDR8
address_b[8] => ram_block7a37.PORTBADDR8
address_b[8] => ram_block7a38.PORTBADDR8
address_b[8] => ram_block7a39.PORTBADDR8
address_b[8] => ram_block7a40.PORTBADDR8
address_b[8] => ram_block7a41.PORTBADDR8
address_b[8] => ram_block7a42.PORTBADDR8
address_b[8] => ram_block7a43.PORTBADDR8
address_b[8] => ram_block7a44.PORTBADDR8
address_b[8] => ram_block7a45.PORTBADDR8
address_b[8] => ram_block7a46.PORTBADDR8
address_b[8] => ram_block7a47.PORTBADDR8
address_b[8] => ram_block7a48.PORTBADDR8
address_b[8] => ram_block7a49.PORTBADDR8
address_b[8] => ram_block7a50.PORTBADDR8
address_b[8] => ram_block7a51.PORTBADDR8
address_b[8] => ram_block7a52.PORTBADDR8
address_b[8] => ram_block7a53.PORTBADDR8
address_b[8] => ram_block7a54.PORTBADDR8
address_b[8] => ram_block7a55.PORTBADDR8
address_b[8] => ram_block7a56.PORTBADDR8
address_b[8] => ram_block7a57.PORTBADDR8
address_b[8] => ram_block7a58.PORTBADDR8
address_b[8] => ram_block7a59.PORTBADDR8
address_b[8] => ram_block7a60.PORTBADDR8
address_b[8] => ram_block7a61.PORTBADDR8
address_b[8] => ram_block7a62.PORTBADDR8
address_b[8] => ram_block7a63.PORTBADDR8
address_b[9] => ram_block7a0.PORTBADDR9
address_b[9] => ram_block7a1.PORTBADDR9
address_b[9] => ram_block7a2.PORTBADDR9
address_b[9] => ram_block7a3.PORTBADDR9
address_b[9] => ram_block7a4.PORTBADDR9
address_b[9] => ram_block7a5.PORTBADDR9
address_b[9] => ram_block7a6.PORTBADDR9
address_b[9] => ram_block7a7.PORTBADDR9
address_b[9] => ram_block7a8.PORTBADDR9
address_b[9] => ram_block7a9.PORTBADDR9
address_b[9] => ram_block7a10.PORTBADDR9
address_b[9] => ram_block7a11.PORTBADDR9
address_b[9] => ram_block7a12.PORTBADDR9
address_b[9] => ram_block7a13.PORTBADDR9
address_b[9] => ram_block7a14.PORTBADDR9
address_b[9] => ram_block7a15.PORTBADDR9
address_b[9] => ram_block7a16.PORTBADDR9
address_b[9] => ram_block7a17.PORTBADDR9
address_b[9] => ram_block7a18.PORTBADDR9
address_b[9] => ram_block7a19.PORTBADDR9
address_b[9] => ram_block7a20.PORTBADDR9
address_b[9] => ram_block7a21.PORTBADDR9
address_b[9] => ram_block7a22.PORTBADDR9
address_b[9] => ram_block7a23.PORTBADDR9
address_b[9] => ram_block7a24.PORTBADDR9
address_b[9] => ram_block7a25.PORTBADDR9
address_b[9] => ram_block7a26.PORTBADDR9
address_b[9] => ram_block7a27.PORTBADDR9
address_b[9] => ram_block7a28.PORTBADDR9
address_b[9] => ram_block7a29.PORTBADDR9
address_b[9] => ram_block7a30.PORTBADDR9
address_b[9] => ram_block7a31.PORTBADDR9
address_b[9] => ram_block7a32.PORTBADDR9
address_b[9] => ram_block7a33.PORTBADDR9
address_b[9] => ram_block7a34.PORTBADDR9
address_b[9] => ram_block7a35.PORTBADDR9
address_b[9] => ram_block7a36.PORTBADDR9
address_b[9] => ram_block7a37.PORTBADDR9
address_b[9] => ram_block7a38.PORTBADDR9
address_b[9] => ram_block7a39.PORTBADDR9
address_b[9] => ram_block7a40.PORTBADDR9
address_b[9] => ram_block7a41.PORTBADDR9
address_b[9] => ram_block7a42.PORTBADDR9
address_b[9] => ram_block7a43.PORTBADDR9
address_b[9] => ram_block7a44.PORTBADDR9
address_b[9] => ram_block7a45.PORTBADDR9
address_b[9] => ram_block7a46.PORTBADDR9
address_b[9] => ram_block7a47.PORTBADDR9
address_b[9] => ram_block7a48.PORTBADDR9
address_b[9] => ram_block7a49.PORTBADDR9
address_b[9] => ram_block7a50.PORTBADDR9
address_b[9] => ram_block7a51.PORTBADDR9
address_b[9] => ram_block7a52.PORTBADDR9
address_b[9] => ram_block7a53.PORTBADDR9
address_b[9] => ram_block7a54.PORTBADDR9
address_b[9] => ram_block7a55.PORTBADDR9
address_b[9] => ram_block7a56.PORTBADDR9
address_b[9] => ram_block7a57.PORTBADDR9
address_b[9] => ram_block7a58.PORTBADDR9
address_b[9] => ram_block7a59.PORTBADDR9
address_b[9] => ram_block7a60.PORTBADDR9
address_b[9] => ram_block7a61.PORTBADDR9
address_b[9] => ram_block7a62.PORTBADDR9
address_b[9] => ram_block7a63.PORTBADDR9
address_b[10] => ram_block7a0.PORTBADDR10
address_b[10] => ram_block7a1.PORTBADDR10
address_b[10] => ram_block7a2.PORTBADDR10
address_b[10] => ram_block7a3.PORTBADDR10
address_b[10] => ram_block7a4.PORTBADDR10
address_b[10] => ram_block7a5.PORTBADDR10
address_b[10] => ram_block7a6.PORTBADDR10
address_b[10] => ram_block7a7.PORTBADDR10
address_b[10] => ram_block7a8.PORTBADDR10
address_b[10] => ram_block7a9.PORTBADDR10
address_b[10] => ram_block7a10.PORTBADDR10
address_b[10] => ram_block7a11.PORTBADDR10
address_b[10] => ram_block7a12.PORTBADDR10
address_b[10] => ram_block7a13.PORTBADDR10
address_b[10] => ram_block7a14.PORTBADDR10
address_b[10] => ram_block7a15.PORTBADDR10
address_b[10] => ram_block7a16.PORTBADDR10
address_b[10] => ram_block7a17.PORTBADDR10
address_b[10] => ram_block7a18.PORTBADDR10
address_b[10] => ram_block7a19.PORTBADDR10
address_b[10] => ram_block7a20.PORTBADDR10
address_b[10] => ram_block7a21.PORTBADDR10
address_b[10] => ram_block7a22.PORTBADDR10
address_b[10] => ram_block7a23.PORTBADDR10
address_b[10] => ram_block7a24.PORTBADDR10
address_b[10] => ram_block7a25.PORTBADDR10
address_b[10] => ram_block7a26.PORTBADDR10
address_b[10] => ram_block7a27.PORTBADDR10
address_b[10] => ram_block7a28.PORTBADDR10
address_b[10] => ram_block7a29.PORTBADDR10
address_b[10] => ram_block7a30.PORTBADDR10
address_b[10] => ram_block7a31.PORTBADDR10
address_b[10] => ram_block7a32.PORTBADDR10
address_b[10] => ram_block7a33.PORTBADDR10
address_b[10] => ram_block7a34.PORTBADDR10
address_b[10] => ram_block7a35.PORTBADDR10
address_b[10] => ram_block7a36.PORTBADDR10
address_b[10] => ram_block7a37.PORTBADDR10
address_b[10] => ram_block7a38.PORTBADDR10
address_b[10] => ram_block7a39.PORTBADDR10
address_b[10] => ram_block7a40.PORTBADDR10
address_b[10] => ram_block7a41.PORTBADDR10
address_b[10] => ram_block7a42.PORTBADDR10
address_b[10] => ram_block7a43.PORTBADDR10
address_b[10] => ram_block7a44.PORTBADDR10
address_b[10] => ram_block7a45.PORTBADDR10
address_b[10] => ram_block7a46.PORTBADDR10
address_b[10] => ram_block7a47.PORTBADDR10
address_b[10] => ram_block7a48.PORTBADDR10
address_b[10] => ram_block7a49.PORTBADDR10
address_b[10] => ram_block7a50.PORTBADDR10
address_b[10] => ram_block7a51.PORTBADDR10
address_b[10] => ram_block7a52.PORTBADDR10
address_b[10] => ram_block7a53.PORTBADDR10
address_b[10] => ram_block7a54.PORTBADDR10
address_b[10] => ram_block7a55.PORTBADDR10
address_b[10] => ram_block7a56.PORTBADDR10
address_b[10] => ram_block7a57.PORTBADDR10
address_b[10] => ram_block7a58.PORTBADDR10
address_b[10] => ram_block7a59.PORTBADDR10
address_b[10] => ram_block7a60.PORTBADDR10
address_b[10] => ram_block7a61.PORTBADDR10
address_b[10] => ram_block7a62.PORTBADDR10
address_b[10] => ram_block7a63.PORTBADDR10
address_b[11] => ram_block7a0.PORTBADDR11
address_b[11] => ram_block7a1.PORTBADDR11
address_b[11] => ram_block7a2.PORTBADDR11
address_b[11] => ram_block7a3.PORTBADDR11
address_b[11] => ram_block7a4.PORTBADDR11
address_b[11] => ram_block7a5.PORTBADDR11
address_b[11] => ram_block7a6.PORTBADDR11
address_b[11] => ram_block7a7.PORTBADDR11
address_b[11] => ram_block7a8.PORTBADDR11
address_b[11] => ram_block7a9.PORTBADDR11
address_b[11] => ram_block7a10.PORTBADDR11
address_b[11] => ram_block7a11.PORTBADDR11
address_b[11] => ram_block7a12.PORTBADDR11
address_b[11] => ram_block7a13.PORTBADDR11
address_b[11] => ram_block7a14.PORTBADDR11
address_b[11] => ram_block7a15.PORTBADDR11
address_b[11] => ram_block7a16.PORTBADDR11
address_b[11] => ram_block7a17.PORTBADDR11
address_b[11] => ram_block7a18.PORTBADDR11
address_b[11] => ram_block7a19.PORTBADDR11
address_b[11] => ram_block7a20.PORTBADDR11
address_b[11] => ram_block7a21.PORTBADDR11
address_b[11] => ram_block7a22.PORTBADDR11
address_b[11] => ram_block7a23.PORTBADDR11
address_b[11] => ram_block7a24.PORTBADDR11
address_b[11] => ram_block7a25.PORTBADDR11
address_b[11] => ram_block7a26.PORTBADDR11
address_b[11] => ram_block7a27.PORTBADDR11
address_b[11] => ram_block7a28.PORTBADDR11
address_b[11] => ram_block7a29.PORTBADDR11
address_b[11] => ram_block7a30.PORTBADDR11
address_b[11] => ram_block7a31.PORTBADDR11
address_b[11] => ram_block7a32.PORTBADDR11
address_b[11] => ram_block7a33.PORTBADDR11
address_b[11] => ram_block7a34.PORTBADDR11
address_b[11] => ram_block7a35.PORTBADDR11
address_b[11] => ram_block7a36.PORTBADDR11
address_b[11] => ram_block7a37.PORTBADDR11
address_b[11] => ram_block7a38.PORTBADDR11
address_b[11] => ram_block7a39.PORTBADDR11
address_b[11] => ram_block7a40.PORTBADDR11
address_b[11] => ram_block7a41.PORTBADDR11
address_b[11] => ram_block7a42.PORTBADDR11
address_b[11] => ram_block7a43.PORTBADDR11
address_b[11] => ram_block7a44.PORTBADDR11
address_b[11] => ram_block7a45.PORTBADDR11
address_b[11] => ram_block7a46.PORTBADDR11
address_b[11] => ram_block7a47.PORTBADDR11
address_b[11] => ram_block7a48.PORTBADDR11
address_b[11] => ram_block7a49.PORTBADDR11
address_b[11] => ram_block7a50.PORTBADDR11
address_b[11] => ram_block7a51.PORTBADDR11
address_b[11] => ram_block7a52.PORTBADDR11
address_b[11] => ram_block7a53.PORTBADDR11
address_b[11] => ram_block7a54.PORTBADDR11
address_b[11] => ram_block7a55.PORTBADDR11
address_b[11] => ram_block7a56.PORTBADDR11
address_b[11] => ram_block7a57.PORTBADDR11
address_b[11] => ram_block7a58.PORTBADDR11
address_b[11] => ram_block7a59.PORTBADDR11
address_b[11] => ram_block7a60.PORTBADDR11
address_b[11] => ram_block7a61.PORTBADDR11
address_b[11] => ram_block7a62.PORTBADDR11
address_b[11] => ram_block7a63.PORTBADDR11
address_b[12] => ram_block7a0.PORTBADDR12
address_b[12] => ram_block7a1.PORTBADDR12
address_b[12] => ram_block7a2.PORTBADDR12
address_b[12] => ram_block7a3.PORTBADDR12
address_b[12] => ram_block7a4.PORTBADDR12
address_b[12] => ram_block7a5.PORTBADDR12
address_b[12] => ram_block7a6.PORTBADDR12
address_b[12] => ram_block7a7.PORTBADDR12
address_b[12] => ram_block7a8.PORTBADDR12
address_b[12] => ram_block7a9.PORTBADDR12
address_b[12] => ram_block7a10.PORTBADDR12
address_b[12] => ram_block7a11.PORTBADDR12
address_b[12] => ram_block7a12.PORTBADDR12
address_b[12] => ram_block7a13.PORTBADDR12
address_b[12] => ram_block7a14.PORTBADDR12
address_b[12] => ram_block7a15.PORTBADDR12
address_b[12] => ram_block7a16.PORTBADDR12
address_b[12] => ram_block7a17.PORTBADDR12
address_b[12] => ram_block7a18.PORTBADDR12
address_b[12] => ram_block7a19.PORTBADDR12
address_b[12] => ram_block7a20.PORTBADDR12
address_b[12] => ram_block7a21.PORTBADDR12
address_b[12] => ram_block7a22.PORTBADDR12
address_b[12] => ram_block7a23.PORTBADDR12
address_b[12] => ram_block7a24.PORTBADDR12
address_b[12] => ram_block7a25.PORTBADDR12
address_b[12] => ram_block7a26.PORTBADDR12
address_b[12] => ram_block7a27.PORTBADDR12
address_b[12] => ram_block7a28.PORTBADDR12
address_b[12] => ram_block7a29.PORTBADDR12
address_b[12] => ram_block7a30.PORTBADDR12
address_b[12] => ram_block7a31.PORTBADDR12
address_b[12] => ram_block7a32.PORTBADDR12
address_b[12] => ram_block7a33.PORTBADDR12
address_b[12] => ram_block7a34.PORTBADDR12
address_b[12] => ram_block7a35.PORTBADDR12
address_b[12] => ram_block7a36.PORTBADDR12
address_b[12] => ram_block7a37.PORTBADDR12
address_b[12] => ram_block7a38.PORTBADDR12
address_b[12] => ram_block7a39.PORTBADDR12
address_b[12] => ram_block7a40.PORTBADDR12
address_b[12] => ram_block7a41.PORTBADDR12
address_b[12] => ram_block7a42.PORTBADDR12
address_b[12] => ram_block7a43.PORTBADDR12
address_b[12] => ram_block7a44.PORTBADDR12
address_b[12] => ram_block7a45.PORTBADDR12
address_b[12] => ram_block7a46.PORTBADDR12
address_b[12] => ram_block7a47.PORTBADDR12
address_b[12] => ram_block7a48.PORTBADDR12
address_b[12] => ram_block7a49.PORTBADDR12
address_b[12] => ram_block7a50.PORTBADDR12
address_b[12] => ram_block7a51.PORTBADDR12
address_b[12] => ram_block7a52.PORTBADDR12
address_b[12] => ram_block7a53.PORTBADDR12
address_b[12] => ram_block7a54.PORTBADDR12
address_b[12] => ram_block7a55.PORTBADDR12
address_b[12] => ram_block7a56.PORTBADDR12
address_b[12] => ram_block7a57.PORTBADDR12
address_b[12] => ram_block7a58.PORTBADDR12
address_b[12] => ram_block7a59.PORTBADDR12
address_b[12] => ram_block7a60.PORTBADDR12
address_b[12] => ram_block7a61.PORTBADDR12
address_b[12] => ram_block7a62.PORTBADDR12
address_b[12] => ram_block7a63.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[1].DATAIN
addressstall_b => addr_store_b[1].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
addressstall_b => ram_block7a8.PORTBADDRSTALL
addressstall_b => ram_block7a9.PORTBADDRSTALL
addressstall_b => ram_block7a10.PORTBADDRSTALL
addressstall_b => ram_block7a11.PORTBADDRSTALL
addressstall_b => ram_block7a12.PORTBADDRSTALL
addressstall_b => ram_block7a13.PORTBADDRSTALL
addressstall_b => ram_block7a14.PORTBADDRSTALL
addressstall_b => ram_block7a15.PORTBADDRSTALL
addressstall_b => ram_block7a16.PORTBADDRSTALL
addressstall_b => ram_block7a17.PORTBADDRSTALL
addressstall_b => ram_block7a18.PORTBADDRSTALL
addressstall_b => ram_block7a19.PORTBADDRSTALL
addressstall_b => ram_block7a20.PORTBADDRSTALL
addressstall_b => ram_block7a21.PORTBADDRSTALL
addressstall_b => ram_block7a22.PORTBADDRSTALL
addressstall_b => ram_block7a23.PORTBADDRSTALL
addressstall_b => ram_block7a24.PORTBADDRSTALL
addressstall_b => ram_block7a25.PORTBADDRSTALL
addressstall_b => ram_block7a26.PORTBADDRSTALL
addressstall_b => ram_block7a27.PORTBADDRSTALL
addressstall_b => ram_block7a28.PORTBADDRSTALL
addressstall_b => ram_block7a29.PORTBADDRSTALL
addressstall_b => ram_block7a30.PORTBADDRSTALL
addressstall_b => ram_block7a31.PORTBADDRSTALL
addressstall_b => ram_block7a32.PORTBADDRSTALL
addressstall_b => ram_block7a33.PORTBADDRSTALL
addressstall_b => ram_block7a34.PORTBADDRSTALL
addressstall_b => ram_block7a35.PORTBADDRSTALL
addressstall_b => ram_block7a36.PORTBADDRSTALL
addressstall_b => ram_block7a37.PORTBADDRSTALL
addressstall_b => ram_block7a38.PORTBADDRSTALL
addressstall_b => ram_block7a39.PORTBADDRSTALL
addressstall_b => ram_block7a40.PORTBADDRSTALL
addressstall_b => ram_block7a41.PORTBADDRSTALL
addressstall_b => ram_block7a42.PORTBADDRSTALL
addressstall_b => ram_block7a43.PORTBADDRSTALL
addressstall_b => ram_block7a44.PORTBADDRSTALL
addressstall_b => ram_block7a45.PORTBADDRSTALL
addressstall_b => ram_block7a46.PORTBADDRSTALL
addressstall_b => ram_block7a47.PORTBADDRSTALL
addressstall_b => ram_block7a48.PORTBADDRSTALL
addressstall_b => ram_block7a49.PORTBADDRSTALL
addressstall_b => ram_block7a50.PORTBADDRSTALL
addressstall_b => ram_block7a51.PORTBADDRSTALL
addressstall_b => ram_block7a52.PORTBADDRSTALL
addressstall_b => ram_block7a53.PORTBADDRSTALL
addressstall_b => ram_block7a54.PORTBADDRSTALL
addressstall_b => ram_block7a55.PORTBADDRSTALL
addressstall_b => ram_block7a56.PORTBADDRSTALL
addressstall_b => ram_block7a57.PORTBADDRSTALL
addressstall_b => ram_block7a58.PORTBADDRSTALL
addressstall_b => ram_block7a59.PORTBADDRSTALL
addressstall_b => ram_block7a60.PORTBADDRSTALL
addressstall_b => ram_block7a61.PORTBADDRSTALL
addressstall_b => ram_block7a62.PORTBADDRSTALL
addressstall_b => ram_block7a63.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock0 => ram_block7a8.CLK0
clock0 => ram_block7a9.CLK0
clock0 => ram_block7a10.CLK0
clock0 => ram_block7a11.CLK0
clock0 => ram_block7a12.CLK0
clock0 => ram_block7a13.CLK0
clock0 => ram_block7a14.CLK0
clock0 => ram_block7a15.CLK0
clock0 => ram_block7a16.CLK0
clock0 => ram_block7a17.CLK0
clock0 => ram_block7a18.CLK0
clock0 => ram_block7a19.CLK0
clock0 => ram_block7a20.CLK0
clock0 => ram_block7a21.CLK0
clock0 => ram_block7a22.CLK0
clock0 => ram_block7a23.CLK0
clock0 => ram_block7a24.CLK0
clock0 => ram_block7a25.CLK0
clock0 => ram_block7a26.CLK0
clock0 => ram_block7a27.CLK0
clock0 => ram_block7a28.CLK0
clock0 => ram_block7a29.CLK0
clock0 => ram_block7a30.CLK0
clock0 => ram_block7a31.CLK0
clock0 => ram_block7a32.CLK0
clock0 => ram_block7a33.CLK0
clock0 => ram_block7a34.CLK0
clock0 => ram_block7a35.CLK0
clock0 => ram_block7a36.CLK0
clock0 => ram_block7a37.CLK0
clock0 => ram_block7a38.CLK0
clock0 => ram_block7a39.CLK0
clock0 => ram_block7a40.CLK0
clock0 => ram_block7a41.CLK0
clock0 => ram_block7a42.CLK0
clock0 => ram_block7a43.CLK0
clock0 => ram_block7a44.CLK0
clock0 => ram_block7a45.CLK0
clock0 => ram_block7a46.CLK0
clock0 => ram_block7a47.CLK0
clock0 => ram_block7a48.CLK0
clock0 => ram_block7a49.CLK0
clock0 => ram_block7a50.CLK0
clock0 => ram_block7a51.CLK0
clock0 => ram_block7a52.CLK0
clock0 => ram_block7a53.CLK0
clock0 => ram_block7a54.CLK0
clock0 => ram_block7a55.CLK0
clock0 => ram_block7a56.CLK0
clock0 => ram_block7a57.CLK0
clock0 => ram_block7a58.CLK0
clock0 => ram_block7a59.CLK0
clock0 => ram_block7a60.CLK0
clock0 => ram_block7a61.CLK0
clock0 => ram_block7a62.CLK0
clock0 => ram_block7a63.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
clock1 => ram_block7a8.CLK1
clock1 => ram_block7a9.CLK1
clock1 => ram_block7a10.CLK1
clock1 => ram_block7a11.CLK1
clock1 => ram_block7a12.CLK1
clock1 => ram_block7a13.CLK1
clock1 => ram_block7a14.CLK1
clock1 => ram_block7a15.CLK1
clock1 => ram_block7a16.CLK1
clock1 => ram_block7a17.CLK1
clock1 => ram_block7a18.CLK1
clock1 => ram_block7a19.CLK1
clock1 => ram_block7a20.CLK1
clock1 => ram_block7a21.CLK1
clock1 => ram_block7a22.CLK1
clock1 => ram_block7a23.CLK1
clock1 => ram_block7a24.CLK1
clock1 => ram_block7a25.CLK1
clock1 => ram_block7a26.CLK1
clock1 => ram_block7a27.CLK1
clock1 => ram_block7a28.CLK1
clock1 => ram_block7a29.CLK1
clock1 => ram_block7a30.CLK1
clock1 => ram_block7a31.CLK1
clock1 => ram_block7a32.CLK1
clock1 => ram_block7a33.CLK1
clock1 => ram_block7a34.CLK1
clock1 => ram_block7a35.CLK1
clock1 => ram_block7a36.CLK1
clock1 => ram_block7a37.CLK1
clock1 => ram_block7a38.CLK1
clock1 => ram_block7a39.CLK1
clock1 => ram_block7a40.CLK1
clock1 => ram_block7a41.CLK1
clock1 => ram_block7a42.CLK1
clock1 => ram_block7a43.CLK1
clock1 => ram_block7a44.CLK1
clock1 => ram_block7a45.CLK1
clock1 => ram_block7a46.CLK1
clock1 => ram_block7a47.CLK1
clock1 => ram_block7a48.CLK1
clock1 => ram_block7a49.CLK1
clock1 => ram_block7a50.CLK1
clock1 => ram_block7a51.CLK1
clock1 => ram_block7a52.CLK1
clock1 => ram_block7a53.CLK1
clock1 => ram_block7a54.CLK1
clock1 => ram_block7a55.CLK1
clock1 => ram_block7a56.CLK1
clock1 => ram_block7a57.CLK1
clock1 => ram_block7a58.CLK1
clock1 => ram_block7a59.CLK1
clock1 => ram_block7a60.CLK1
clock1 => ram_block7a61.CLK1
clock1 => ram_block7a62.CLK1
clock1 => ram_block7a63.CLK1
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block7a0.ENA1
clocken1 => ram_block7a1.ENA1
clocken1 => ram_block7a2.ENA1
clocken1 => ram_block7a3.ENA1
clocken1 => ram_block7a4.ENA1
clocken1 => ram_block7a5.ENA1
clocken1 => ram_block7a6.ENA1
clocken1 => ram_block7a7.ENA1
clocken1 => ram_block7a8.ENA1
clocken1 => ram_block7a9.ENA1
clocken1 => ram_block7a10.ENA1
clocken1 => ram_block7a11.ENA1
clocken1 => ram_block7a12.ENA1
clocken1 => ram_block7a13.ENA1
clocken1 => ram_block7a14.ENA1
clocken1 => ram_block7a15.ENA1
clocken1 => ram_block7a16.ENA1
clocken1 => ram_block7a17.ENA1
clocken1 => ram_block7a18.ENA1
clocken1 => ram_block7a19.ENA1
clocken1 => ram_block7a20.ENA1
clocken1 => ram_block7a21.ENA1
clocken1 => ram_block7a22.ENA1
clocken1 => ram_block7a23.ENA1
clocken1 => ram_block7a24.ENA1
clocken1 => ram_block7a25.ENA1
clocken1 => ram_block7a26.ENA1
clocken1 => ram_block7a27.ENA1
clocken1 => ram_block7a28.ENA1
clocken1 => ram_block7a29.ENA1
clocken1 => ram_block7a30.ENA1
clocken1 => ram_block7a31.ENA1
clocken1 => ram_block7a32.ENA1
clocken1 => ram_block7a33.ENA1
clocken1 => ram_block7a34.ENA1
clocken1 => ram_block7a35.ENA1
clocken1 => ram_block7a36.ENA1
clocken1 => ram_block7a37.ENA1
clocken1 => ram_block7a38.ENA1
clocken1 => ram_block7a39.ENA1
clocken1 => ram_block7a40.ENA1
clocken1 => ram_block7a41.ENA1
clocken1 => ram_block7a42.ENA1
clocken1 => ram_block7a43.ENA1
clocken1 => ram_block7a44.ENA1
clocken1 => ram_block7a45.ENA1
clocken1 => ram_block7a46.ENA1
clocken1 => ram_block7a47.ENA1
clocken1 => ram_block7a48.ENA1
clocken1 => ram_block7a49.ENA1
clocken1 => ram_block7a50.ENA1
clocken1 => ram_block7a51.ENA1
clocken1 => ram_block7a52.ENA1
clocken1 => ram_block7a53.ENA1
clocken1 => ram_block7a54.ENA1
clocken1 => ram_block7a55.ENA1
clocken1 => ram_block7a56.ENA1
clocken1 => ram_block7a57.ENA1
clocken1 => ram_block7a58.ENA1
clocken1 => ram_block7a59.ENA1
clocken1 => ram_block7a60.ENA1
clocken1 => ram_block7a61.ENA1
clocken1 => ram_block7a62.ENA1
clocken1 => ram_block7a63.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block7a0.PORTADATAIN
data_a[0] => ram_block7a16.PORTADATAIN
data_a[0] => ram_block7a32.PORTADATAIN
data_a[0] => ram_block7a48.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[1] => ram_block7a17.PORTADATAIN
data_a[1] => ram_block7a33.PORTADATAIN
data_a[1] => ram_block7a49.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[2] => ram_block7a18.PORTADATAIN
data_a[2] => ram_block7a34.PORTADATAIN
data_a[2] => ram_block7a50.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[3] => ram_block7a19.PORTADATAIN
data_a[3] => ram_block7a35.PORTADATAIN
data_a[3] => ram_block7a51.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[4] => ram_block7a20.PORTADATAIN
data_a[4] => ram_block7a36.PORTADATAIN
data_a[4] => ram_block7a52.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[5] => ram_block7a21.PORTADATAIN
data_a[5] => ram_block7a37.PORTADATAIN
data_a[5] => ram_block7a53.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[6] => ram_block7a22.PORTADATAIN
data_a[6] => ram_block7a38.PORTADATAIN
data_a[6] => ram_block7a54.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
data_a[7] => ram_block7a23.PORTADATAIN
data_a[7] => ram_block7a39.PORTADATAIN
data_a[7] => ram_block7a55.PORTADATAIN
data_a[8] => ram_block7a8.PORTADATAIN
data_a[8] => ram_block7a24.PORTADATAIN
data_a[8] => ram_block7a40.PORTADATAIN
data_a[8] => ram_block7a56.PORTADATAIN
data_a[9] => ram_block7a9.PORTADATAIN
data_a[9] => ram_block7a25.PORTADATAIN
data_a[9] => ram_block7a41.PORTADATAIN
data_a[9] => ram_block7a57.PORTADATAIN
data_a[10] => ram_block7a10.PORTADATAIN
data_a[10] => ram_block7a26.PORTADATAIN
data_a[10] => ram_block7a42.PORTADATAIN
data_a[10] => ram_block7a58.PORTADATAIN
data_a[11] => ram_block7a11.PORTADATAIN
data_a[11] => ram_block7a27.PORTADATAIN
data_a[11] => ram_block7a43.PORTADATAIN
data_a[11] => ram_block7a59.PORTADATAIN
data_a[12] => ram_block7a12.PORTADATAIN
data_a[12] => ram_block7a28.PORTADATAIN
data_a[12] => ram_block7a44.PORTADATAIN
data_a[12] => ram_block7a60.PORTADATAIN
data_a[13] => ram_block7a13.PORTADATAIN
data_a[13] => ram_block7a29.PORTADATAIN
data_a[13] => ram_block7a45.PORTADATAIN
data_a[13] => ram_block7a61.PORTADATAIN
data_a[14] => ram_block7a14.PORTADATAIN
data_a[14] => ram_block7a30.PORTADATAIN
data_a[14] => ram_block7a46.PORTADATAIN
data_a[14] => ram_block7a62.PORTADATAIN
data_a[15] => ram_block7a15.PORTADATAIN
data_a[15] => ram_block7a31.PORTADATAIN
data_a[15] => ram_block7a47.PORTADATAIN
data_a[15] => ram_block7a63.PORTADATAIN
q_b[0] <= mux_c48:mux9.result[0]
q_b[1] <= mux_c48:mux9.result[1]
q_b[2] <= mux_c48:mux9.result[2]
q_b[3] <= mux_c48:mux9.result[3]
q_b[4] <= mux_c48:mux9.result[4]
q_b[5] <= mux_c48:mux9.result[5]
q_b[6] <= mux_c48:mux9.result[6]
q_b[7] <= mux_c48:mux9.result[7]
q_b[8] <= mux_c48:mux9.result[8]
q_b[9] <= mux_c48:mux9.result[9]
q_b[10] <= mux_c48:mux9.result[10]
q_b[11] <= mux_c48:mux9.result[11]
q_b[12] <= mux_c48:mux9.result[12]
q_b[13] <= mux_c48:mux9.result[13]
q_b[14] <= mux_c48:mux9.result[14]
q_b[15] <= mux_c48:mux9.result[15]
wren_a => decode_d87:decode8.enable
wren_a => decode_d87:wren_decode_a.enable


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|altsyncram_i271:fifo_ram|decode_d87:decode8
data[0] => w_anode904w[1].IN0
data[0] => w_anode917w[1].IN1
data[0] => w_anode925w[1].IN0
data[0] => w_anode933w[1].IN1
data[1] => w_anode904w[2].IN0
data[1] => w_anode917w[2].IN0
data[1] => w_anode925w[2].IN1
data[1] => w_anode933w[2].IN1
enable => w_anode904w[1].IN0
enable => w_anode917w[1].IN0
enable => w_anode925w[1].IN0
enable => w_anode933w[1].IN0
eq[0] <= w_anode904w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode917w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode925w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode933w[2].DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|altsyncram_i271:fifo_ram|decode_d87:wren_decode_a
data[0] => w_anode904w[1].IN0
data[0] => w_anode917w[1].IN1
data[0] => w_anode925w[1].IN0
data[0] => w_anode933w[1].IN1
data[1] => w_anode904w[2].IN0
data[1] => w_anode917w[2].IN0
data[1] => w_anode925w[2].IN1
data[1] => w_anode933w[2].IN1
enable => w_anode904w[1].IN0
enable => w_anode917w[1].IN0
enable => w_anode925w[1].IN0
enable => w_anode933w[1].IN0
eq[0] <= w_anode904w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode917w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode925w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode933w[2].DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|altsyncram_i271:fifo_ram|mux_c48:mux9
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|alt_synch_pipe_j98:rs_dgwp
clock => dffpipe_ve9:dffpipe10.clock
clrn => dffpipe_ve9:dffpipe10.clrn
d[0] => dffpipe_ve9:dffpipe10.d[0]
d[1] => dffpipe_ve9:dffpipe10.d[1]
d[2] => dffpipe_ve9:dffpipe10.d[2]
d[3] => dffpipe_ve9:dffpipe10.d[3]
d[4] => dffpipe_ve9:dffpipe10.d[4]
d[5] => dffpipe_ve9:dffpipe10.d[5]
d[6] => dffpipe_ve9:dffpipe10.d[6]
d[7] => dffpipe_ve9:dffpipe10.d[7]
d[8] => dffpipe_ve9:dffpipe10.d[8]
d[9] => dffpipe_ve9:dffpipe10.d[9]
d[10] => dffpipe_ve9:dffpipe10.d[10]
d[11] => dffpipe_ve9:dffpipe10.d[11]
d[12] => dffpipe_ve9:dffpipe10.d[12]
d[13] => dffpipe_ve9:dffpipe10.d[13]
d[14] => dffpipe_ve9:dffpipe10.d[14]
d[15] => dffpipe_ve9:dffpipe10.d[15]
q[0] <= dffpipe_ve9:dffpipe10.q[0]
q[1] <= dffpipe_ve9:dffpipe10.q[1]
q[2] <= dffpipe_ve9:dffpipe10.q[2]
q[3] <= dffpipe_ve9:dffpipe10.q[3]
q[4] <= dffpipe_ve9:dffpipe10.q[4]
q[5] <= dffpipe_ve9:dffpipe10.q[5]
q[6] <= dffpipe_ve9:dffpipe10.q[6]
q[7] <= dffpipe_ve9:dffpipe10.q[7]
q[8] <= dffpipe_ve9:dffpipe10.q[8]
q[9] <= dffpipe_ve9:dffpipe10.q[9]
q[10] <= dffpipe_ve9:dffpipe10.q[10]
q[11] <= dffpipe_ve9:dffpipe10.q[11]
q[12] <= dffpipe_ve9:dffpipe10.q[12]
q[13] <= dffpipe_ve9:dffpipe10.q[13]
q[14] <= dffpipe_ve9:dffpipe10.q[14]
q[15] <= dffpipe_ve9:dffpipe10.q[15]


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|alt_synch_pipe_j98:rs_dgwp|dffpipe_ve9:dffpipe10
clock => dffe11a[15].CLK
clock => dffe11a[14].CLK
clock => dffe11a[13].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[15].ACLR
clrn => dffe11a[14].ACLR
clrn => dffe11a[13].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
d[11] => dffe11a[11].IN0
d[12] => dffe11a[12].IN0
d[13] => dffe11a[13].IN0
d[14] => dffe11a[14].IN0
d[15] => dffe11a[15].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe11a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe11a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe11a[15].DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
clock => dffpipe_ve9:dffpipe12.clock
clrn => dffpipe_ve9:dffpipe12.clrn
d[0] => dffpipe_ve9:dffpipe12.d[0]
d[1] => dffpipe_ve9:dffpipe12.d[1]
d[2] => dffpipe_ve9:dffpipe12.d[2]
d[3] => dffpipe_ve9:dffpipe12.d[3]
d[4] => dffpipe_ve9:dffpipe12.d[4]
d[5] => dffpipe_ve9:dffpipe12.d[5]
d[6] => dffpipe_ve9:dffpipe12.d[6]
d[7] => dffpipe_ve9:dffpipe12.d[7]
d[8] => dffpipe_ve9:dffpipe12.d[8]
d[9] => dffpipe_ve9:dffpipe12.d[9]
d[10] => dffpipe_ve9:dffpipe12.d[10]
d[11] => dffpipe_ve9:dffpipe12.d[11]
d[12] => dffpipe_ve9:dffpipe12.d[12]
d[13] => dffpipe_ve9:dffpipe12.d[13]
d[14] => dffpipe_ve9:dffpipe12.d[14]
d[15] => dffpipe_ve9:dffpipe12.d[15]
q[0] <= dffpipe_ve9:dffpipe12.q[0]
q[1] <= dffpipe_ve9:dffpipe12.q[1]
q[2] <= dffpipe_ve9:dffpipe12.q[2]
q[3] <= dffpipe_ve9:dffpipe12.q[3]
q[4] <= dffpipe_ve9:dffpipe12.q[4]
q[5] <= dffpipe_ve9:dffpipe12.q[5]
q[6] <= dffpipe_ve9:dffpipe12.q[6]
q[7] <= dffpipe_ve9:dffpipe12.q[7]
q[8] <= dffpipe_ve9:dffpipe12.q[8]
q[9] <= dffpipe_ve9:dffpipe12.q[9]
q[10] <= dffpipe_ve9:dffpipe12.q[10]
q[11] <= dffpipe_ve9:dffpipe12.q[11]
q[12] <= dffpipe_ve9:dffpipe12.q[12]
q[13] <= dffpipe_ve9:dffpipe12.q[13]
q[14] <= dffpipe_ve9:dffpipe12.q[14]
q[15] <= dffpipe_ve9:dffpipe12.q[15]


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe12
clock => dffe11a[15].CLK
clock => dffe11a[14].CLK
clock => dffe11a[13].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[15].ACLR
clrn => dffe11a[14].ACLR
clrn => dffe11a[13].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
d[11] => dffe11a[11].IN0
d[12] => dffe11a[12].IN0
d[13] => dffe11a[13].IN0
d[14] => dffe11a[14].IN0
d[15] => dffe11a[15].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe11a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe11a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe11a[15].DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|cmpr_e66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TIMS_sensor_main|FIFO_1:inst1|dcfifo:dcfifo_component|dcfifo_2ek1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TIMS_sensor_main|Simple_Counter:inst
CLOCK_50 => p_state2.CLK
CLOCK_50 => p_state1.CLK
CLOCK_50 => cnt2[0].CLK
CLOCK_50 => cnt2[1].CLK
CLOCK_50 => cnt2[2].CLK
CLOCK_50 => cnt2[3].CLK
CLOCK_50 => cnt2[4].CLK
CLOCK_50 => cnt2[5].CLK
CLOCK_50 => cnt2[6].CLK
CLOCK_50 => cnt2[7].CLK
CLOCK_50 => cnt2[8].CLK
CLOCK_50 => cnt2[9].CLK
CLOCK_50 => cnt2[10].CLK
CLOCK_50 => cnt2[11].CLK
CLOCK_50 => cnt2[12].CLK
CLOCK_50 => cnt2[13].CLK
CLOCK_50 => cnt2[14].CLK
CLOCK_50 => cnt2[15].CLK
CLOCK_50 => stop_out~reg0.CLK
CLOCK_50 => counter_out[0]~reg0.CLK
CLOCK_50 => counter_out[1]~reg0.CLK
CLOCK_50 => counter_out[2]~reg0.CLK
CLOCK_50 => counter_out[3]~reg0.CLK
CLOCK_50 => counter_out[4]~reg0.CLK
CLOCK_50 => counter_out[5]~reg0.CLK
CLOCK_50 => counter_out[6]~reg0.CLK
CLOCK_50 => counter_out[7]~reg0.CLK
CLOCK_50 => counter_out[8]~reg0.CLK
CLOCK_50 => counter_out[9]~reg0.CLK
CLOCK_50 => counter_out[10]~reg0.CLK
CLOCK_50 => counter_out[11]~reg0.CLK
CLOCK_50 => counter_out[12]~reg0.CLK
CLOCK_50 => counter_out[13]~reg0.CLK
CLOCK_50 => counter_out[14]~reg0.CLK
CLOCK_50 => counter_out[15]~reg0.CLK
CLOCK_50 => write.CLK
CLOCK_50 => undersamp_cnt[0].CLK
CLOCK_50 => undersamp_cnt[1].CLK
CLOCK_50 => undersamp_cnt[2].CLK
CLOCK_50 => reset2.CLK
CLOCK_50 => reset.CLK
CLOCK_50 => data_out[0]~reg0.CLK
CLOCK_50 => data_out[1]~reg0.CLK
CLOCK_50 => data_out[2]~reg0.CLK
CLOCK_50 => data_out[3]~reg0.CLK
CLOCK_50 => data_out[4]~reg0.CLK
CLOCK_50 => data_out[5]~reg0.CLK
CLOCK_50 => data_out[6]~reg0.CLK
CLOCK_50 => data_out[7]~reg0.CLK
CLOCK_50 => data_out[8]~reg0.CLK
CLOCK_50 => data_out[9]~reg0.CLK
CLOCK_50 => data_out[10]~reg0.CLK
CLOCK_50 => data_out[11]~reg0.CLK
CLOCK_50 => data_out[12]~reg0.CLK
CLOCK_50 => data_out[13]~reg0.CLK
CLOCK_50 => data_out[14]~reg0.CLK
CLOCK_50 => data_out[15]~reg0.CLK
ChA => p_state1.DATAIN
FIFO_full => write.OUTPUTSELECT
undersamp[0] => Equal2.IN2
undersamp[1] => Equal2.IN1
undersamp[2] => Equal2.IN0
counter_out[0] <= counter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
owrreq <= write.DB_MAX_OUTPUT_PORT_TYPE
stop_out <= stop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|prescaler_TXRX:inst5
clk_50 => TXclk_bdr~reg0.CLK
clk_50 => RXclk_bdr~reg0.CLK
clk_50 => TXcnt[0].CLK
clk_50 => TXcnt[1].CLK
clk_50 => TXcnt[2].CLK
clk_50 => TXcnt[3].CLK
clk_50 => TXcnt[4].CLK
clk_50 => TXcnt[5].CLK
clk_50 => TXcnt[6].CLK
clk_50 => TXcnt[7].CLK
clk_50 => TXcnt[8].CLK
clk_50 => TXcnt[9].CLK
clk_50 => TXcnt[10].CLK
clk_50 => TXcnt[11].CLK
clk_50 => TXcnt[12].CLK
clk_50 => TXcnt[13].CLK
clk_50 => TXcnt[14].CLK
clk_50 => TXcnt[15].CLK
clk_50 => TXcnt[16].CLK
clk_50 => TXcnt[17].CLK
clk_50 => TXcnt[18].CLK
clk_50 => TXcnt[19].CLK
clk_50 => TXcnt[20].CLK
clk_50 => TXcnt[21].CLK
clk_50 => TXcnt[22].CLK
clk_50 => TXcnt[23].CLK
clk_50 => TXcnt[24].CLK
clk_50 => TXcnt[25].CLK
clk_50 => TXcnt[26].CLK
clk_50 => TXcnt[27].CLK
clk_50 => TXcnt[28].CLK
clk_50 => TXcnt[29].CLK
clk_50 => TXcnt[30].CLK
clk_50 => TXcnt[31].CLK
clk_50 => RXcnt[0].CLK
clk_50 => RXcnt[1].CLK
clk_50 => RXcnt[2].CLK
clk_50 => RXcnt[3].CLK
clk_50 => RXcnt[4].CLK
clk_50 => RXcnt[5].CLK
clk_50 => RXcnt[6].CLK
clk_50 => RXcnt[7].CLK
clk_50 => RXcnt[8].CLK
clk_50 => RXcnt[9].CLK
clk_50 => RXcnt[10].CLK
clk_50 => RXcnt[11].CLK
clk_50 => RXcnt[12].CLK
clk_50 => RXcnt[13].CLK
clk_50 => RXcnt[14].CLK
clk_50 => RXcnt[15].CLK
clk_50 => RXcnt[16].CLK
clk_50 => RXcnt[17].CLK
clk_50 => RXcnt[18].CLK
clk_50 => RXcnt[19].CLK
clk_50 => RXcnt[20].CLK
clk_50 => RXcnt[21].CLK
clk_50 => RXcnt[22].CLK
clk_50 => RXcnt[23].CLK
clk_50 => RXcnt[24].CLK
clk_50 => RXcnt[25].CLK
clk_50 => RXcnt[26].CLK
clk_50 => RXcnt[27].CLK
clk_50 => RXcnt[28].CLK
clk_50 => RXcnt[29].CLK
clk_50 => RXcnt[30].CLK
clk_50 => RXcnt[31].CLK
clk_50 => BaudGeneratorAccRX[2].CLK
clk_50 => BaudGeneratorAccRX[3].CLK
clk_50 => BaudGeneratorAccRX[4].CLK
clk_50 => BaudGeneratorAccRX[5].CLK
clk_50 => BaudGeneratorAccRX[6].CLK
clk_50 => BaudGeneratorAccRX[7].CLK
clk_50 => BaudGeneratorAccRX[8].CLK
clk_50 => BaudGeneratorAccRX[9].CLK
clk_50 => BaudGeneratorAccRX[10].CLK
clk_50 => BaudGeneratorAccRX[11].CLK
clk_50 => BaudGeneratorAccRX[12].CLK
clk_50 => BaudGeneratorAccRX[13].CLK
clk_50 => BaudGeneratorAccRX[14].CLK
clk_50 => BaudGeneratorAccRX[15].CLK
clk_50 => BaudGeneratorAccRX[16].CLK
clk_50 => BaudGeneratorAccRX[17].CLK
clk_50 => BaudGeneratorAccRX[18].CLK
clk_50 => BaudGeneratorAccRX[19].CLK
clk_50 => BaudGeneratorAccRX[20].CLK
clk_50 => BaudGeneratorAccRX[21].CLK
clk_50 => BaudGeneratorAccRX[22].CLK
clk_50 => BaudGeneratorAccRX[23].CLK
clk_50 => BaudGeneratorAccRX[24].CLK
clk_50 => BaudGeneratorAccRX[25].CLK
clk_50 => BaudGeneratorAccRX[26].CLK
clk_50 => BaudGeneratorAccRX[27].CLK
clk_50 => BaudGeneratorAccRX[28].CLK
clk_50 => BaudGeneratorAccRX[29].CLK
clk_50 => BaudGeneratorAccRX[30].CLK
clk_50 => BaudGeneratorAccRX[31].CLK
clk_50 => BaudGeneratorAccTX[1].CLK
clk_50 => BaudGeneratorAccTX[2].CLK
clk_50 => BaudGeneratorAccTX[3].CLK
clk_50 => BaudGeneratorAccTX[4].CLK
clk_50 => BaudGeneratorAccTX[5].CLK
clk_50 => BaudGeneratorAccTX[6].CLK
clk_50 => BaudGeneratorAccTX[7].CLK
clk_50 => BaudGeneratorAccTX[8].CLK
clk_50 => BaudGeneratorAccTX[9].CLK
clk_50 => BaudGeneratorAccTX[10].CLK
clk_50 => BaudGeneratorAccTX[11].CLK
clk_50 => BaudGeneratorAccTX[12].CLK
clk_50 => BaudGeneratorAccTX[13].CLK
clk_50 => BaudGeneratorAccTX[14].CLK
clk_50 => BaudGeneratorAccTX[15].CLK
clk_50 => BaudGeneratorAccTX[16].CLK
clk_50 => BaudGeneratorAccTX[17].CLK
clk_50 => BaudGeneratorAccTX[18].CLK
clk_50 => BaudGeneratorAccTX[19].CLK
clk_50 => BaudGeneratorAccTX[20].CLK
clk_50 => BaudGeneratorAccTX[21].CLK
clk_50 => BaudGeneratorAccTX[22].CLK
clk_50 => BaudGeneratorAccTX[23].CLK
clk_50 => BaudGeneratorAccTX[24].CLK
clk_50 => BaudGeneratorAccTX[25].CLK
clk_50 => BaudGeneratorAccTX[26].CLK
clk_50 => BaudGeneratorAccTX[27].CLK
clk_50 => BaudGeneratorAccTX[28].CLK
clk_50 => BaudGeneratorAccTX[29].CLK
clk_50 => BaudGeneratorAccTX[30].CLK
clk_50 => BaudGeneratorAccTX[31].CLK
nRESET => TXclk_bdr~reg0.ACLR
nRESET => RXclk_bdr~reg0.ACLR
nRESET => TXcnt[0].ACLR
nRESET => TXcnt[1].ACLR
nRESET => TXcnt[2].ACLR
nRESET => TXcnt[3].ACLR
nRESET => TXcnt[4].ACLR
nRESET => TXcnt[5].ACLR
nRESET => TXcnt[6].ACLR
nRESET => TXcnt[7].ACLR
nRESET => TXcnt[8].ACLR
nRESET => TXcnt[9].ACLR
nRESET => TXcnt[10].ACLR
nRESET => TXcnt[11].ACLR
nRESET => TXcnt[12].ACLR
nRESET => TXcnt[13].ACLR
nRESET => TXcnt[14].ACLR
nRESET => TXcnt[15].ACLR
nRESET => TXcnt[16].ACLR
nRESET => TXcnt[17].ACLR
nRESET => TXcnt[18].ACLR
nRESET => TXcnt[19].ACLR
nRESET => TXcnt[20].ACLR
nRESET => TXcnt[21].ACLR
nRESET => TXcnt[22].ACLR
nRESET => TXcnt[23].ACLR
nRESET => TXcnt[24].ACLR
nRESET => TXcnt[25].ACLR
nRESET => TXcnt[26].ACLR
nRESET => TXcnt[27].ACLR
nRESET => TXcnt[28].ACLR
nRESET => TXcnt[29].ACLR
nRESET => TXcnt[30].ACLR
nRESET => TXcnt[31].ACLR
nRESET => RXcnt[0].ACLR
nRESET => RXcnt[1].ACLR
nRESET => RXcnt[2].ACLR
nRESET => RXcnt[3].ACLR
nRESET => RXcnt[4].ACLR
nRESET => RXcnt[5].ACLR
nRESET => RXcnt[6].ACLR
nRESET => RXcnt[7].ACLR
nRESET => RXcnt[8].ACLR
nRESET => RXcnt[9].ACLR
nRESET => RXcnt[10].ACLR
nRESET => RXcnt[11].ACLR
nRESET => RXcnt[12].ACLR
nRESET => RXcnt[13].ACLR
nRESET => RXcnt[14].ACLR
nRESET => RXcnt[15].ACLR
nRESET => RXcnt[16].ACLR
nRESET => RXcnt[17].ACLR
nRESET => RXcnt[18].ACLR
nRESET => RXcnt[19].ACLR
nRESET => RXcnt[20].ACLR
nRESET => RXcnt[21].ACLR
nRESET => RXcnt[22].ACLR
nRESET => RXcnt[23].ACLR
nRESET => RXcnt[24].ACLR
nRESET => RXcnt[25].ACLR
nRESET => RXcnt[26].ACLR
nRESET => RXcnt[27].ACLR
nRESET => RXcnt[28].ACLR
nRESET => RXcnt[29].ACLR
nRESET => RXcnt[30].ACLR
nRESET => RXcnt[31].ACLR
RXclk_bdr <= RXclk_bdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXclk_bdr <= TXclk_bdr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXclk_bdr2 <= RXclk_bdr2~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXclk_bdr2 <= TXclk_bdr2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|LCD_driver:inst8
CLK => cnt_timer[0].CLK
CLK => cnt_timer[1].CLK
CLK => cnt_timer[2].CLK
CLK => cnt_timer[3].CLK
CLK => cnt_timer[4].CLK
CLK => cnt_timer[5].CLK
CLK => cnt_timer[6].CLK
CLK => cnt_timer[7].CLK
CLK => cnt_timer[8].CLK
CLK => cnt_timer[9].CLK
CLK => cnt_timer[10].CLK
CLK => cnt_timer[11].CLK
CLK => cnt_timer[12].CLK
CLK => cnt_timer[13].CLK
CLK => cnt_timer[14].CLK
CLK => cnt_timer[15].CLK
CLK => cnt_timer[16].CLK
CLK => cnt_timer[17].CLK
CLK => cnt_timer[18].CLK
CLK => cnt_timer[19].CLK
CLK => flag_15000us.CLK
CLK => flag_4100us.CLK
CLK => flag_1640us.CLK
CLK => flag_100us.CLK
CLK => flag_42us.CLK
CLK => flag_250ns.CLK
CLK => flag_rst.CLK
CLK => SUBSTATE[0].CLK
CLK => SUBSTATE[1].CLK
CLK => STATE[0].CLK
CLK => STATE[1].CLK
CLK => STATE[2].CLK
CLK => STATE[3].CLK
CLK => RDY~reg0.CLK
CLK => LCD_E~reg0.CLK
CLK => LCD_DB[0]~reg0.CLK
CLK => LCD_DB[1]~reg0.CLK
CLK => LCD_DB[2]~reg0.CLK
CLK => LCD_DB[3]~reg0.CLK
CLK => LCD_DB[4]~reg0.CLK
CLK => LCD_DB[5]~reg0.CLK
CLK => LCD_DB[6]~reg0.CLK
CLK => LCD_DB[7]~reg0.CLK
CLK => LCD_RW~reg0.CLK
CLK => LCD_RS~reg0.CLK
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[0] <= LCD_DB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[1] <= LCD_DB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[2] <= LCD_DB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[3] <= LCD_DB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[4] <= LCD_DB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[5] <= LCD_DB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[6] <= LCD_DB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DB[7] <= LCD_DB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY <= RDY~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] => LCD_DB.DATAB
DATA[1] => LCD_DB.DATAB
DATA[2] => LCD_DB.DATAB
DATA[3] => LCD_DB.DATAB
DATA[4] => LCD_DB.DATAB
DATA[5] => LCD_DB.DATAB
DATA[6] => LCD_DB.DATAB
DATA[7] => LCD_DB.DATAB
OPER[0] => Mux0.IN4
OPER[0] => Decoder0.IN1
OPER[0] => Mux1.IN4
OPER[0] => Mux2.IN4
OPER[1] => Mux0.IN3
OPER[1] => Decoder0.IN0
OPER[1] => Mux1.IN3
OPER[1] => Mux2.IN3
ENB => always1.IN0
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => always1.IN1


|TIMS_sensor_main|LCD_main:inst12
CLK => INSTR[0].CLK
CLK => INSTR[1].CLK
CLK => INSTR[2].CLK
CLK => INSTR[3].CLK
CLK => INSTR[4].CLK
CLK => INSTR[5].CLK
CLK => INSTR[6].CLK
CLK => INSTR[7].CLK
CLK => cnt_timer[0].CLK
CLK => cnt_timer[1].CLK
CLK => cnt_timer[2].CLK
CLK => cnt_timer[3].CLK
CLK => cnt_timer[4].CLK
CLK => cnt_timer[5].CLK
CLK => cnt_timer[6].CLK
CLK => cnt_timer[7].CLK
CLK => cnt_timer[8].CLK
CLK => cnt_timer[9].CLK
CLK => cnt_timer[10].CLK
CLK => cnt_timer[11].CLK
CLK => cnt_timer[12].CLK
CLK => cnt_timer[13].CLK
CLK => cnt_timer[14].CLK
CLK => cnt_timer[15].CLK
CLK => cnt_timer[16].CLK
CLK => cnt_timer[17].CLK
CLK => cnt_timer[18].CLK
CLK => cnt_timer[19].CLK
CLK => cnt_timer[20].CLK
CLK => cnt_timer[21].CLK
CLK => cnt_timer[22].CLK
CLK => cnt_timer[23].CLK
CLK => cnt_timer[24].CLK
CLK => cnt_timer[25].CLK
CLK => LCD_clear.CLK
CLK => msg_cnt[0].CLK
CLK => msg_cnt[1].CLK
CLK => msg_cnt[2].CLK
CLK => msg_cnt[3].CLK
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => substate~3.DATAIN
CLK => state~6.DATAIN
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => INSTR.OUTPUTSELECT
LCD_RDY => substate.OUTPUTSELECT
LCD_RDY => substate.OUTPUTSELECT
LCD_RDY => substate.DATAA
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => state.OUTPUTSELECT
LCD_RDY => Selector0.IN2
LCD_RDY => msg_cnt.OUTPUTSELECT
LCD_RDY => msg_cnt.OUTPUTSELECT
LCD_RDY => msg_cnt.OUTPUTSELECT
LCD_RDY => msg_cnt.OUTPUTSELECT
LCD_RDY => substate.DATAA
DIGITS[0] => Mux7.IN8
DIGITS[1] => Mux6.IN8
DIGITS[2] => Mux5.IN8
DIGITS[3] => Mux4.IN8
DIGITS[4] => Mux3.IN8
DIGITS[5] => Mux2.IN8
DIGITS[6] => Mux1.IN8
DIGITS[7] => Mux0.IN8
DIGITS[8] => Mux7.IN7
DIGITS[9] => Mux6.IN7
DIGITS[10] => Mux5.IN7
DIGITS[11] => Mux4.IN7
DIGITS[12] => Mux3.IN7
DIGITS[13] => Mux2.IN7
DIGITS[14] => Mux1.IN7
DIGITS[15] => Mux0.IN7
DIGITS[16] => Mux7.IN6
DIGITS[17] => Mux6.IN6
DIGITS[18] => Mux5.IN6
DIGITS[19] => Mux4.IN6
DIGITS[20] => Mux3.IN6
DIGITS[21] => Mux2.IN6
DIGITS[22] => Mux1.IN6
DIGITS[23] => Mux0.IN6
DIGITS[24] => Mux7.IN5
DIGITS[25] => Mux6.IN5
DIGITS[26] => Mux5.IN5
DIGITS[27] => Mux4.IN5
DIGITS[28] => Mux3.IN5
DIGITS[29] => Mux2.IN5
DIGITS[30] => Mux1.IN5
DIGITS[31] => Mux0.IN5
DIGITS[32] => ~NO_FANOUT~
DIGITS[33] => ~NO_FANOUT~
DIGITS[34] => ~NO_FANOUT~
DIGITS[35] => ~NO_FANOUT~
DIGITS[36] => ~NO_FANOUT~
DIGITS[37] => ~NO_FANOUT~
DIGITS[38] => ~NO_FANOUT~
DIGITS[39] => ~NO_FANOUT~
RST => cnt_timer[0].ACLR
RST => cnt_timer[1].ACLR
RST => cnt_timer[2].ACLR
RST => cnt_timer[3].ACLR
RST => cnt_timer[4].ACLR
RST => cnt_timer[5].ACLR
RST => cnt_timer[6].ACLR
RST => cnt_timer[7].ACLR
RST => cnt_timer[8].ACLR
RST => cnt_timer[9].ACLR
RST => cnt_timer[10].ACLR
RST => cnt_timer[11].ACLR
RST => cnt_timer[12].ACLR
RST => cnt_timer[13].ACLR
RST => cnt_timer[14].ACLR
RST => cnt_timer[15].ACLR
RST => cnt_timer[16].ACLR
RST => cnt_timer[17].ACLR
RST => cnt_timer[18].ACLR
RST => cnt_timer[19].ACLR
RST => cnt_timer[20].ACLR
RST => cnt_timer[21].ACLR
RST => cnt_timer[22].ACLR
RST => cnt_timer[23].ACLR
RST => cnt_timer[24].ACLR
RST => cnt_timer[25].ACLR
RST => LCD_clear.ACLR
RST => msg_cnt[0].PRESET
RST => msg_cnt[1].ACLR
RST => msg_cnt[2].ACLR
RST => msg_cnt[3].ACLR
RST => DATA[0]~reg0.ACLR
RST => DATA[1]~reg0.ACLR
RST => DATA[2]~reg0.ACLR
RST => DATA[3]~reg0.ACLR
RST => DATA[4]~reg0.ACLR
RST => DATA[5]~reg0.ACLR
RST => DATA[6]~reg0.ACLR
RST => DATA[7]~reg0.ACLR
RST => substate~5.DATAIN
RST => state~8.DATAIN
RST => INSTR[7].ENA
RST => INSTR[6].ENA
RST => INSTR[5].ENA
RST => INSTR[4].ENA
RST => INSTR[3].ENA
RST => INSTR[2].ENA
RST => INSTR[1].ENA
RST => INSTR[0].ENA
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPER[0] <= OPER.DB_MAX_OUTPUT_PORT_TYPE
OPER[1] <= OPER.DB_MAX_OUTPUT_PORT_TYPE
ENB <= ENB.DB_MAX_OUTPUT_PORT_TYPE


|TIMS_sensor_main|RPM_cal:inst13
clk_50 => BaudGeneratorAcc[2].CLK
clk_50 => BaudGeneratorAcc[3].CLK
clk_50 => BaudGeneratorAcc[4].CLK
clk_50 => BaudGeneratorAcc[5].CLK
clk_50 => BaudGeneratorAcc[6].CLK
clk_50 => BaudGeneratorAcc[7].CLK
clk_50 => BaudGeneratorAcc[8].CLK
clk_50 => BaudGeneratorAcc[9].CLK
clk_50 => BaudGeneratorAcc[10].CLK
clk_50 => BaudGeneratorAcc[11].CLK
clk_50 => BaudGeneratorAcc[12].CLK
clk_50 => BaudGeneratorAcc[13].CLK
clk_50 => BaudGeneratorAcc[14].CLK
clk_50 => BaudGeneratorAcc[15].CLK
clk_50 => BaudGeneratorAcc[16].CLK
clk_50 => BaudGeneratorAcc[17].CLK
clk_50 => BaudGeneratorAcc[18].CLK
clk_50 => BaudGeneratorAcc[19].CLK
clk_50 => BaudGeneratorAcc[20].CLK
clk_50 => BaudGeneratorAcc[21].CLK
clk_50 => BaudGeneratorAcc[22].CLK
clk_50 => BaudGeneratorAcc[23].CLK
clk_50 => BaudGeneratorAcc[24].CLK
clk_50 => BaudGeneratorAcc[25].CLK
clk_50 => BaudGeneratorAcc[26].CLK
clk_50 => BaudGeneratorAcc[27].CLK
clk_50 => BaudGeneratorAcc[28].CLK
clk_50 => BaudGeneratorAcc[29].CLK
clk_50 => BaudGeneratorAcc[30].CLK
clk_50 => BaudGeneratorAcc[31].CLK
clk_50 => p_state2.CLK
clk_50 => p_state1.CLK
clk_50 => DIGITS[0]~reg0.CLK
clk_50 => DIGITS[1]~reg0.CLK
clk_50 => DIGITS[2]~reg0.CLK
clk_50 => DIGITS[3]~reg0.CLK
clk_50 => DIGITS[4]~reg0.CLK
clk_50 => DIGITS[5]~reg0.CLK
clk_50 => DIGITS[6]~reg0.CLK
clk_50 => DIGITS[7]~reg0.CLK
clk_50 => DIGITS[8]~reg0.CLK
clk_50 => DIGITS[9]~reg0.CLK
clk_50 => DIGITS[10]~reg0.CLK
clk_50 => DIGITS[11]~reg0.CLK
clk_50 => DIGITS[12]~reg0.CLK
clk_50 => DIGITS[13]~reg0.CLK
clk_50 => DIGITS[14]~reg0.CLK
clk_50 => DIGITS[15]~reg0.CLK
clk_50 => DIGITS[16]~reg0.CLK
clk_50 => DIGITS[17]~reg0.CLK
clk_50 => DIGITS[18]~reg0.CLK
clk_50 => DIGITS[19]~reg0.CLK
clk_50 => DIGITS[20]~reg0.CLK
clk_50 => DIGITS[21]~reg0.CLK
clk_50 => DIGITS[22]~reg0.CLK
clk_50 => DIGITS[23]~reg0.CLK
clk_50 => DIGITS[24]~reg0.CLK
clk_50 => DIGITS[25]~reg0.CLK
clk_50 => DIGITS[26]~reg0.CLK
clk_50 => DIGITS[27]~reg0.CLK
clk_50 => DIGITS[28]~reg0.CLK
clk_50 => DIGITS[29]~reg0.CLK
clk_50 => DIGITS[30]~reg0.CLK
clk_50 => DIGITS[31]~reg0.CLK
clk_50 => DIGITS[32]~reg0.CLK
clk_50 => DIGITS[33]~reg0.CLK
clk_50 => DIGITS[34]~reg0.CLK
clk_50 => DIGITS[35]~reg0.CLK
clk_50 => DIGITS[36]~reg0.CLK
clk_50 => DIGITS[37]~reg0.CLK
clk_50 => DIGITS[38]~reg0.CLK
clk_50 => DIGITS[39]~reg0.CLK
clk_50 => rst_cnt.CLK
ChZ => p_state1.DATAIN
RST => DIGITS[0]~reg0.ACLR
RST => DIGITS[1]~reg0.ACLR
RST => DIGITS[2]~reg0.ACLR
RST => DIGITS[3]~reg0.ACLR
RST => DIGITS[4]~reg0.PRESET
RST => DIGITS[5]~reg0.PRESET
RST => DIGITS[6]~reg0.ACLR
RST => DIGITS[7]~reg0.ACLR
RST => DIGITS[8]~reg0.ACLR
RST => DIGITS[9]~reg0.ACLR
RST => DIGITS[10]~reg0.ACLR
RST => DIGITS[11]~reg0.ACLR
RST => DIGITS[12]~reg0.PRESET
RST => DIGITS[13]~reg0.PRESET
RST => DIGITS[14]~reg0.ACLR
RST => DIGITS[15]~reg0.ACLR
RST => DIGITS[16]~reg0.ACLR
RST => DIGITS[17]~reg0.ACLR
RST => DIGITS[18]~reg0.ACLR
RST => DIGITS[19]~reg0.ACLR
RST => DIGITS[20]~reg0.PRESET
RST => DIGITS[21]~reg0.PRESET
RST => DIGITS[22]~reg0.ACLR
RST => DIGITS[23]~reg0.ACLR
RST => DIGITS[24]~reg0.ACLR
RST => DIGITS[25]~reg0.ACLR
RST => DIGITS[26]~reg0.ACLR
RST => DIGITS[27]~reg0.ACLR
RST => DIGITS[28]~reg0.PRESET
RST => DIGITS[29]~reg0.PRESET
RST => DIGITS[30]~reg0.ACLR
RST => DIGITS[31]~reg0.ACLR
RST => DIGITS[32]~reg0.ACLR
RST => DIGITS[33]~reg0.ACLR
RST => DIGITS[34]~reg0.ACLR
RST => DIGITS[35]~reg0.ACLR
RST => DIGITS[36]~reg0.PRESET
RST => DIGITS[37]~reg0.PRESET
RST => DIGITS[38]~reg0.ACLR
RST => DIGITS[39]~reg0.ACLR
RST => rst_cnt.PRESET
DIGITS[0] <= DIGITS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[1] <= DIGITS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[2] <= DIGITS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[3] <= DIGITS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[4] <= DIGITS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[5] <= DIGITS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[6] <= DIGITS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[7] <= DIGITS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[8] <= DIGITS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[9] <= DIGITS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[10] <= DIGITS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[11] <= DIGITS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[12] <= DIGITS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[13] <= DIGITS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[14] <= DIGITS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[15] <= DIGITS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[16] <= DIGITS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[17] <= DIGITS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[18] <= DIGITS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[19] <= DIGITS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[20] <= DIGITS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[21] <= DIGITS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[22] <= DIGITS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[23] <= DIGITS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[24] <= DIGITS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[25] <= DIGITS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[26] <= DIGITS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[27] <= DIGITS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[28] <= DIGITS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[29] <= DIGITS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[30] <= DIGITS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[31] <= DIGITS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[32] <= DIGITS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[33] <= DIGITS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[34] <= DIGITS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[35] <= DIGITS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[36] <= DIGITS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[37] <= DIGITS[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[38] <= DIGITS[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIGITS[39] <= DIGITS[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


