{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712580288576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712580288576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 09:44:48 2024 " "Processing started: Mon Apr 08 09:44:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712580288576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712580288576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712580288576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712580288810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712580288810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracao-Behavior " "Found design unit 1: Subtracao-Behavior" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracao " "Found entity 1: Subtracao" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Soma-Behavior " "Found design unit 1: Soma-Behavior" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Soma " "Found entity 1: Soma" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRight-Behavior " "Found design unit 1: ShiftRight-Behavior" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Behavior " "Found design unit 1: ShiftLeft-Behavior" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd-comportamento " "Found design unit 1: sd-comportamento" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd " "Found entity 1: sd" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orlogic-Behavior " "Found design unit 1: orlogic-Behavior" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 orlogic " "Found entity 1: orlogic" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notb-comportamento " "Found design unit 1: notb-comportamento" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 notb " "Found entity 1: notb" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nota-comportamento " "Found design unit 1: nota-comportamento" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 nota " "Found entity 1: nota" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmenosum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmenosum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmenosUm-Behavior " "Found design unit 1: NmenosUm-Behavior" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmenosUm " "Found entity 1: NmenosUm" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmaisUm-Behavior " "Found design unit 1: NmaisUm-Behavior" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmaisUm " "Found entity 1: NmaisUm" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andlogic-Behavior " "Found design unit 1: andlogic-Behavior" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295885 ""} { "Info" "ISGN_ENTITY_NAME" "1 andlogic " "Found entity 1: andlogic" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712580295885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712580295885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712580295901 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A testbench.vhd(41) " "Using initial value X (don't care) for net \"A\" at testbench.vhd(41)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295901 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "B testbench.vhd(41) " "Using initial value X (don't care) for net \"B\" at testbench.vhd(41)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295901 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sel testbench.vhd(42) " "Using initial value X (don't care) for net \"sel\" at testbench.vhd(42)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295901 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:dut " "Elaborating entity \"sd\" for hierarchy \"sd:dut\"" {  } { { "testbench.vhd" "dut" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soma sd:dut\|Soma:inst_soma " "Elaborating entity \"Soma\" for hierarchy \"sd:dut\|Soma:inst_soma\"" {  } { { "sd.vhd" "inst_soma" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracao sd:dut\|Subtracao:inst_subtracao " "Elaborating entity \"Subtracao\" for hierarchy \"sd:dut\|Subtracao:inst_subtracao\"" {  } { { "sd.vhd" "inst_subtracao" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295916 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] subtracao.vhd(20) " "Inferred latch for \"S\[0\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] subtracao.vhd(20) " "Inferred latch for \"S\[1\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] subtracao.vhd(20) " "Inferred latch for \"S\[2\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] subtracao.vhd(20) " "Inferred latch for \"S\[3\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] subtracao.vhd(20) " "Inferred latch for \"S\[4\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] subtracao.vhd(20) " "Inferred latch for \"S\[5\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] subtracao.vhd(20) " "Inferred latch for \"S\[6\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] subtracao.vhd(20) " "Inferred latch for \"S\[7\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] subtracao.vhd(20) " "Inferred latch for \"S\[8\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] subtracao.vhd(20) " "Inferred latch for \"S\[9\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] subtracao.vhd(20) " "Inferred latch for \"S\[10\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] subtracao.vhd(20) " "Inferred latch for \"S\[11\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] subtracao.vhd(20) " "Inferred latch for \"S\[12\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] subtracao.vhd(20) " "Inferred latch for \"S\[13\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] subtracao.vhd(20) " "Inferred latch for \"S\[14\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] subtracao.vhd(20) " "Inferred latch for \"S\[15\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] subtracao.vhd(20) " "Inferred latch for \"S\[16\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] subtracao.vhd(20) " "Inferred latch for \"S\[17\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] subtracao.vhd(20) " "Inferred latch for \"S\[18\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] subtracao.vhd(20) " "Inferred latch for \"S\[19\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] subtracao.vhd(20) " "Inferred latch for \"S\[20\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] subtracao.vhd(20) " "Inferred latch for \"S\[21\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] subtracao.vhd(20) " "Inferred latch for \"S\[22\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] subtracao.vhd(20) " "Inferred latch for \"S\[23\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] subtracao.vhd(20) " "Inferred latch for \"S\[24\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] subtracao.vhd(20) " "Inferred latch for \"S\[25\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] subtracao.vhd(20) " "Inferred latch for \"S\[26\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] subtracao.vhd(20) " "Inferred latch for \"S\[27\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] subtracao.vhd(20) " "Inferred latch for \"S\[28\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] subtracao.vhd(20) " "Inferred latch for \"S\[29\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] subtracao.vhd(20) " "Inferred latch for \"S\[30\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] subtracao.vhd(20) " "Inferred latch for \"S\[31\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andlogic sd:dut\|andlogic:inst_and " "Elaborating entity \"andlogic\" for hierarchy \"sd:dut\|andlogic:inst_and\"" {  } { { "sd.vhd" "inst_and" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295916 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] andlogic.vhd(19) " "Inferred latch for \"S\[0\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] andlogic.vhd(19) " "Inferred latch for \"S\[1\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] andlogic.vhd(19) " "Inferred latch for \"S\[2\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] andlogic.vhd(19) " "Inferred latch for \"S\[3\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] andlogic.vhd(19) " "Inferred latch for \"S\[4\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] andlogic.vhd(19) " "Inferred latch for \"S\[5\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] andlogic.vhd(19) " "Inferred latch for \"S\[6\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] andlogic.vhd(19) " "Inferred latch for \"S\[7\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] andlogic.vhd(19) " "Inferred latch for \"S\[8\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] andlogic.vhd(19) " "Inferred latch for \"S\[9\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] andlogic.vhd(19) " "Inferred latch for \"S\[10\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] andlogic.vhd(19) " "Inferred latch for \"S\[11\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] andlogic.vhd(19) " "Inferred latch for \"S\[12\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] andlogic.vhd(19) " "Inferred latch for \"S\[13\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] andlogic.vhd(19) " "Inferred latch for \"S\[14\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] andlogic.vhd(19) " "Inferred latch for \"S\[15\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] andlogic.vhd(19) " "Inferred latch for \"S\[16\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] andlogic.vhd(19) " "Inferred latch for \"S\[17\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] andlogic.vhd(19) " "Inferred latch for \"S\[18\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] andlogic.vhd(19) " "Inferred latch for \"S\[19\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] andlogic.vhd(19) " "Inferred latch for \"S\[20\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] andlogic.vhd(19) " "Inferred latch for \"S\[21\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] andlogic.vhd(19) " "Inferred latch for \"S\[22\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] andlogic.vhd(19) " "Inferred latch for \"S\[23\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] andlogic.vhd(19) " "Inferred latch for \"S\[24\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] andlogic.vhd(19) " "Inferred latch for \"S\[25\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] andlogic.vhd(19) " "Inferred latch for \"S\[26\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] andlogic.vhd(19) " "Inferred latch for \"S\[27\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] andlogic.vhd(19) " "Inferred latch for \"S\[28\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] andlogic.vhd(19) " "Inferred latch for \"S\[29\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] andlogic.vhd(19) " "Inferred latch for \"S\[30\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] andlogic.vhd(19) " "Inferred latch for \"S\[31\]\" at andlogic.vhd(19)" {  } { { "andlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295916 "|testbench|sd:dut|andlogic:inst_and"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orlogic sd:dut\|orlogic:inst_or " "Elaborating entity \"orlogic\" for hierarchy \"sd:dut\|orlogic:inst_or\"" {  } { { "sd.vhd" "inst_or" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] orlogic.vhd(19) " "Inferred latch for \"S\[0\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] orlogic.vhd(19) " "Inferred latch for \"S\[1\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] orlogic.vhd(19) " "Inferred latch for \"S\[2\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] orlogic.vhd(19) " "Inferred latch for \"S\[3\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] orlogic.vhd(19) " "Inferred latch for \"S\[4\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] orlogic.vhd(19) " "Inferred latch for \"S\[5\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] orlogic.vhd(19) " "Inferred latch for \"S\[6\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] orlogic.vhd(19) " "Inferred latch for \"S\[7\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] orlogic.vhd(19) " "Inferred latch for \"S\[8\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] orlogic.vhd(19) " "Inferred latch for \"S\[9\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] orlogic.vhd(19) " "Inferred latch for \"S\[10\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] orlogic.vhd(19) " "Inferred latch for \"S\[11\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] orlogic.vhd(19) " "Inferred latch for \"S\[12\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] orlogic.vhd(19) " "Inferred latch for \"S\[13\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] orlogic.vhd(19) " "Inferred latch for \"S\[14\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] orlogic.vhd(19) " "Inferred latch for \"S\[15\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] orlogic.vhd(19) " "Inferred latch for \"S\[16\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] orlogic.vhd(19) " "Inferred latch for \"S\[17\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] orlogic.vhd(19) " "Inferred latch for \"S\[18\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] orlogic.vhd(19) " "Inferred latch for \"S\[19\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] orlogic.vhd(19) " "Inferred latch for \"S\[20\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] orlogic.vhd(19) " "Inferred latch for \"S\[21\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] orlogic.vhd(19) " "Inferred latch for \"S\[22\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] orlogic.vhd(19) " "Inferred latch for \"S\[23\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] orlogic.vhd(19) " "Inferred latch for \"S\[24\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] orlogic.vhd(19) " "Inferred latch for \"S\[25\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] orlogic.vhd(19) " "Inferred latch for \"S\[26\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] orlogic.vhd(19) " "Inferred latch for \"S\[27\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] orlogic.vhd(19) " "Inferred latch for \"S\[28\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] orlogic.vhd(19) " "Inferred latch for \"S\[29\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] orlogic.vhd(19) " "Inferred latch for \"S\[30\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] orlogic.vhd(19) " "Inferred latch for \"S\[31\]\" at orlogic.vhd(19)" {  } { { "orlogic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|orlogic:inst_or"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nota sd:dut\|nota:inst_notA " "Elaborating entity \"nota\" for hierarchy \"sd:dut\|nota:inst_notA\"" {  } { { "sd.vhd" "inst_notA" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] nota.vhd(21) " "Inferred latch for \"S\[0\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] nota.vhd(21) " "Inferred latch for \"S\[1\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] nota.vhd(21) " "Inferred latch for \"S\[2\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] nota.vhd(21) " "Inferred latch for \"S\[3\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] nota.vhd(21) " "Inferred latch for \"S\[4\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] nota.vhd(21) " "Inferred latch for \"S\[5\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] nota.vhd(21) " "Inferred latch for \"S\[6\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] nota.vhd(21) " "Inferred latch for \"S\[7\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] nota.vhd(21) " "Inferred latch for \"S\[8\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] nota.vhd(21) " "Inferred latch for \"S\[9\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] nota.vhd(21) " "Inferred latch for \"S\[10\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] nota.vhd(21) " "Inferred latch for \"S\[11\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] nota.vhd(21) " "Inferred latch for \"S\[12\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] nota.vhd(21) " "Inferred latch for \"S\[13\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] nota.vhd(21) " "Inferred latch for \"S\[14\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] nota.vhd(21) " "Inferred latch for \"S\[15\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] nota.vhd(21) " "Inferred latch for \"S\[16\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] nota.vhd(21) " "Inferred latch for \"S\[17\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] nota.vhd(21) " "Inferred latch for \"S\[18\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] nota.vhd(21) " "Inferred latch for \"S\[19\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] nota.vhd(21) " "Inferred latch for \"S\[20\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] nota.vhd(21) " "Inferred latch for \"S\[21\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] nota.vhd(21) " "Inferred latch for \"S\[22\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] nota.vhd(21) " "Inferred latch for \"S\[23\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] nota.vhd(21) " "Inferred latch for \"S\[24\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] nota.vhd(21) " "Inferred latch for \"S\[25\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] nota.vhd(21) " "Inferred latch for \"S\[26\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] nota.vhd(21) " "Inferred latch for \"S\[27\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] nota.vhd(21) " "Inferred latch for \"S\[28\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] nota.vhd(21) " "Inferred latch for \"S\[29\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] nota.vhd(21) " "Inferred latch for \"S\[30\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] nota.vhd(21) " "Inferred latch for \"S\[31\]\" at nota.vhd(21)" {  } { { "nota.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|nota:inst_notA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notb sd:dut\|notb:inst_notB " "Elaborating entity \"notb\" for hierarchy \"sd:dut\|notb:inst_notB\"" {  } { { "sd.vhd" "inst_notB" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295932 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] notb.vhd(21) " "Inferred latch for \"S\[0\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295932 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] notb.vhd(21) " "Inferred latch for \"S\[1\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] notb.vhd(21) " "Inferred latch for \"S\[2\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] notb.vhd(21) " "Inferred latch for \"S\[3\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] notb.vhd(21) " "Inferred latch for \"S\[4\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] notb.vhd(21) " "Inferred latch for \"S\[5\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] notb.vhd(21) " "Inferred latch for \"S\[6\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] notb.vhd(21) " "Inferred latch for \"S\[7\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] notb.vhd(21) " "Inferred latch for \"S\[8\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] notb.vhd(21) " "Inferred latch for \"S\[9\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] notb.vhd(21) " "Inferred latch for \"S\[10\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] notb.vhd(21) " "Inferred latch for \"S\[11\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] notb.vhd(21) " "Inferred latch for \"S\[12\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295947 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] notb.vhd(21) " "Inferred latch for \"S\[13\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] notb.vhd(21) " "Inferred latch for \"S\[14\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] notb.vhd(21) " "Inferred latch for \"S\[15\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] notb.vhd(21) " "Inferred latch for \"S\[16\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] notb.vhd(21) " "Inferred latch for \"S\[17\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] notb.vhd(21) " "Inferred latch for \"S\[18\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] notb.vhd(21) " "Inferred latch for \"S\[19\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] notb.vhd(21) " "Inferred latch for \"S\[20\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] notb.vhd(21) " "Inferred latch for \"S\[21\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] notb.vhd(21) " "Inferred latch for \"S\[22\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] notb.vhd(21) " "Inferred latch for \"S\[23\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] notb.vhd(21) " "Inferred latch for \"S\[24\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] notb.vhd(21) " "Inferred latch for \"S\[25\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] notb.vhd(21) " "Inferred latch for \"S\[26\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] notb.vhd(21) " "Inferred latch for \"S\[27\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] notb.vhd(21) " "Inferred latch for \"S\[28\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] notb.vhd(21) " "Inferred latch for \"S\[29\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] notb.vhd(21) " "Inferred latch for \"S\[30\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] notb.vhd(21) " "Inferred latch for \"S\[31\]\" at notb.vhd(21)" {  } { { "notb.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|notb:inst_notB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft sd:dut\|ShiftLeft:inst_shiftLeft " "Elaborating entity \"ShiftLeft\" for hierarchy \"sd:dut\|ShiftLeft:inst_shiftLeft\"" {  } { { "sd.vhd" "inst_shiftLeft" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295948 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] shiftleft.vhd(19) " "Inferred latch for \"S\[0\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] shiftleft.vhd(19) " "Inferred latch for \"S\[1\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] shiftleft.vhd(19) " "Inferred latch for \"S\[2\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] shiftleft.vhd(19) " "Inferred latch for \"S\[3\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] shiftleft.vhd(19) " "Inferred latch for \"S\[4\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] shiftleft.vhd(19) " "Inferred latch for \"S\[5\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] shiftleft.vhd(19) " "Inferred latch for \"S\[6\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] shiftleft.vhd(19) " "Inferred latch for \"S\[7\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] shiftleft.vhd(19) " "Inferred latch for \"S\[8\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] shiftleft.vhd(19) " "Inferred latch for \"S\[9\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] shiftleft.vhd(19) " "Inferred latch for \"S\[10\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] shiftleft.vhd(19) " "Inferred latch for \"S\[11\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] shiftleft.vhd(19) " "Inferred latch for \"S\[12\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] shiftleft.vhd(19) " "Inferred latch for \"S\[13\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] shiftleft.vhd(19) " "Inferred latch for \"S\[14\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] shiftleft.vhd(19) " "Inferred latch for \"S\[15\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] shiftleft.vhd(19) " "Inferred latch for \"S\[16\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] shiftleft.vhd(19) " "Inferred latch for \"S\[17\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] shiftleft.vhd(19) " "Inferred latch for \"S\[18\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] shiftleft.vhd(19) " "Inferred latch for \"S\[19\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] shiftleft.vhd(19) " "Inferred latch for \"S\[20\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] shiftleft.vhd(19) " "Inferred latch for \"S\[21\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] shiftleft.vhd(19) " "Inferred latch for \"S\[22\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] shiftleft.vhd(19) " "Inferred latch for \"S\[23\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] shiftleft.vhd(19) " "Inferred latch for \"S\[24\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] shiftleft.vhd(19) " "Inferred latch for \"S\[25\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] shiftleft.vhd(19) " "Inferred latch for \"S\[26\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] shiftleft.vhd(19) " "Inferred latch for \"S\[27\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] shiftleft.vhd(19) " "Inferred latch for \"S\[28\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] shiftleft.vhd(19) " "Inferred latch for \"S\[29\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] shiftleft.vhd(19) " "Inferred latch for \"S\[30\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] shiftleft.vhd(19) " "Inferred latch for \"S\[31\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295948 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight sd:dut\|ShiftRight:inst_shiftRight " "Elaborating entity \"ShiftRight\" for hierarchy \"sd:dut\|ShiftRight:inst_shiftRight\"" {  } { { "sd.vhd" "inst_shiftRight" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NmaisUm sd:dut\|NmaisUm:inst_nmaisum " "Elaborating entity \"NmaisUm\" for hierarchy \"sd:dut\|NmaisUm:inst_nmaisum\"" {  } { { "sd.vhd" "inst_nmaisum" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295963 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] nmaisum.vhd(19) " "Inferred latch for \"S\[0\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] nmaisum.vhd(19) " "Inferred latch for \"S\[1\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] nmaisum.vhd(19) " "Inferred latch for \"S\[2\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] nmaisum.vhd(19) " "Inferred latch for \"S\[3\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] nmaisum.vhd(19) " "Inferred latch for \"S\[4\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] nmaisum.vhd(19) " "Inferred latch for \"S\[5\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] nmaisum.vhd(19) " "Inferred latch for \"S\[6\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] nmaisum.vhd(19) " "Inferred latch for \"S\[7\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] nmaisum.vhd(19) " "Inferred latch for \"S\[8\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] nmaisum.vhd(19) " "Inferred latch for \"S\[9\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] nmaisum.vhd(19) " "Inferred latch for \"S\[10\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] nmaisum.vhd(19) " "Inferred latch for \"S\[11\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] nmaisum.vhd(19) " "Inferred latch for \"S\[12\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] nmaisum.vhd(19) " "Inferred latch for \"S\[13\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] nmaisum.vhd(19) " "Inferred latch for \"S\[14\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] nmaisum.vhd(19) " "Inferred latch for \"S\[15\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] nmaisum.vhd(19) " "Inferred latch for \"S\[16\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] nmaisum.vhd(19) " "Inferred latch for \"S\[17\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] nmaisum.vhd(19) " "Inferred latch for \"S\[18\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] nmaisum.vhd(19) " "Inferred latch for \"S\[19\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] nmaisum.vhd(19) " "Inferred latch for \"S\[20\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] nmaisum.vhd(19) " "Inferred latch for \"S\[21\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] nmaisum.vhd(19) " "Inferred latch for \"S\[22\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] nmaisum.vhd(19) " "Inferred latch for \"S\[23\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] nmaisum.vhd(19) " "Inferred latch for \"S\[24\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] nmaisum.vhd(19) " "Inferred latch for \"S\[25\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] nmaisum.vhd(19) " "Inferred latch for \"S\[26\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] nmaisum.vhd(19) " "Inferred latch for \"S\[27\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] nmaisum.vhd(19) " "Inferred latch for \"S\[28\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] nmaisum.vhd(19) " "Inferred latch for \"S\[29\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] nmaisum.vhd(19) " "Inferred latch for \"S\[30\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] nmaisum.vhd(19) " "Inferred latch for \"S\[31\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NmenosUm sd:dut\|NmenosUm:inst_nmenosum " "Elaborating entity \"NmenosUm\" for hierarchy \"sd:dut\|NmenosUm:inst_nmenosum\"" {  } { { "sd.vhd" "inst_nmenosum" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712580295963 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] nmenosum.vhd(19) " "Inferred latch for \"S\[0\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] nmenosum.vhd(19) " "Inferred latch for \"S\[1\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] nmenosum.vhd(19) " "Inferred latch for \"S\[2\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] nmenosum.vhd(19) " "Inferred latch for \"S\[3\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] nmenosum.vhd(19) " "Inferred latch for \"S\[4\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] nmenosum.vhd(19) " "Inferred latch for \"S\[5\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] nmenosum.vhd(19) " "Inferred latch for \"S\[6\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] nmenosum.vhd(19) " "Inferred latch for \"S\[7\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] nmenosum.vhd(19) " "Inferred latch for \"S\[8\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] nmenosum.vhd(19) " "Inferred latch for \"S\[9\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] nmenosum.vhd(19) " "Inferred latch for \"S\[10\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] nmenosum.vhd(19) " "Inferred latch for \"S\[11\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] nmenosum.vhd(19) " "Inferred latch for \"S\[12\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] nmenosum.vhd(19) " "Inferred latch for \"S\[13\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] nmenosum.vhd(19) " "Inferred latch for \"S\[14\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] nmenosum.vhd(19) " "Inferred latch for \"S\[15\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] nmenosum.vhd(19) " "Inferred latch for \"S\[16\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] nmenosum.vhd(19) " "Inferred latch for \"S\[17\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] nmenosum.vhd(19) " "Inferred latch for \"S\[18\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] nmenosum.vhd(19) " "Inferred latch for \"S\[19\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] nmenosum.vhd(19) " "Inferred latch for \"S\[20\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] nmenosum.vhd(19) " "Inferred latch for \"S\[21\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] nmenosum.vhd(19) " "Inferred latch for \"S\[22\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] nmenosum.vhd(19) " "Inferred latch for \"S\[23\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] nmenosum.vhd(19) " "Inferred latch for \"S\[24\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] nmenosum.vhd(19) " "Inferred latch for \"S\[25\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] nmenosum.vhd(19) " "Inferred latch for \"S\[26\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] nmenosum.vhd(19) " "Inferred latch for \"S\[27\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] nmenosum.vhd(19) " "Inferred latch for \"S\[28\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] nmenosum.vhd(19) " "Inferred latch for \"S\[29\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] nmenosum.vhd(19) " "Inferred latch for \"S\[30\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] nmenosum.vhd(19) " "Inferred latch for \"S\[31\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712580295963 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712580296041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 09:44:56 2024 " "Processing ended: Mon Apr 08 09:44:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712580296041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712580296041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712580296041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712580296041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712580296620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712580296917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712580296932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 09:44:56 2024 " "Processing started: Mon Apr 08 09:44:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712580296932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1712580296932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project1 project1 " "Command: quartus_sh -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project1 project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1712580296932 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim project1 project1 " "Quartus(args): --rtl_sim project1 project1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1712580296932 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1712580297120 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1712580297198 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1712580297198 ""}
{ "Warning" "0" "" "Warning: File project1_run_msim_rtl_vhdl.do already exists - backing up current file as project1_run_msim_rtl_vhdl.do.bak10" {  } {  } 0 0 "Warning: File project1_run_msim_rtl_vhdl.do already exists - backing up current file as project1_run_msim_rtl_vhdl.do.bak10" 0 0 "Shell" 0 0 1712580297324 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim/project1_run_msim_rtl_vhdl.do" {  } { { "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim/project1_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim/project1_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim/project1_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1712580297324 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1712580297324 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1712580297339 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1712580297339 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/joaod/Documents/GitHub/VHDL-Project-1/project1_nativelink_simulation.rpt" {  } { { "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/project1_nativelink_simulation.rpt" "0" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/project1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/joaod/Documents/GitHub/VHDL-Project-1/project1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1712580297339 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1712580297339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712580297339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 09:44:57 2024 " "Processing ended: Mon Apr 08 09:44:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712580297339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712580297339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712580297339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712580297339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712580448228 ""}
