0.7
2020.1
May 27 2020
20:09:33
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_data_extractor.v,1726837811,verilog,,,,testbench_data_extractor,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_ins_par.v,1726834308,verilog,,,,testbench_ins_par,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_multiplexer.v,1726832212,verilog,,,,testbench_multiplexer,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/sources/data_extractor.v,1726837469,verilog,,C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_data_extractor.v,,data_extractor,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/sources/instruction_parser.v,1726835137,verilog,,C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_ins_par.v,,instruction_parser,,,,,,,,
C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/sources/multiplexer.v,1726831201,verilog,,C:/Users/aa09303/Desktop/CA/32bit-riscv-processor/32bit-riscv-processor.srcs/Lab-5/simulators/testbench_multiplexer.v,,multiplexer,,,,,,,,
