# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:10 on May 16,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:29:10 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:10 on May 16,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:29:10 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:10 on May 16,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:29:10 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:10 on May 16,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:29:10 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./cyberplayer.sv 
# -- Compiling module cyberplayer
# -- Compiling module cyberplayer_testbench
# 
# Top level modules:
# 	cyberplayer_testbench
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./comparator_10.sv 
# -- Compiling module comparator_10
# -- Compiling module comparator_10_testbench
# 
# Top level modules:
# 	comparator_10_testbench
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./lfsr_10.sv 
# -- Compiling module lfsr_10
# -- Compiling module lfsr_10_testbench
# 
# Top level modules:
# 	lfsr_10_testbench
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:11 on May 16,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:29:11 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:29:11 on May 16,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.cyberplayer
# Loading work.lfsr_10
# Loading work.comparator_10
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(83): [PCDPC] - Port size (7) does not match connection size (1) for port 'HEX0'. The port definition is at: ./DE1_SOC.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(72): Variable '/DE1_SOC_testbench/dut/reset_round', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(113)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 113
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position 7  sim:/DE1_SOC_testbench/dut/cp/l10/q_n
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Anna/Documents/ee-271/lab7b/DE1_SOC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:40 on May 16,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:46:40 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:40 on May 16,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:46:40 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:40 on May 16,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./score_counter.sv 
# -- Compiling module score_counter
# 
# Top level modules:
# 	score_counter
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./cyberplayer.sv 
# -- Compiling module cyberplayer
# -- Compiling module cyberplayer_testbench
# 
# Top level modules:
# 	cyberplayer_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./comparator_10.sv 
# -- Compiling module comparator_10
# -- Compiling module comparator_10_testbench
# 
# Top level modules:
# 	comparator_10_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./lfsr_10.sv 
# -- Compiling module lfsr_10
# -- Compiling module lfsr_10_testbench
# 
# Top level modules:
# 	lfsr_10_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:41 on May 16,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:46:41 on May 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:46:42 on May 16,2023, Elapsed time: 0:17:31
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:46:42 on May 16,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.cyberplayer
# Loading work.lfsr_10
# Loading work.comparator_10
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# Loading work.score_counter
# ** Warning: (vsim-3015) ./DE1_SOC.sv(83): [PCDPC] - Port size (7) does not match connection size (1) for port 'HEX0'. The port definition is at: ./DE1_SOC.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# ** Warning: (vsim-3839) ./DE1_SOC.sv(72): Variable '/DE1_SOC_testbench/dut/reset_round', driven via a port connection, is multiply driven. See ./DE1_SOC.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SOC_testbench/dut File: ./DE1_SOC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(113)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 113
add wave -position 2  sim:/DE1_SOC_testbench/SW
# End time: 19:10:21 on May 16,2023, Elapsed time: 2:23:39
# Errors: 0, Warnings: 2
