// Seed: 3627047917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  uwire id_7,
    output tri1  id_8,
    output uwire id_9,
    input  tri0  id_10,
    output tri   id_11,
    output wire  id_12,
    input  tri   id_13,
    output tri0  id_14,
    output wand  id_15,
    input  tri0  id_16,
    output tri1  id_17,
    input  tri0  id_18,
    input  wor   id_19,
    output tri0  id_20,
    input  wor   id_21,
    input  uwire id_22
);
  wire id_24;
  wire id_25;
  module_0(
      id_24, id_24, id_25, id_25
  );
  wire id_26;
  wire id_27 = id_24;
endmodule
