Altera SOPC Builder Version 11.10 Build 173
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2011.11.21 08:38:58 (*) mk_custom_sdk starting
# 2011.11.21 08:38:58 (*) Reading project D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.ptf.

# 2011.11.21 08:38:58 (*) Finding all CPUs
# 2011.11.21 08:38:58 (*) Finding all available components
# 2011.11.21 08:38:58 (*) Reading D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/.sopc_builder/install.ptf

# 2011.11.21 08:38:58 (*) Found 63 components

# 2011.11.21 08:38:58 (*) Finding all peripherals

# 2011.11.21 08:38:58 (*) Finding software components

# 2011.11.21 08:38:59 (*) (Legacy SDK Generation Skipped)
# 2011.11.21 08:38:59 (*) (All TCL Script Generation Skipped)
# 2011.11.21 08:38:59 (*) (No Libraries Built)
# 2011.11.21 08:38:59 (*) (Contents Generation Skipped)
# 2011.11.21 08:38:59 (*) mk_custom_sdk finishing

# 2011.11.21 08:38:59 (*) Starting generation for system: nios_bts.

.
.
.
.

# 2011.11.21 08:39:00 (*) Running Generator Program for cpu_0

# 2011.11.21 08:39:01 (*) Starting Nios II generation
# 2011.11.21 08:39:01 (*)   Checking for plaintext license.
# 2011.11.21 08:39:16 (*)   Plaintext license not found.
# 2011.11.21 08:39:16 (*)   Checking for encrypted license (non-evaluation).
# 2011.11.21 08:39:30 (*)   Encrypted license found.  SOF will not be time-limited.
# 2011.11.21 08:39:30 (*)   Getting CPU configuration settings
# 2011.11.21 08:39:30 (*)   Elaborating CPU configuration settings
# 2011.11.21 08:39:30 (*)   Creating all objects for CPU

# 2011.11.21 08:39:30 (*)     Testbench
# 2011.11.21 08:39:31 (*)     Instruction decoding
# 2011.11.21 08:39:31 (*)       Instruction fields
# 2011.11.21 08:39:31 (*)       Instruction decodes
# 2011.11.21 08:39:32 (*)       Signals for RTL simulation waveforms
# 2011.11.21 08:39:32 (*)       Instruction controls
# 2011.11.21 08:39:32 (*)     Pipeline frontend
# 2011.11.21 08:39:32 (*)     Pipeline backend
# 2011.11.21 08:39:37 (*)   Generating HDL from CPU objects
# 2011.11.21 08:39:41 (*)   Creating encrypted HDL

# 2011.11.21 08:39:43 (*) Done Nios II generation

# 2011.11.21 08:39:43 (*) Running Generator Program for onchip_memory2_0

# 2011.11.21 08:39:45 (*) Running Generator Program for jtag_uart_0

# 2011.11.21 08:39:46 (*) Running Generator Program for timer_0


# 2011.11.21 08:39:46 (*) Making arbitration and system (top) modules.

# 2011.11.21 08:39:51 (*) Generating Quartus symbol for top level: nios_bts

# 2011.11.21 08:39:51 (*) Symbol D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.bsf already exists, no need to regenerate
# 2011.11.21 08:39:51 (*) Creating command-line system-generation script: D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts_generation_script

# 2011.11.21 08:39:51 (*) Running setup for HDL simulator: modelsim


# 2011.11.21 08:39:51 (*) Completed generation for system: nios_bts.
# 2011.11.21 08:39:51 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.ptf 
  System HDL Model : D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.v 
  System Generation Script : D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts_generation_script 


# 2011.11.21 08:39:51 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
