# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 \
    op interface \
    ports { blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_address0 { O 6 vector } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_ce0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_we0 { O 1 bit } blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 \
    op interface \
    ports { p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_address0 { O 6 vector } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_ce0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_we0 { O 1 bit } p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name Arows \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Arows \
    op interface \
    ports { Arows_dout { I 512 vector } Arows_empty_n { I 1 bit } Arows_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName blockmatmul_flow_control_loop_pipe_sequential_init_U
set CompName blockmatmul_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix blockmatmul_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


