
BlockEscape.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfd8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d48  0800c1d8  0800c1d8  0001c1d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef20  0800ef20  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef20  0800ef20  0001ef20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef28  0800ef28  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef28  0800ef28  0001ef28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef2c  0800ef2c  0001ef2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800ef30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000051fc  2000008c  0800efbc  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005288  0800efbc  00025288  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029b2d  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061e1  00000000  00000000  00049c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002148  00000000  00000000  0004fe10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001963  00000000  00000000  00051f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000365a3  00000000  00000000  000538bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c672  00000000  00000000  00089e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013527e  00000000  00000000  000b64d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009274  00000000  00000000  001eb750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001f49c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800c1c0 	.word	0x0800c1c0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	0800c1c0 	.word	0x0800c1c0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 80005e0:	2001      	movs	r0, #1
 80005e2:	f000 f803 	bl	80005ec <BSP_LCD_InitEx>
 80005e6:	4603      	mov	r3, r0
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	bd80      	pop	{r7, pc}

080005ec <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b090      	sub	sp, #64	; 0x40
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80005f6:	f646 3325 	movw	r3, #27429	; 0x6b25
 80005fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8000604:	f000 f934 	bl	8000870 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8000608:	f000 fbf6 	bl	8000df8 <LCD_IO_GetID>
 800060c:	4603      	mov	r3, r0
 800060e:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8000610:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000612:	2b11      	cmp	r3, #17
 8000614:	d001      	beq.n	800061a <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8000616:	2301      	movs	r3, #1
 8000618:	e111      	b.n	800083e <BSP_LCD_InitEx+0x252>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 800061a:	f000 fbf5 	bl	8000e08 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 800061e:	4b8a      	ldr	r3, [pc, #552]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 8000620:	4a8a      	ldr	r2, [pc, #552]	; (800084c <BSP_LCD_InitEx+0x260>)
 8000622:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8000624:	4888      	ldr	r0, [pc, #544]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 8000626:	f004 f925 	bl	8004874 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 800062a:	2364      	movs	r3, #100	; 0x64
 800062c:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 800062e:	2305      	movs	r3, #5
 8000630:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8000636:	f24f 4324 	movw	r3, #62500	; 0xf424
 800063a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800063c:	4b82      	ldr	r3, [pc, #520]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 800063e:	2201      	movs	r2, #1
 8000640:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8000642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000644:	089b      	lsrs	r3, r3, #2
 8000646:	4a82      	ldr	r2, [pc, #520]	; (8000850 <BSP_LCD_InitEx+0x264>)
 8000648:	fba2 2303 	umull	r2, r3, r2, r3
 800064c:	0a9b      	lsrs	r3, r3, #10
 800064e:	4a7e      	ldr	r2, [pc, #504]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 8000650:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8000652:	f107 0308 	add.w	r3, r7, #8
 8000656:	4619      	mov	r1, r3
 8000658:	487b      	ldr	r0, [pc, #492]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 800065a:	f003 ffef 	bl	800463c <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d108      	bne.n	8000676 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8000664:	4b7b      	ldr	r3, [pc, #492]	; (8000854 <BSP_LCD_InitEx+0x268>)
 8000666:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800066a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 800066c:	4b7a      	ldr	r3, [pc, #488]	; (8000858 <BSP_LCD_InitEx+0x26c>)
 800066e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	e007      	b.n	8000686 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8000676:	4b77      	ldr	r3, [pc, #476]	; (8000854 <BSP_LCD_InitEx+0x268>)
 8000678:	f44f 7248 	mov.w	r2, #800	; 0x320
 800067c:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800067e:	4b76      	ldr	r3, [pc, #472]	; (8000858 <BSP_LCD_InitEx+0x26c>)
 8000680:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000684:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8000686:	4b73      	ldr	r3, [pc, #460]	; (8000854 <BSP_LCD_InitEx+0x268>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 800068c:	4b72      	ldr	r3, [pc, #456]	; (8000858 <BSP_LCD_InitEx+0x26c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8000692:	2301      	movs	r3, #1
 8000694:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8000696:	230f      	movs	r3, #15
 8000698:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 800069a:	2310      	movs	r3, #16
 800069c:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800069e:	2302      	movs	r3, #2
 80006a0:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 80006a2:	2322      	movs	r3, #34	; 0x22
 80006a4:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 80006a6:	2322      	movs	r3, #34	; 0x22
 80006a8:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 80006aa:	4b6c      	ldr	r3, [pc, #432]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 80006b0:	4b6a      	ldr	r3, [pc, #424]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006b2:	2205      	movs	r2, #5
 80006b4:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80006b6:	4b69      	ldr	r3, [pc, #420]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 80006bc:	4b67      	ldr	r3, [pc, #412]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 80006c2:	4b66      	ldr	r3, [pc, #408]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 80006c8:	4b64      	ldr	r3, [pc, #400]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006ca:	2202      	movs	r2, #2
 80006cc:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 80006ce:	4b63      	ldr	r3, [pc, #396]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80006d4:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 80006d6:	4b61      	ldr	r3, [pc, #388]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006d8:	2200      	movs	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 80006dc:	4a5f      	ldr	r2, [pc, #380]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006e0:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80006e6:	fb03 f202 	mul.w	r2, r3, r2
 80006ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f0:	4a5a      	ldr	r2, [pc, #360]	; (800085c <BSP_LCD_InitEx+0x270>)
 80006f2:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80006f4:	69bb      	ldr	r3, [r7, #24]
 80006f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80006f8:	fb03 f202 	mul.w	r2, r3, r2
 80006fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000702:	4a56      	ldr	r2, [pc, #344]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000704:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8000706:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000708:	69fb      	ldr	r3, [r7, #28]
 800070a:	441a      	add	r2, r3
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	441a      	add	r2, r3
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	4413      	add	r3, r2
 8000714:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000716:	fb03 f202 	mul.w	r2, r3, r2
 800071a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800071c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000720:	4a4e      	ldr	r2, [pc, #312]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000722:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8000724:	4a4d      	ldr	r2, [pc, #308]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000728:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 800072a:	4a4c      	ldr	r2, [pc, #304]	; (800085c <BSP_LCD_InitEx+0x270>)
 800072c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072e:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8000730:	4a4a      	ldr	r2, [pc, #296]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000732:	6a3b      	ldr	r3, [r7, #32]
 8000734:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8000736:	4a49      	ldr	r2, [pc, #292]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800073a:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 800073c:	4b47      	ldr	r3, [pc, #284]	; (800085c <BSP_LCD_InitEx+0x270>)
 800073e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000742:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8000744:	4b45      	ldr	r3, [pc, #276]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000746:	2210      	movs	r2, #16
 8000748:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 800074a:	4b44      	ldr	r3, [pc, #272]	; (800085c <BSP_LCD_InitEx+0x270>)
 800074c:	2200      	movs	r2, #0
 800074e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8000750:	4b42      	ldr	r3, [pc, #264]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000752:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000756:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8000758:	4b40      	ldr	r3, [pc, #256]	; (800085c <BSP_LCD_InitEx+0x270>)
 800075a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800075e:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8000760:	4b3e      	ldr	r3, [pc, #248]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000766:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8000768:	4b3c      	ldr	r3, [pc, #240]	; (800085c <BSP_LCD_InitEx+0x270>)
 800076a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800076e:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8000770:	4b3a      	ldr	r3, [pc, #232]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000772:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000776:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8000778:	4b38      	ldr	r3, [pc, #224]	; (800085c <BSP_LCD_InitEx+0x270>)
 800077a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800077e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8000780:	4936      	ldr	r1, [pc, #216]	; (800085c <BSP_LCD_InitEx+0x270>)
 8000782:	4831      	ldr	r0, [pc, #196]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 8000784:	f004 f9ce 	bl	8004b24 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	3b01      	subs	r3, #1
 800078c:	4a34      	ldr	r2, [pc, #208]	; (8000860 <BSP_LCD_InitEx+0x274>)
 800078e:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8000790:	69fa      	ldr	r2, [r7, #28]
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	4413      	add	r3, r2
 8000796:	3b01      	subs	r3, #1
 8000798:	4a31      	ldr	r2, [pc, #196]	; (8000860 <BSP_LCD_InitEx+0x274>)
 800079a:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 800079c:	4b2d      	ldr	r3, [pc, #180]	; (8000854 <BSP_LCD_InitEx+0x268>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	441a      	add	r2, r3
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	4413      	add	r3, r2
 80007a8:	3b01      	subs	r3, #1
 80007aa:	4a2d      	ldr	r2, [pc, #180]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007ac:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 80007ae:	4b29      	ldr	r3, [pc, #164]	; (8000854 <BSP_LCD_InitEx+0x268>)
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	441a      	add	r2, r3
 80007b6:	69bb      	ldr	r3, [r7, #24]
 80007b8:	441a      	add	r2, r3
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	4413      	add	r3, r2
 80007be:	3b01      	subs	r3, #1
 80007c0:	4a27      	ldr	r2, [pc, #156]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007c2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 80007c4:	4b23      	ldr	r3, [pc, #140]	; (8000854 <BSP_LCD_InitEx+0x268>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a25      	ldr	r2, [pc, #148]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007ca:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 80007cc:	4b22      	ldr	r3, [pc, #136]	; (8000858 <BSP_LCD_InitEx+0x26c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a23      	ldr	r2, [pc, #140]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007d2:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80007d4:	4b23      	ldr	r3, [pc, #140]	; (8000864 <BSP_LCD_InitEx+0x278>)
 80007d6:	2208      	movs	r2, #8
 80007d8:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80007da:	4b22      	ldr	r3, [pc, #136]	; (8000864 <BSP_LCD_InitEx+0x278>)
 80007dc:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80007e0:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80007e2:	4b20      	ldr	r3, [pc, #128]	; (8000864 <BSP_LCD_InitEx+0x278>)
 80007e4:	2207      	movs	r2, #7
 80007e6:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80007e8:	4b1e      	ldr	r3, [pc, #120]	; (8000864 <BSP_LCD_InitEx+0x278>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80007ee:	481d      	ldr	r0, [pc, #116]	; (8000864 <BSP_LCD_InitEx+0x278>)
 80007f0:	f006 f93e 	bl	8006a70 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <BSP_LCD_InitEx+0x274>)
 80007fe:	2200      	movs	r2, #0
 8000800:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8000804:	4b16      	ldr	r3, [pc, #88]	; (8000860 <BSP_LCD_InitEx+0x274>)
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800080c:	4b14      	ldr	r3, [pc, #80]	; (8000860 <BSP_LCD_InitEx+0x274>)
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <BSP_LCD_InitEx+0x274>)
 8000814:	4a14      	ldr	r2, [pc, #80]	; (8000868 <BSP_LCD_InitEx+0x27c>)
 8000816:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8000818:	4910      	ldr	r1, [pc, #64]	; (800085c <BSP_LCD_InitEx+0x270>)
 800081a:	4811      	ldr	r0, [pc, #68]	; (8000860 <BSP_LCD_InitEx+0x274>)
 800081c:	f005 fbc6 	bl	8005fac <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8000820:	480f      	ldr	r0, [pc, #60]	; (8000860 <BSP_LCD_InitEx+0x274>)
 8000822:	f005 f91b 	bl	8005a5c <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8000826:	4808      	ldr	r0, [pc, #32]	; (8000848 <BSP_LCD_InitEx+0x25c>)
 8000828:	f004 fcd6 	bl	80051d8 <HAL_DSI_Start>
  /* Initialize the SDRAM */
  //BSP_SDRAM_Init();
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800082c:	480f      	ldr	r0, [pc, #60]	; (800086c <BSP_LCD_InitEx+0x280>)
 800082e:	f000 f911 	bl	8000a54 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	4619      	mov	r1, r3
 8000836:	2000      	movs	r0, #0
 8000838:	f000 fc66 	bl	8001108 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3740      	adds	r7, #64	; 0x40
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000214 	.word	0x20000214
 800084c:	40016c00 	.word	0x40016c00
 8000850:	43215e57 	.word	0x43215e57
 8000854:	20000000 	.word	0x20000000
 8000858:	20000004 	.word	0x20000004
 800085c:	200000a8 	.word	0x200000a8
 8000860:	2000016c 	.word	0x2000016c
 8000864:	2000024c 	.word	0x2000024c
 8000868:	40016800 	.word	0x40016800
 800086c:	20000010 	.word	0x20000010

08000870 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <BSP_LCD_Reset+0x68>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a17      	ldr	r2, [pc, #92]	; (80008d8 <BSP_LCD_Reset+0x68>)
 800087c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b15      	ldr	r3, [pc, #84]	; (80008d8 <BSP_LCD_Reset+0x68>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 800088e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000892:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8000898:	2301      	movs	r3, #1
 800089a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4619      	mov	r1, r3
 80008a4:	480d      	ldr	r0, [pc, #52]	; (80008dc <BSP_LCD_Reset+0x6c>)
 80008a6:	f004 fdbb 	bl	8005420 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008b0:	480a      	ldr	r0, [pc, #40]	; (80008dc <BSP_LCD_Reset+0x6c>)
 80008b2:	f004 ff79 	bl	80057a8 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 80008b6:	2014      	movs	r0, #20
 80008b8:	f002 fed0 	bl	800365c <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 80008bc:	2201      	movs	r2, #1
 80008be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c2:	4806      	ldr	r0, [pc, #24]	; (80008dc <BSP_LCD_Reset+0x6c>)
 80008c4:	f004 ff70 	bl	80057a8 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 80008c8:	200a      	movs	r0, #10
 80008ca:	f002 fec7 	bl	800365c <HAL_Delay>
}
 80008ce:	bf00      	nop
 80008d0:	3718      	adds	r7, #24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40022400 	.word	0x40022400

080008e0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 80008e4:	4b03      	ldr	r3, [pc, #12]	; (80008f4 <BSP_LCD_GetXSize+0x14>)
 80008e6:	681b      	ldr	r3, [r3, #0]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	20000000 	.word	0x20000000

080008f8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 80008fc:	4b03      	ldr	r3, [pc, #12]	; (800090c <BSP_LCD_GetYSize+0x14>)
 80008fe:	681b      	ldr	r3, [r3, #0]
}
 8000900:	4618      	mov	r0, r3
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	20000004 	.word	0x20000004

08000910 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b090      	sub	sp, #64	; 0x40
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	6039      	str	r1, [r7, #0]
 800091a:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8000920:	f7ff ffde 	bl	80008e0 <BSP_LCD_GetXSize>
 8000924:	4603      	mov	r3, r0
 8000926:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800092c:	f7ff ffe4 	bl	80008f8 <BSP_LCD_GetYSize>
 8000930:	4603      	mov	r3, r0
 8000932:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 800093c:	23ff      	movs	r3, #255	; 0xff
 800093e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000956:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800095c:	2307      	movs	r3, #7
 800095e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8000960:	f7ff ffbe 	bl	80008e0 <BSP_LCD_GetXSize>
 8000964:	4603      	mov	r3, r0
 8000966:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8000968:	f7ff ffc6 	bl	80008f8 <BSP_LCD_GetYSize>
 800096c:	4603      	mov	r3, r0
 800096e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8000970:	88fa      	ldrh	r2, [r7, #6]
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	4619      	mov	r1, r3
 8000978:	4812      	ldr	r0, [pc, #72]	; (80009c4 <BSP_LCD_LayerDefaultInit+0xb4>)
 800097a:	f005 f93f 	bl	8005bfc <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800097e:	88fa      	ldrh	r2, [r7, #6]
 8000980:	4911      	ldr	r1, [pc, #68]	; (80009c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8000982:	4613      	mov	r3, r2
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	4413      	add	r3, r2
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	440b      	add	r3, r1
 800098c:	3304      	adds	r3, #4
 800098e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000992:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8000994:	88fa      	ldrh	r2, [r7, #6]
 8000996:	490c      	ldr	r1, [pc, #48]	; (80009c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	440b      	add	r3, r1
 80009a2:	3308      	adds	r3, #8
 80009a4:	4a09      	ldr	r2, [pc, #36]	; (80009cc <BSP_LCD_LayerDefaultInit+0xbc>)
 80009a6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80009a8:	88fa      	ldrh	r2, [r7, #6]
 80009aa:	4907      	ldr	r1, [pc, #28]	; (80009c8 <BSP_LCD_LayerDefaultInit+0xb8>)
 80009ac:	4613      	mov	r3, r2
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	4413      	add	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	440b      	add	r3, r1
 80009b6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	bf00      	nop
 80009be:	3740      	adds	r7, #64	; 0x40
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	2000016c 	.word	0x2000016c
 80009c8:	20000234 	.word	0x20000234
 80009cc:	20000010 	.word	0x20000010

080009d0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80009d8:	4a04      	ldr	r2, [pc, #16]	; (80009ec <BSP_LCD_SelectLayer+0x1c>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6013      	str	r3, [r2, #0]
}
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	20000230 	.word	0x20000230

080009f0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <BSP_LCD_SetTextColor+0x28>)
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	4907      	ldr	r1, [pc, #28]	; (8000a1c <BSP_LCD_SetTextColor+0x2c>)
 80009fe:	4613      	mov	r3, r2
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	4413      	add	r3, r2
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	440b      	add	r3, r1
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	601a      	str	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	20000230 	.word	0x20000230
 8000a1c:	20000234 	.word	0x20000234

08000a20 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8000a28:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <BSP_LCD_SetBackColor+0x2c>)
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	4908      	ldr	r1, [pc, #32]	; (8000a50 <BSP_LCD_SetBackColor+0x30>)
 8000a2e:	4613      	mov	r3, r2
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	4413      	add	r3, r2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	440b      	add	r3, r1
 8000a38:	3304      	adds	r3, #4
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	601a      	str	r2, [r3, #0]
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20000230 	.word	0x20000230
 8000a50:	20000234 	.word	0x20000234

08000a54 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <BSP_LCD_SetFont+0x2c>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4908      	ldr	r1, [pc, #32]	; (8000a84 <BSP_LCD_SetFont+0x30>)
 8000a62:	4613      	mov	r3, r2
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	4413      	add	r3, r2
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	440b      	add	r3, r1
 8000a6c:	3308      	adds	r3, #8
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	601a      	str	r2, [r3, #0]
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000230 	.word	0x20000230
 8000a84:	20000234 	.word	0x20000234

08000a88 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af02      	add	r7, sp, #8
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <BSP_LCD_Clear+0x48>)
 8000a92:	681c      	ldr	r4, [r3, #0]
 8000a94:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <BSP_LCD_Clear+0x48>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a0e      	ldr	r2, [pc, #56]	; (8000ad4 <BSP_LCD_Clear+0x4c>)
 8000a9a:	2134      	movs	r1, #52	; 0x34
 8000a9c:	fb01 f303 	mul.w	r3, r1, r3
 8000aa0:	4413      	add	r3, r2
 8000aa2:	335c      	adds	r3, #92	; 0x5c
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	461e      	mov	r6, r3
 8000aa8:	f7ff ff1a 	bl	80008e0 <BSP_LCD_GetXSize>
 8000aac:	4605      	mov	r5, r0
 8000aae:	f7ff ff23 	bl	80008f8 <BSP_LCD_GetYSize>
 8000ab2:	4602      	mov	r2, r0
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	9301      	str	r3, [sp, #4]
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	4613      	mov	r3, r2
 8000abe:	462a      	mov	r2, r5
 8000ac0:	4631      	mov	r1, r6
 8000ac2:	4620      	mov	r0, r4
 8000ac4:	f000 fae8 	bl	8001098 <LL_FillBuffer>
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ad0:	20000230 	.word	0x20000230
 8000ad4:	2000016c 	.word	0x2000016c

08000ad8 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	80fb      	strh	r3, [r7, #6]
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	80bb      	strh	r3, [r7, #4]
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000aea:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <BSP_LCD_DisplayChar+0x80>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	491b      	ldr	r1, [pc, #108]	; (8000b5c <BSP_LCD_DisplayChar+0x84>)
 8000af0:	4613      	mov	r3, r2
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	4413      	add	r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	440b      	add	r3, r1
 8000afa:	3308      	adds	r3, #8
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	6819      	ldr	r1, [r3, #0]
 8000b00:	78fb      	ldrb	r3, [r7, #3]
 8000b02:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <BSP_LCD_DisplayChar+0x80>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4c14      	ldr	r4, [pc, #80]	; (8000b5c <BSP_LCD_DisplayChar+0x84>)
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	4413      	add	r3, r2
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	4423      	add	r3, r4
 8000b16:	3308      	adds	r3, #8
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000b1c:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000b20:	4b0d      	ldr	r3, [pc, #52]	; (8000b58 <BSP_LCD_DisplayChar+0x80>)
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	4c0d      	ldr	r4, [pc, #52]	; (8000b5c <BSP_LCD_DisplayChar+0x84>)
 8000b26:	4613      	mov	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	4413      	add	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4423      	add	r3, r4
 8000b30:	3308      	adds	r3, #8
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	889b      	ldrh	r3, [r3, #4]
 8000b36:	3307      	adds	r3, #7
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	da00      	bge.n	8000b3e <BSP_LCD_DisplayChar+0x66>
 8000b3c:	3307      	adds	r3, #7
 8000b3e:	10db      	asrs	r3, r3, #3
 8000b40:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000b44:	18ca      	adds	r2, r1, r3
 8000b46:	88b9      	ldrh	r1, [r7, #4]
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f9ec 	bl	8000f28 <DrawChar>
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd90      	pop	{r4, r7, pc}
 8000b58:	20000230 	.word	0x20000230
 8000b5c:	20000234 	.word	0x20000234

08000b60 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8000b60:	b5b0      	push	{r4, r5, r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60ba      	str	r2, [r7, #8]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	81fb      	strh	r3, [r7, #14]
 8000b6e:	460b      	mov	r3, r1
 8000b70:	81bb      	strh	r3, [r7, #12]
 8000b72:	4613      	mov	r3, r2
 8000b74:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8000b76:	2301      	movs	r3, #1
 8000b78:	83fb      	strh	r3, [r7, #30]
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61bb      	str	r3, [r7, #24]
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8000b8a:	e002      	b.n	8000b92 <BSP_LCD_DisplayStringAt+0x32>
 8000b8c:	69bb      	ldr	r3, [r7, #24]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	61bb      	str	r3, [r7, #24]
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	617a      	str	r2, [r7, #20]
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1f6      	bne.n	8000b8c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8000b9e:	f7ff fe9f 	bl	80008e0 <BSP_LCD_GetXSize>
 8000ba2:	4601      	mov	r1, r0
 8000ba4:	4b50      	ldr	r3, [pc, #320]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4850      	ldr	r0, [pc, #320]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000baa:	4613      	mov	r3, r2
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	4413      	add	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	4403      	add	r3, r0
 8000bb4:	3308      	adds	r3, #8
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	889b      	ldrh	r3, [r3, #4]
 8000bba:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bbe:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	2b03      	cmp	r3, #3
 8000bc4:	d01c      	beq.n	8000c00 <BSP_LCD_DisplayStringAt+0xa0>
 8000bc6:	2b03      	cmp	r3, #3
 8000bc8:	dc33      	bgt.n	8000c32 <BSP_LCD_DisplayStringAt+0xd2>
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d002      	beq.n	8000bd4 <BSP_LCD_DisplayStringAt+0x74>
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d019      	beq.n	8000c06 <BSP_LCD_DisplayStringAt+0xa6>
 8000bd2:	e02e      	b.n	8000c32 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	1ad1      	subs	r1, r2, r3
 8000bda:	4b43      	ldr	r3, [pc, #268]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	4843      	ldr	r0, [pc, #268]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000be0:	4613      	mov	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	4413      	add	r3, r2
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4403      	add	r3, r0
 8000bea:	3308      	adds	r3, #8
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	889b      	ldrh	r3, [r3, #4]
 8000bf0:	fb01 f303 	mul.w	r3, r1, r3
 8000bf4:	085b      	lsrs	r3, r3, #1
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	89fb      	ldrh	r3, [r7, #14]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	83fb      	strh	r3, [r7, #30]
      break;
 8000bfe:	e01b      	b.n	8000c38 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8000c00:	89fb      	ldrh	r3, [r7, #14]
 8000c02:	83fb      	strh	r3, [r7, #30]
      break;
 8000c04:	e018      	b.n	8000c38 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	b299      	uxth	r1, r3
 8000c0e:	4b36      	ldr	r3, [pc, #216]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	4836      	ldr	r0, [pc, #216]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000c14:	4613      	mov	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4403      	add	r3, r0
 8000c1e:	3308      	adds	r3, #8
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	889b      	ldrh	r3, [r3, #4]
 8000c24:	fb11 f303 	smulbb	r3, r1, r3
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	89fb      	ldrh	r3, [r7, #14]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	83fb      	strh	r3, [r7, #30]
      break;
 8000c30:	e002      	b.n	8000c38 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 8000c32:	89fb      	ldrh	r3, [r7, #14]
 8000c34:	83fb      	strh	r3, [r7, #30]
      break;
 8000c36:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8000c38:	8bfb      	ldrh	r3, [r7, #30]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d003      	beq.n	8000c46 <BSP_LCD_DisplayStringAt+0xe6>
 8000c3e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	da1d      	bge.n	8000c82 <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8000c4a:	e01a      	b.n	8000c82 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	781a      	ldrb	r2, [r3, #0]
 8000c50:	89b9      	ldrh	r1, [r7, #12]
 8000c52:	8bfb      	ldrh	r3, [r7, #30]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff ff3f 	bl	8000ad8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8000c5a:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	4923      	ldr	r1, [pc, #140]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000c60:	4613      	mov	r3, r2
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	4413      	add	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	440b      	add	r3, r1
 8000c6a:	3308      	adds	r3, #8
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	889a      	ldrh	r2, [r3, #4]
 8000c70:	8bfb      	ldrh	r3, [r7, #30]
 8000c72:	4413      	add	r3, r2
 8000c74:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60bb      	str	r3, [r7, #8]
    i++;
 8000c7c:	8bbb      	ldrh	r3, [r7, #28]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	bf14      	ite	ne
 8000c8a:	2301      	movne	r3, #1
 8000c8c:	2300      	moveq	r3, #0
 8000c8e:	b2dc      	uxtb	r4, r3
 8000c90:	f7ff fe26 	bl	80008e0 <BSP_LCD_GetXSize>
 8000c94:	8bb9      	ldrh	r1, [r7, #28]
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	4d14      	ldr	r5, [pc, #80]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	4413      	add	r3, r2
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	442b      	add	r3, r5
 8000ca6:	3308      	adds	r3, #8
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	889b      	ldrh	r3, [r3, #4]
 8000cac:	fb01 f303 	mul.w	r3, r1, r3
 8000cb0:	1ac3      	subs	r3, r0, r3
 8000cb2:	b299      	uxth	r1, r3
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <BSP_LCD_DisplayStringAt+0x188>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	480c      	ldr	r0, [pc, #48]	; (8000cec <BSP_LCD_DisplayStringAt+0x18c>)
 8000cba:	4613      	mov	r3, r2
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	4413      	add	r3, r2
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	4403      	add	r3, r0
 8000cc4:	3308      	adds	r3, #8
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	889b      	ldrh	r3, [r3, #4]
 8000cca:	4299      	cmp	r1, r3
 8000ccc:	bf2c      	ite	cs
 8000cce:	2301      	movcs	r3, #1
 8000cd0:	2300      	movcc	r3, #0
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	4023      	ands	r3, r4
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1b7      	bne.n	8000c4c <BSP_LCD_DisplayStringAt+0xec>
  }

}
 8000cdc:	bf00      	nop
 8000cde:	bf00      	nop
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000230 	.word	0x20000230
 8000cec:	20000234 	.word	0x20000234

08000cf0 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8000cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af02      	add	r7, sp, #8
 8000cf8:	4604      	mov	r4, r0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	461a      	mov	r2, r3
 8000d00:	4623      	mov	r3, r4
 8000d02:	80fb      	strh	r3, [r7, #6]
 8000d04:	4603      	mov	r3, r0
 8000d06:	80bb      	strh	r3, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8000d14:	4b20      	ldr	r3, [pc, #128]	; (8000d98 <BSP_LCD_FillRect+0xa8>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4920      	ldr	r1, [pc, #128]	; (8000d9c <BSP_LCD_FillRect+0xac>)
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	4413      	add	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	440b      	add	r3, r1
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fe62 	bl	80009f0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <BSP_LCD_FillRect+0xa8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1b      	ldr	r2, [pc, #108]	; (8000da0 <BSP_LCD_FillRect+0xb0>)
 8000d32:	2134      	movs	r1, #52	; 0x34
 8000d34:	fb01 f303 	mul.w	r3, r1, r3
 8000d38:	4413      	add	r3, r2
 8000d3a:	335c      	adds	r3, #92	; 0x5c
 8000d3c:	681c      	ldr	r4, [r3, #0]
 8000d3e:	f7ff fdcf 	bl	80008e0 <BSP_LCD_GetXSize>
 8000d42:	4602      	mov	r2, r0
 8000d44:	88bb      	ldrh	r3, [r7, #4]
 8000d46:	fb03 f202 	mul.w	r2, r3, r2
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	4423      	add	r3, r4
 8000d52:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8000d54:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <BSP_LCD_FillRect+0xa8>)
 8000d56:	681c      	ldr	r4, [r3, #0]
 8000d58:	68fd      	ldr	r5, [r7, #12]
 8000d5a:	887e      	ldrh	r6, [r7, #2]
 8000d5c:	f8b7 8000 	ldrh.w	r8, [r7]
 8000d60:	f7ff fdbe 	bl	80008e0 <BSP_LCD_GetXSize>
 8000d64:	4602      	mov	r2, r0
 8000d66:	887b      	ldrh	r3, [r7, #2]
 8000d68:	1ad1      	subs	r1, r2, r3
 8000d6a:	4b0b      	ldr	r3, [pc, #44]	; (8000d98 <BSP_LCD_FillRect+0xa8>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	480b      	ldr	r0, [pc, #44]	; (8000d9c <BSP_LCD_FillRect+0xac>)
 8000d70:	4613      	mov	r3, r2
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	4403      	add	r3, r0
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	9301      	str	r3, [sp, #4]
 8000d7e:	9100      	str	r1, [sp, #0]
 8000d80:	4643      	mov	r3, r8
 8000d82:	4632      	mov	r2, r6
 8000d84:	4629      	mov	r1, r5
 8000d86:	4620      	mov	r0, r4
 8000d88:	f000 f986 	bl	8001098 <LL_FillBuffer>
}
 8000d8c:	bf00      	nop
 8000d8e:	3710      	adds	r7, #16
 8000d90:	46bd      	mov	sp, r7
 8000d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d96:	bf00      	nop
 8000d98:	20000230 	.word	0x20000230
 8000d9c:	20000234 	.word	0x20000234
 8000da0:	2000016c 	.word	0x2000016c

08000da4 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af02      	add	r7, sp, #8
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d80d      	bhi.n	8000dd0 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	461a      	mov	r2, r3
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	2215      	movs	r2, #21
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	480a      	ldr	r0, [pc, #40]	; (8000df4 <DSI_IO_WriteCmd+0x50>)
 8000dca:	f004 fa41 	bl	8005250 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 8000dce:	e00d      	b.n	8000dec <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8000dd0:	683a      	ldr	r2, [r7, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	9301      	str	r3, [sp, #4]
 8000dde:	9200      	str	r2, [sp, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2239      	movs	r2, #57	; 0x39
 8000de4:	2100      	movs	r1, #0
 8000de6:	4803      	ldr	r0, [pc, #12]	; (8000df4 <DSI_IO_WriteCmd+0x50>)
 8000de8:	f004 fa54 	bl	8005294 <HAL_DSI_LongWrite>
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000214 	.word	0x20000214

08000df8 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8000dfc:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000e0e:	4b32      	ldr	r3, [pc, #200]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	4a31      	ldr	r2, [pc, #196]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e18:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1a:	4b2f      	ldr	r3, [pc, #188]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8000e26:	4b2c      	ldr	r3, [pc, #176]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2a:	4a2b      	ldr	r2, [pc, #172]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e30:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8000e32:	4b29      	ldr	r3, [pc, #164]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e36:	4a28      	ldr	r2, [pc, #160]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e38:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000e3c:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8000e3e:	4b26      	ldr	r3, [pc, #152]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	4a25      	ldr	r2, [pc, #148]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000e48:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4a:	4b23      	ldr	r3, [pc, #140]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8000e56:	4b20      	ldr	r3, [pc, #128]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e58:	691b      	ldr	r3, [r3, #16]
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000e60:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8000e62:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e68:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000e6c:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e72:	4a19      	ldr	r2, [pc, #100]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e78:	6453      	str	r3, [r2, #68]	; 0x44
 8000e7a:	4b17      	ldr	r3, [pc, #92]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8000e86:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8a:	4a13      	ldr	r2, [pc, #76]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e8c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e90:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8000e92:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e96:	4a10      	ldr	r2, [pc, #64]	; (8000ed8 <BSP_LCD_MspInit+0xd0>)
 8000e98:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000e9c:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2103      	movs	r1, #3
 8000ea2:	2058      	movs	r0, #88	; 0x58
 8000ea4:	f003 f8b0 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8000ea8:	2058      	movs	r0, #88	; 0x58
 8000eaa:	f003 f8c9 	bl	8004040 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2103      	movs	r1, #3
 8000eb2:	205a      	movs	r0, #90	; 0x5a
 8000eb4:	f003 f8a8 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000eb8:	205a      	movs	r0, #90	; 0x5a
 8000eba:	f003 f8c1 	bl	8004040 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2103      	movs	r1, #3
 8000ec2:	2062      	movs	r0, #98	; 0x62
 8000ec4:	f003 f8a0 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8000ec8:	2062      	movs	r0, #98	; 0x62
 8000eca:	f003 f8b9 	bl	8004040 <HAL_NVIC_EnableIRQ>
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40023800 	.word	0x40023800

08000edc <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8000edc:	b5b0      	push	{r4, r5, r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	603a      	str	r2, [r7, #0]
 8000ee6:	80fb      	strh	r3, [r7, #6]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <BSP_LCD_DrawPixel+0x44>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0c      	ldr	r2, [pc, #48]	; (8000f24 <BSP_LCD_DrawPixel+0x48>)
 8000ef2:	2134      	movs	r1, #52	; 0x34
 8000ef4:	fb01 f303 	mul.w	r3, r1, r3
 8000ef8:	4413      	add	r3, r2
 8000efa:	335c      	adds	r3, #92	; 0x5c
 8000efc:	681c      	ldr	r4, [r3, #0]
 8000efe:	88bd      	ldrh	r5, [r7, #4]
 8000f00:	f7ff fcee 	bl	80008e0 <BSP_LCD_GetXSize>
 8000f04:	4603      	mov	r3, r0
 8000f06:	fb03 f205 	mul.w	r2, r3, r5
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	4423      	add	r3, r4
 8000f12:	461a      	mov	r2, r3
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f20:	20000230 	.word	0x20000230
 8000f24:	2000016c 	.word	0x2000016c

08000f28 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	603a      	str	r2, [r7, #0]
 8000f32:	80fb      	strh	r3, [r7, #6]
 8000f34:	460b      	mov	r3, r1
 8000f36:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8000f40:	4b53      	ldr	r3, [pc, #332]	; (8001090 <DrawChar+0x168>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4953      	ldr	r1, [pc, #332]	; (8001094 <DrawChar+0x16c>)
 8000f46:	4613      	mov	r3, r2
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	4413      	add	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	3308      	adds	r3, #8
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	88db      	ldrh	r3, [r3, #6]
 8000f56:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8000f58:	4b4d      	ldr	r3, [pc, #308]	; (8001090 <DrawChar+0x168>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	494d      	ldr	r1, [pc, #308]	; (8001094 <DrawChar+0x16c>)
 8000f5e:	4613      	mov	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3308      	adds	r3, #8
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	889b      	ldrh	r3, [r3, #4]
 8000f6e:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8000f70:	8a3b      	ldrh	r3, [r7, #16]
 8000f72:	3307      	adds	r3, #7
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	da00      	bge.n	8000f7a <DrawChar+0x52>
 8000f78:	3307      	adds	r3, #7
 8000f7a:	10db      	asrs	r3, r3, #3
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	8a3b      	ldrh	r3, [r7, #16]
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61fb      	str	r3, [r7, #28]
 8000f8e:	e076      	b.n	800107e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8000f90:	8a3b      	ldrh	r3, [r7, #16]
 8000f92:	3307      	adds	r3, #7
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	da00      	bge.n	8000f9a <DrawChar+0x72>
 8000f98:	3307      	adds	r3, #7
 8000f9a:	10db      	asrs	r3, r3, #3
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	fb02 f303 	mul.w	r3, r2, r3
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8000faa:	8a3b      	ldrh	r3, [r7, #16]
 8000fac:	3307      	adds	r3, #7
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	da00      	bge.n	8000fb4 <DrawChar+0x8c>
 8000fb2:	3307      	adds	r3, #7
 8000fb4:	10db      	asrs	r3, r3, #3
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d002      	beq.n	8000fc0 <DrawChar+0x98>
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d004      	beq.n	8000fc8 <DrawChar+0xa0>
 8000fbe:	e00c      	b.n	8000fda <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	617b      	str	r3, [r7, #20]
      break;
 8000fc6:	e016      	b.n	8000ff6 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	3201      	adds	r2, #1
 8000fd2:	7812      	ldrb	r2, [r2, #0]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]
      break;
 8000fd8:	e00d      	b.n	8000ff6 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	041a      	lsls	r2, r3, #16
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	3202      	adds	r2, #2
 8000fee:	7812      	ldrb	r2, [r2, #0]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	617b      	str	r3, [r7, #20]
      break;
 8000ff4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
 8000ffa:	e036      	b.n	800106a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8000ffc:	8a3a      	ldrh	r2, [r7, #16]
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	1ad2      	subs	r2, r2, r3
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	4413      	add	r3, r2
 8001006:	3b01      	subs	r3, #1
 8001008:	2201      	movs	r2, #1
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	461a      	mov	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	4013      	ands	r3, r2
 8001014:	2b00      	cmp	r3, #0
 8001016:	d012      	beq.n	800103e <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	b29a      	uxth	r2, r3
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	4413      	add	r3, r2
 8001020:	b298      	uxth	r0, r3
 8001022:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <DrawChar+0x168>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	491b      	ldr	r1, [pc, #108]	; (8001094 <DrawChar+0x16c>)
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	88bb      	ldrh	r3, [r7, #4]
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff ff50 	bl	8000edc <BSP_LCD_DrawPixel>
 800103c:	e012      	b.n	8001064 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	b29a      	uxth	r2, r3
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	4413      	add	r3, r2
 8001046:	b298      	uxth	r0, r3
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <DrawChar+0x168>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4911      	ldr	r1, [pc, #68]	; (8001094 <DrawChar+0x16c>)
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	3304      	adds	r3, #4
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	88bb      	ldrh	r3, [r7, #4]
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff ff3c 	bl	8000edc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001064:	69bb      	ldr	r3, [r7, #24]
 8001066:	3301      	adds	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
 800106a:	8a3b      	ldrh	r3, [r7, #16]
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	429a      	cmp	r2, r3
 8001070:	d3c4      	bcc.n	8000ffc <DrawChar+0xd4>
      }
    }
    Ypos++;
 8001072:	88bb      	ldrh	r3, [r7, #4]
 8001074:	3301      	adds	r3, #1
 8001076:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	3301      	adds	r3, #1
 800107c:	61fb      	str	r3, [r7, #28]
 800107e:	8a7b      	ldrh	r3, [r7, #18]
 8001080:	69fa      	ldr	r2, [r7, #28]
 8001082:	429a      	cmp	r2, r3
 8001084:	d384      	bcc.n	8000f90 <DrawChar+0x68>
  }
}
 8001086:	bf00      	nop
 8001088:	bf00      	nop
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000230 	.word	0x20000230
 8001094:	20000234 	.word	0x20000234

08001098 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af02      	add	r7, sp, #8
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80010a6:	4b16      	ldr	r3, [pc, #88]	; (8001100 <LL_FillBuffer+0x68>)
 80010a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010ac:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80010ae:	4b14      	ldr	r3, [pc, #80]	; (8001100 <LL_FillBuffer+0x68>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80010b4:	4a12      	ldr	r2, [pc, #72]	; (8001100 <LL_FillBuffer+0x68>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 80010ba:	4b11      	ldr	r3, [pc, #68]	; (8001100 <LL_FillBuffer+0x68>)
 80010bc:	4a11      	ldr	r2, [pc, #68]	; (8001104 <LL_FillBuffer+0x6c>)
 80010be:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80010c0:	480f      	ldr	r0, [pc, #60]	; (8001100 <LL_FillBuffer+0x68>)
 80010c2:	f002 ffcb 	bl	800405c <HAL_DMA2D_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d115      	bne.n	80010f8 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 80010cc:	68f9      	ldr	r1, [r7, #12]
 80010ce:	480c      	ldr	r0, [pc, #48]	; (8001100 <LL_FillBuffer+0x68>)
 80010d0:	f003 f932 	bl	8004338 <HAL_DMA2D_ConfigLayer>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d10e      	bne.n	80010f8 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	69f9      	ldr	r1, [r7, #28]
 80010e4:	4806      	ldr	r0, [pc, #24]	; (8001100 <LL_FillBuffer+0x68>)
 80010e6:	f003 f813 	bl	8004110 <HAL_DMA2D_Start>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d103      	bne.n	80010f8 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80010f0:	210a      	movs	r1, #10
 80010f2:	4803      	ldr	r0, [pc, #12]	; (8001100 <LL_FillBuffer+0x68>)
 80010f4:	f003 f837 	bl	8004166 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80010f8:	bf00      	nop
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000114 	.word	0x20000114
 8001104:	4002b000 	.word	0x4002b000

08001108 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001112:	49c1      	ldr	r1, [pc, #772]	; (8001418 <OTM8009A_Init+0x310>)
 8001114:	2000      	movs	r0, #0
 8001116:	f7ff fe45 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 800111a:	49c0      	ldr	r1, [pc, #768]	; (800141c <OTM8009A_Init+0x314>)
 800111c:	2003      	movs	r0, #3
 800111e:	f7ff fe41 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8001122:	49bf      	ldr	r1, [pc, #764]	; (8001420 <OTM8009A_Init+0x318>)
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff fe3d 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 800112a:	49be      	ldr	r1, [pc, #760]	; (8001424 <OTM8009A_Init+0x31c>)
 800112c:	2002      	movs	r0, #2
 800112e:	f7ff fe39 	bl	8000da4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001132:	49bb      	ldr	r1, [pc, #748]	; (8001420 <OTM8009A_Init+0x318>)
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff fe35 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 800113a:	49bb      	ldr	r1, [pc, #748]	; (8001428 <OTM8009A_Init+0x320>)
 800113c:	2000      	movs	r0, #0
 800113e:	f7ff fe31 	bl	8000da4 <DSI_IO_WriteCmd>
  //OTM8009A_IO_Delay(10); DANY
  HAL_Delay(10);
 8001142:	200a      	movs	r0, #10
 8001144:	f002 fa8a 	bl	800365c <HAL_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8001148:	49b8      	ldr	r1, [pc, #736]	; (800142c <OTM8009A_Init+0x324>)
 800114a:	2000      	movs	r0, #0
 800114c:	f7ff fe2a 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8001150:	49b7      	ldr	r1, [pc, #732]	; (8001430 <OTM8009A_Init+0x328>)
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fe26 	bl	8000da4 <DSI_IO_WriteCmd>
  //OTM8009A_IO_Delay(10);  DANY
  HAL_Delay(10);
 8001158:	200a      	movs	r0, #10
 800115a:	f002 fa7f 	bl	800365c <HAL_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 800115e:	49b5      	ldr	r1, [pc, #724]	; (8001434 <OTM8009A_Init+0x32c>)
 8001160:	2000      	movs	r0, #0
 8001162:	f7ff fe1f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8001166:	49b4      	ldr	r1, [pc, #720]	; (8001438 <OTM8009A_Init+0x330>)
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fe1b 	bl	8000da4 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 800116e:	49b3      	ldr	r1, [pc, #716]	; (800143c <OTM8009A_Init+0x334>)
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff fe17 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001176:	49b2      	ldr	r1, [pc, #712]	; (8001440 <OTM8009A_Init+0x338>)
 8001178:	2000      	movs	r0, #0
 800117a:	f7ff fe13 	bl	8000da4 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 800117e:	49b1      	ldr	r1, [pc, #708]	; (8001444 <OTM8009A_Init+0x33c>)
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff fe0f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8001186:	49b0      	ldr	r1, [pc, #704]	; (8001448 <OTM8009A_Init+0x340>)
 8001188:	2000      	movs	r0, #0
 800118a:	f7ff fe0b 	bl	8000da4 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800118e:	49a2      	ldr	r1, [pc, #648]	; (8001418 <OTM8009A_Init+0x310>)
 8001190:	2000      	movs	r0, #0
 8001192:	f7ff fe07 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8001196:	49ad      	ldr	r1, [pc, #692]	; (800144c <OTM8009A_Init+0x344>)
 8001198:	2000      	movs	r0, #0
 800119a:	f7ff fe03 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800119e:	49ac      	ldr	r1, [pc, #688]	; (8001450 <OTM8009A_Init+0x348>)
 80011a0:	2000      	movs	r0, #0
 80011a2:	f7ff fdff 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80011a6:	49ab      	ldr	r1, [pc, #684]	; (8001454 <OTM8009A_Init+0x34c>)
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7ff fdfb 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80011ae:	49aa      	ldr	r1, [pc, #680]	; (8001458 <OTM8009A_Init+0x350>)
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff fdf7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80011b6:	49a9      	ldr	r1, [pc, #676]	; (800145c <OTM8009A_Init+0x354>)
 80011b8:	2000      	movs	r0, #0
 80011ba:	f7ff fdf3 	bl	8000da4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 80011be:	49a8      	ldr	r1, [pc, #672]	; (8001460 <OTM8009A_Init+0x358>)
 80011c0:	2000      	movs	r0, #0
 80011c2:	f7ff fdef 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 80011c6:	49a7      	ldr	r1, [pc, #668]	; (8001464 <OTM8009A_Init+0x35c>)
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff fdeb 	bl	8000da4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 80011ce:	49a6      	ldr	r1, [pc, #664]	; (8001468 <OTM8009A_Init+0x360>)
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff fde7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80011d6:	499a      	ldr	r1, [pc, #616]	; (8001440 <OTM8009A_Init+0x338>)
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff fde3 	bl	8000da4 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80011de:	498e      	ldr	r1, [pc, #568]	; (8001418 <OTM8009A_Init+0x310>)
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff fddf 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 80011e6:	49a1      	ldr	r1, [pc, #644]	; (800146c <OTM8009A_Init+0x364>)
 80011e8:	2002      	movs	r0, #2
 80011ea:	f7ff fddb 	bl	8000da4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 80011ee:	49a0      	ldr	r1, [pc, #640]	; (8001470 <OTM8009A_Init+0x368>)
 80011f0:	2000      	movs	r0, #0
 80011f2:	f7ff fdd7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 80011f6:	499f      	ldr	r1, [pc, #636]	; (8001474 <OTM8009A_Init+0x36c>)
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7ff fdd3 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 80011fe:	499e      	ldr	r1, [pc, #632]	; (8001478 <OTM8009A_Init+0x370>)
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff fdcf 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8001206:	499d      	ldr	r1, [pc, #628]	; (800147c <OTM8009A_Init+0x374>)
 8001208:	2000      	movs	r0, #0
 800120a:	f7ff fdcb 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 800120e:	499c      	ldr	r1, [pc, #624]	; (8001480 <OTM8009A_Init+0x378>)
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff fdc7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8001216:	499b      	ldr	r1, [pc, #620]	; (8001484 <OTM8009A_Init+0x37c>)
 8001218:	2000      	movs	r0, #0
 800121a:	f7ff fdc3 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800121e:	498c      	ldr	r1, [pc, #560]	; (8001450 <OTM8009A_Init+0x348>)
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff fdbf 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8001226:	4998      	ldr	r1, [pc, #608]	; (8001488 <OTM8009A_Init+0x380>)
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff fdbb 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800122e:	498a      	ldr	r1, [pc, #552]	; (8001458 <OTM8009A_Init+0x350>)
 8001230:	2000      	movs	r0, #0
 8001232:	f7ff fdb7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8001236:	4995      	ldr	r1, [pc, #596]	; (800148c <OTM8009A_Init+0x384>)
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff fdb3 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 800123e:	4994      	ldr	r1, [pc, #592]	; (8001490 <OTM8009A_Init+0x388>)
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff fdaf 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8001246:	4993      	ldr	r1, [pc, #588]	; (8001494 <OTM8009A_Init+0x38c>)
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff fdab 	bl	8000da4 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800124e:	4974      	ldr	r1, [pc, #464]	; (8001420 <OTM8009A_Init+0x318>)
 8001250:	2000      	movs	r0, #0
 8001252:	f7ff fda7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8001256:	4990      	ldr	r1, [pc, #576]	; (8001498 <OTM8009A_Init+0x390>)
 8001258:	2006      	movs	r0, #6
 800125a:	f7ff fda3 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800125e:	498f      	ldr	r1, [pc, #572]	; (800149c <OTM8009A_Init+0x394>)
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff fd9f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8001266:	498e      	ldr	r1, [pc, #568]	; (80014a0 <OTM8009A_Init+0x398>)
 8001268:	200e      	movs	r0, #14
 800126a:	f7ff fd9b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800126e:	498d      	ldr	r1, [pc, #564]	; (80014a4 <OTM8009A_Init+0x39c>)
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff fd97 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8001276:	498c      	ldr	r1, [pc, #560]	; (80014a8 <OTM8009A_Init+0x3a0>)
 8001278:	200e      	movs	r0, #14
 800127a:	f7ff fd93 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800127e:	498b      	ldr	r1, [pc, #556]	; (80014ac <OTM8009A_Init+0x3a4>)
 8001280:	2000      	movs	r0, #0
 8001282:	f7ff fd8f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8001286:	498a      	ldr	r1, [pc, #552]	; (80014b0 <OTM8009A_Init+0x3a8>)
 8001288:	200a      	movs	r0, #10
 800128a:	f7ff fd8b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800128e:	4989      	ldr	r1, [pc, #548]	; (80014b4 <OTM8009A_Init+0x3ac>)
 8001290:	2000      	movs	r0, #0
 8001292:	f7ff fd87 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8001296:	4988      	ldr	r1, [pc, #544]	; (80014b8 <OTM8009A_Init+0x3b0>)
 8001298:	2000      	movs	r0, #0
 800129a:	f7ff fd83 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800129e:	4960      	ldr	r1, [pc, #384]	; (8001420 <OTM8009A_Init+0x318>)
 80012a0:	2000      	movs	r0, #0
 80012a2:	f7ff fd7f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80012a6:	4985      	ldr	r1, [pc, #532]	; (80014bc <OTM8009A_Init+0x3b4>)
 80012a8:	200a      	movs	r0, #10
 80012aa:	f7ff fd7b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80012ae:	4984      	ldr	r1, [pc, #528]	; (80014c0 <OTM8009A_Init+0x3b8>)
 80012b0:	2000      	movs	r0, #0
 80012b2:	f7ff fd77 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 80012b6:	4983      	ldr	r1, [pc, #524]	; (80014c4 <OTM8009A_Init+0x3bc>)
 80012b8:	200f      	movs	r0, #15
 80012ba:	f7ff fd73 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80012be:	4977      	ldr	r1, [pc, #476]	; (800149c <OTM8009A_Init+0x394>)
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff fd6f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 80012c6:	4980      	ldr	r1, [pc, #512]	; (80014c8 <OTM8009A_Init+0x3c0>)
 80012c8:	200f      	movs	r0, #15
 80012ca:	f7ff fd6b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80012ce:	4975      	ldr	r1, [pc, #468]	; (80014a4 <OTM8009A_Init+0x39c>)
 80012d0:	2000      	movs	r0, #0
 80012d2:	f7ff fd67 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 80012d6:	497d      	ldr	r1, [pc, #500]	; (80014cc <OTM8009A_Init+0x3c4>)
 80012d8:	200a      	movs	r0, #10
 80012da:	f7ff fd63 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80012de:	4973      	ldr	r1, [pc, #460]	; (80014ac <OTM8009A_Init+0x3a4>)
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7ff fd5f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 80012e6:	497a      	ldr	r1, [pc, #488]	; (80014d0 <OTM8009A_Init+0x3c8>)
 80012e8:	200f      	movs	r0, #15
 80012ea:	f7ff fd5b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80012ee:	4971      	ldr	r1, [pc, #452]	; (80014b4 <OTM8009A_Init+0x3ac>)
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff fd57 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 80012f6:	4977      	ldr	r1, [pc, #476]	; (80014d4 <OTM8009A_Init+0x3cc>)
 80012f8:	200f      	movs	r0, #15
 80012fa:	f7ff fd53 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 80012fe:	4976      	ldr	r1, [pc, #472]	; (80014d8 <OTM8009A_Init+0x3d0>)
 8001300:	2000      	movs	r0, #0
 8001302:	f7ff fd4f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001306:	4975      	ldr	r1, [pc, #468]	; (80014dc <OTM8009A_Init+0x3d4>)
 8001308:	200a      	movs	r0, #10
 800130a:	f7ff fd4b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 800130e:	4974      	ldr	r1, [pc, #464]	; (80014e0 <OTM8009A_Init+0x3d8>)
 8001310:	2000      	movs	r0, #0
 8001312:	f7ff fd47 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001316:	4973      	ldr	r1, [pc, #460]	; (80014e4 <OTM8009A_Init+0x3dc>)
 8001318:	200a      	movs	r0, #10
 800131a:	f7ff fd43 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800131e:	4940      	ldr	r1, [pc, #256]	; (8001420 <OTM8009A_Init+0x318>)
 8001320:	2000      	movs	r0, #0
 8001322:	f7ff fd3f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001326:	4970      	ldr	r1, [pc, #448]	; (80014e8 <OTM8009A_Init+0x3e0>)
 8001328:	200a      	movs	r0, #10
 800132a:	f7ff fd3b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800132e:	4964      	ldr	r1, [pc, #400]	; (80014c0 <OTM8009A_Init+0x3b8>)
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff fd37 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8001336:	496d      	ldr	r1, [pc, #436]	; (80014ec <OTM8009A_Init+0x3e4>)
 8001338:	200f      	movs	r0, #15
 800133a:	f7ff fd33 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800133e:	4957      	ldr	r1, [pc, #348]	; (800149c <OTM8009A_Init+0x394>)
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff fd2f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8001346:	496a      	ldr	r1, [pc, #424]	; (80014f0 <OTM8009A_Init+0x3e8>)
 8001348:	200f      	movs	r0, #15
 800134a:	f7ff fd2b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800134e:	4955      	ldr	r1, [pc, #340]	; (80014a4 <OTM8009A_Init+0x39c>)
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff fd27 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8001356:	4967      	ldr	r1, [pc, #412]	; (80014f4 <OTM8009A_Init+0x3ec>)
 8001358:	200a      	movs	r0, #10
 800135a:	f7ff fd23 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800135e:	4953      	ldr	r1, [pc, #332]	; (80014ac <OTM8009A_Init+0x3a4>)
 8001360:	2000      	movs	r0, #0
 8001362:	f7ff fd1f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8001366:	4964      	ldr	r1, [pc, #400]	; (80014f8 <OTM8009A_Init+0x3f0>)
 8001368:	200f      	movs	r0, #15
 800136a:	f7ff fd1b 	bl	8000da4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800136e:	4951      	ldr	r1, [pc, #324]	; (80014b4 <OTM8009A_Init+0x3ac>)
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff fd17 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8001376:	4961      	ldr	r1, [pc, #388]	; (80014fc <OTM8009A_Init+0x3f4>)
 8001378:	200f      	movs	r0, #15
 800137a:	f7ff fd13 	bl	8000da4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800137e:	4934      	ldr	r1, [pc, #208]	; (8001450 <OTM8009A_Init+0x348>)
 8001380:	2000      	movs	r0, #0
 8001382:	f7ff fd0f 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8001386:	495e      	ldr	r1, [pc, #376]	; (8001500 <OTM8009A_Init+0x3f8>)
 8001388:	2000      	movs	r0, #0
 800138a:	f7ff fd0b 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 800138e:	495d      	ldr	r1, [pc, #372]	; (8001504 <OTM8009A_Init+0x3fc>)
 8001390:	2000      	movs	r0, #0
 8001392:	f7ff fd07 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8001396:	495c      	ldr	r1, [pc, #368]	; (8001508 <OTM8009A_Init+0x400>)
 8001398:	2000      	movs	r0, #0
 800139a:	f7ff fd03 	bl	8000da4 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 800139e:	495b      	ldr	r1, [pc, #364]	; (800150c <OTM8009A_Init+0x404>)
 80013a0:	2000      	movs	r0, #0
 80013a2:	f7ff fcff 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 80013a6:	495a      	ldr	r1, [pc, #360]	; (8001510 <OTM8009A_Init+0x408>)
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff fcfb 	bl	8000da4 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80013ae:	491a      	ldr	r1, [pc, #104]	; (8001418 <OTM8009A_Init+0x310>)
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff fcf7 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 80013b6:	4957      	ldr	r1, [pc, #348]	; (8001514 <OTM8009A_Init+0x40c>)
 80013b8:	2003      	movs	r0, #3
 80013ba:	f7ff fcf3 	bl	8000da4 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80013be:	4916      	ldr	r1, [pc, #88]	; (8001418 <OTM8009A_Init+0x310>)
 80013c0:	2000      	movs	r0, #0
 80013c2:	f7ff fcef 	bl	8000da4 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80013c6:	4914      	ldr	r1, [pc, #80]	; (8001418 <OTM8009A_Init+0x310>)
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff fceb 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 80013ce:	4952      	ldr	r1, [pc, #328]	; (8001518 <OTM8009A_Init+0x410>)
 80013d0:	2010      	movs	r0, #16
 80013d2:	f7ff fce7 	bl	8000da4 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80013d6:	4910      	ldr	r1, [pc, #64]	; (8001418 <OTM8009A_Init+0x310>)
 80013d8:	2000      	movs	r0, #0
 80013da:	f7ff fce3 	bl	8000da4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 80013de:	494f      	ldr	r1, [pc, #316]	; (800151c <OTM8009A_Init+0x414>)
 80013e0:	2010      	movs	r0, #16
 80013e2:	f7ff fcdf 	bl	8000da4 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 80013e6:	494e      	ldr	r1, [pc, #312]	; (8001520 <OTM8009A_Init+0x418>)
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff fcdb 	bl	8000da4 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  // OTM8009A_IO_Delay(120); DANY
  HAL_Delay(120);
 80013ee:	2078      	movs	r0, #120	; 0x78
 80013f0:	f002 f934 	bl	800365c <HAL_Delay>

  switch(ColorCoding)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d008      	beq.n	800140c <OTM8009A_Init+0x304>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	f040 8095 	bne.w	800152c <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001402:	4948      	ldr	r1, [pc, #288]	; (8001524 <OTM8009A_Init+0x41c>)
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fccd 	bl	8000da4 <DSI_IO_WriteCmd>
    break;
 800140a:	e090      	b.n	800152e <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 800140c:	4946      	ldr	r1, [pc, #280]	; (8001528 <OTM8009A_Init+0x420>)
 800140e:	2000      	movs	r0, #0
 8001410:	f7ff fcc8 	bl	8000da4 <DSI_IO_WriteCmd>
    break;
 8001414:	e08b      	b.n	800152e <OTM8009A_Init+0x426>
 8001416:	bf00      	nop
 8001418:	0800c3a8 	.word	0x0800c3a8
 800141c:	0800c260 	.word	0x0800c260
 8001420:	0800c3ac 	.word	0x0800c3ac
 8001424:	0800c264 	.word	0x0800c264
 8001428:	0800c3b0 	.word	0x0800c3b0
 800142c:	0800c3b4 	.word	0x0800c3b4
 8001430:	0800c3b8 	.word	0x0800c3b8
 8001434:	0800c3bc 	.word	0x0800c3bc
 8001438:	0800c3c0 	.word	0x0800c3c0
 800143c:	0800c3c4 	.word	0x0800c3c4
 8001440:	0800c3c8 	.word	0x0800c3c8
 8001444:	0800c3cc 	.word	0x0800c3cc
 8001448:	0800c3d0 	.word	0x0800c3d0
 800144c:	0800c3d4 	.word	0x0800c3d4
 8001450:	0800c3d8 	.word	0x0800c3d8
 8001454:	0800c3dc 	.word	0x0800c3dc
 8001458:	0800c3e0 	.word	0x0800c3e0
 800145c:	0800c3e4 	.word	0x0800c3e4
 8001460:	0800c3e8 	.word	0x0800c3e8
 8001464:	0800c3ec 	.word	0x0800c3ec
 8001468:	0800c3f0 	.word	0x0800c3f0
 800146c:	0800c290 	.word	0x0800c290
 8001470:	0800c3f4 	.word	0x0800c3f4
 8001474:	0800c3f8 	.word	0x0800c3f8
 8001478:	0800c3fc 	.word	0x0800c3fc
 800147c:	0800c400 	.word	0x0800c400
 8001480:	0800c404 	.word	0x0800c404
 8001484:	0800c408 	.word	0x0800c408
 8001488:	0800c40c 	.word	0x0800c40c
 800148c:	0800c410 	.word	0x0800c410
 8001490:	0800c414 	.word	0x0800c414
 8001494:	0800c294 	.word	0x0800c294
 8001498:	0800c298 	.word	0x0800c298
 800149c:	0800c418 	.word	0x0800c418
 80014a0:	0800c2a0 	.word	0x0800c2a0
 80014a4:	0800c41c 	.word	0x0800c41c
 80014a8:	0800c2b0 	.word	0x0800c2b0
 80014ac:	0800c420 	.word	0x0800c420
 80014b0:	0800c2c0 	.word	0x0800c2c0
 80014b4:	0800c424 	.word	0x0800c424
 80014b8:	0800c45c 	.word	0x0800c45c
 80014bc:	0800c2cc 	.word	0x0800c2cc
 80014c0:	0800c428 	.word	0x0800c428
 80014c4:	0800c2d8 	.word	0x0800c2d8
 80014c8:	0800c2e8 	.word	0x0800c2e8
 80014cc:	0800c2f8 	.word	0x0800c2f8
 80014d0:	0800c304 	.word	0x0800c304
 80014d4:	0800c314 	.word	0x0800c314
 80014d8:	0800c42c 	.word	0x0800c42c
 80014dc:	0800c324 	.word	0x0800c324
 80014e0:	0800c430 	.word	0x0800c430
 80014e4:	0800c330 	.word	0x0800c330
 80014e8:	0800c33c 	.word	0x0800c33c
 80014ec:	0800c348 	.word	0x0800c348
 80014f0:	0800c358 	.word	0x0800c358
 80014f4:	0800c368 	.word	0x0800c368
 80014f8:	0800c374 	.word	0x0800c374
 80014fc:	0800c384 	.word	0x0800c384
 8001500:	0800c460 	.word	0x0800c460
 8001504:	0800c464 	.word	0x0800c464
 8001508:	0800c468 	.word	0x0800c468
 800150c:	0800c46c 	.word	0x0800c46c
 8001510:	0800c470 	.word	0x0800c470
 8001514:	0800c394 	.word	0x0800c394
 8001518:	0800c268 	.word	0x0800c268
 800151c:	0800c27c 	.word	0x0800c27c
 8001520:	0800c434 	.word	0x0800c434
 8001524:	0800c438 	.word	0x0800c438
 8001528:	0800c43c 	.word	0x0800c43c
  default :
    break;
 800152c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d10b      	bne.n	800154c <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8001534:	4916      	ldr	r1, [pc, #88]	; (8001590 <OTM8009A_Init+0x488>)
 8001536:	2000      	movs	r0, #0
 8001538:	f7ff fc34 	bl	8000da4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 800153c:	4915      	ldr	r1, [pc, #84]	; (8001594 <OTM8009A_Init+0x48c>)
 800153e:	2004      	movs	r0, #4
 8001540:	f7ff fc30 	bl	8000da4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8001544:	4914      	ldr	r1, [pc, #80]	; (8001598 <OTM8009A_Init+0x490>)
 8001546:	2004      	movs	r0, #4
 8001548:	f7ff fc2c 	bl	8000da4 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 800154c:	4913      	ldr	r1, [pc, #76]	; (800159c <OTM8009A_Init+0x494>)
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff fc28 	bl	8000da4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8001554:	4912      	ldr	r1, [pc, #72]	; (80015a0 <OTM8009A_Init+0x498>)
 8001556:	2000      	movs	r0, #0
 8001558:	f7ff fc24 	bl	8000da4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 800155c:	4911      	ldr	r1, [pc, #68]	; (80015a4 <OTM8009A_Init+0x49c>)
 800155e:	2000      	movs	r0, #0
 8001560:	f7ff fc20 	bl	8000da4 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8001564:	4910      	ldr	r1, [pc, #64]	; (80015a8 <OTM8009A_Init+0x4a0>)
 8001566:	2000      	movs	r0, #0
 8001568:	f7ff fc1c 	bl	8000da4 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 800156c:	490f      	ldr	r1, [pc, #60]	; (80015ac <OTM8009A_Init+0x4a4>)
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff fc18 	bl	8000da4 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001574:	490e      	ldr	r1, [pc, #56]	; (80015b0 <OTM8009A_Init+0x4a8>)
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fc14 	bl	8000da4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 800157c:	490d      	ldr	r1, [pc, #52]	; (80015b4 <OTM8009A_Init+0x4ac>)
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff fc10 	bl	8000da4 <DSI_IO_WriteCmd>

  return 0;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	0800c440 	.word	0x0800c440
 8001594:	0800c398 	.word	0x0800c398
 8001598:	0800c3a0 	.word	0x0800c3a0
 800159c:	0800c444 	.word	0x0800c444
 80015a0:	0800c448 	.word	0x0800c448
 80015a4:	0800c44c 	.word	0x0800c44c
 80015a8:	0800c450 	.word	0x0800c450
 80015ac:	0800c454 	.word	0x0800c454
 80015b0:	0800c3a8 	.word	0x0800c3a8
 80015b4:	0800c458 	.word	0x0800c458

080015b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015ca:	4b21      	ldr	r3, [pc, #132]	; (8001650 <MX_ADC1_Init+0x98>)
 80015cc:	4a21      	ldr	r2, [pc, #132]	; (8001654 <MX_ADC1_Init+0x9c>)
 80015ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d0:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <MX_ADC1_Init+0x98>)
 80015d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015d8:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <MX_ADC1_Init+0x98>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <MX_ADC1_Init+0x98>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_ADC1_Init+0x98>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <MX_ADC1_Init+0x98>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_ADC1_Init+0x98>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_ADC1_Init+0x98>)
 80015fa:	4a17      	ldr	r2, [pc, #92]	; (8001658 <MX_ADC1_Init+0xa0>)
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_ADC1_Init+0x98>)
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_ADC1_Init+0x98>)
 8001606:	2201      	movs	r2, #1
 8001608:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_ADC1_Init+0x98>)
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001612:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_ADC1_Init+0x98>)
 8001614:	2201      	movs	r2, #1
 8001616:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001618:	480d      	ldr	r0, [pc, #52]	; (8001650 <MX_ADC1_Init+0x98>)
 800161a:	f002 f843 	bl	80036a4 <HAL_ADC_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001624:	f001 fa48 	bl	8002ab8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001628:	2304      	movs	r3, #4
 800162a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800162c:	2301      	movs	r3, #1
 800162e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001630:	2300      	movs	r3, #0
 8001632:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001634:	463b      	mov	r3, r7
 8001636:	4619      	mov	r1, r3
 8001638:	4805      	ldr	r0, [pc, #20]	; (8001650 <MX_ADC1_Init+0x98>)
 800163a:	f002 f9dd 	bl	80039f8 <HAL_ADC_ConfigChannel>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001644:	f001 fa38 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200002dc 	.word	0x200002dc
 8001654:	40012000 	.word	0x40012000
 8001658:	0f000001 	.word	0x0f000001

0800165c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001662:	463b      	mov	r3, r7
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800166e:	4b21      	ldr	r3, [pc, #132]	; (80016f4 <MX_ADC2_Init+0x98>)
 8001670:	4a21      	ldr	r2, [pc, #132]	; (80016f8 <MX_ADC2_Init+0x9c>)
 8001672:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001674:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <MX_ADC2_Init+0x98>)
 8001676:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800167a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800167c:	4b1d      	ldr	r3, [pc, #116]	; (80016f4 <MX_ADC2_Init+0x98>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001682:	4b1c      	ldr	r3, [pc, #112]	; (80016f4 <MX_ADC2_Init+0x98>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001688:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <MX_ADC2_Init+0x98>)
 800168a:	2201      	movs	r2, #1
 800168c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800168e:	4b19      	ldr	r3, [pc, #100]	; (80016f4 <MX_ADC2_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001696:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <MX_ADC2_Init+0x98>)
 8001698:	2200      	movs	r2, #0
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800169c:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <MX_ADC2_Init+0x98>)
 800169e:	4a17      	ldr	r2, [pc, #92]	; (80016fc <MX_ADC2_Init+0xa0>)
 80016a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016a2:	4b14      	ldr	r3, [pc, #80]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80016ae:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80016bc:	480d      	ldr	r0, [pc, #52]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016be:	f001 fff1 	bl	80036a4 <HAL_ADC_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80016c8:	f001 f9f6 	bl	8002ab8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80016cc:	2306      	movs	r3, #6
 80016ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016d0:	2301      	movs	r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80016d8:	463b      	mov	r3, r7
 80016da:	4619      	mov	r1, r3
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_ADC2_Init+0x98>)
 80016de:	f002 f98b 	bl	80039f8 <HAL_ADC_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80016e8:	f001 f9e6 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000324 	.word	0x20000324
 80016f8:	40012100 	.word	0x40012100
 80016fc:	0f000001 	.word	0x0f000001

08001700 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08c      	sub	sp, #48	; 0x30
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a36      	ldr	r2, [pc, #216]	; (80017f8 <HAL_ADC_MspInit+0xf8>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d13c      	bne.n	800179c <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001722:	4b36      	ldr	r3, [pc, #216]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001726:	4a35      	ldr	r2, [pc, #212]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800172c:	6453      	str	r3, [r2, #68]	; 0x44
 800172e:	4b33      	ldr	r3, [pc, #204]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001736:	61bb      	str	r3, [r7, #24]
 8001738:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	4b30      	ldr	r3, [pc, #192]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a2f      	ldr	r2, [pc, #188]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b2d      	ldr	r3, [pc, #180]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001752:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a29      	ldr	r2, [pc, #164]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b27      	ldr	r3, [pc, #156]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ARD_A2_Pin;
 800176a:	2304      	movs	r3, #4
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800176e:	2303      	movs	r3, #3
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 031c 	add.w	r3, r7, #28
 800177a:	4619      	mov	r1, r3
 800177c:	4820      	ldr	r0, [pc, #128]	; (8001800 <HAL_ADC_MspInit+0x100>)
 800177e:	f003 fe4f 	bl	8005420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|GPIO_PIN_6;
 8001782:	2350      	movs	r3, #80	; 0x50
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	4619      	mov	r1, r3
 8001794:	481b      	ldr	r0, [pc, #108]	; (8001804 <HAL_ADC_MspInit+0x104>)
 8001796:	f003 fe43 	bl	8005420 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800179a:	e028      	b.n	80017ee <HAL_ADC_MspInit+0xee>
  else if(adcHandle->Instance==ADC2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a19      	ldr	r2, [pc, #100]	; (8001808 <HAL_ADC_MspInit+0x108>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d123      	bne.n	80017ee <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017aa:	4a14      	ldr	r2, [pc, #80]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017b0:	6453      	str	r3, [r2, #68]	; 0x44
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_ADC_MspInit+0xfc>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017d6:	2340      	movs	r3, #64	; 0x40
 80017d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017da:	2303      	movs	r3, #3
 80017dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	f107 031c 	add.w	r3, r7, #28
 80017e6:	4619      	mov	r1, r3
 80017e8:	4806      	ldr	r0, [pc, #24]	; (8001804 <HAL_ADC_MspInit+0x104>)
 80017ea:	f003 fe19 	bl	8005420 <HAL_GPIO_Init>
}
 80017ee:	bf00      	nop
 80017f0:	3730      	adds	r7, #48	; 0x30
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40012000 	.word	0x40012000
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020800 	.word	0x40020800
 8001804:	40020000 	.word	0x40020000
 8001808:	40012100 	.word	0x40012100

0800180c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <MX_DMA2D_Init+0x34>)
 8001812:	4a0c      	ldr	r2, [pc, #48]	; (8001844 <MX_DMA2D_Init+0x38>)
 8001814:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_R2M;
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <MX_DMA2D_Init+0x34>)
 8001818:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800181c:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800181e:	4b08      	ldr	r3, [pc, #32]	; (8001840 <MX_DMA2D_Init+0x34>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <MX_DMA2D_Init+0x34>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800182a:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_DMA2D_Init+0x34>)
 800182c:	f002 fc16 	bl	800405c <HAL_DMA2D_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_DMA2D_Init+0x2e>
  {
    Error_Handler();
 8001836:	f001 f93f 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000036c 	.word	0x2000036c
 8001844:	4002b000 	.word	0x4002b000

08001848 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0a      	ldr	r2, [pc, #40]	; (8001880 <HAL_DMA2D_MspInit+0x38>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d10b      	bne.n	8001872 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <HAL_DMA2D_MspInit+0x3c>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a09      	ldr	r2, [pc, #36]	; (8001884 <HAL_DMA2D_MspInit+0x3c>)
 8001860:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <HAL_DMA2D_MspInit+0x3c>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001872:	bf00      	nop
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	4002b000 	.word	0x4002b000
 8001884:	40023800 	.word	0x40023800

08001888 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b0ae      	sub	sp, #184	; 0xb8
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 800188e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 800189a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f009 fdf6 	bl	800b494 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 80018a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
 80018b8:	615a      	str	r2, [r3, #20]
  DSI_VidCfgTypeDef VidCfg = {0};
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	226c      	movs	r2, #108	; 0x6c
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f009 fde7 	bl	800b494 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 80018c6:	4b65      	ldr	r3, [pc, #404]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80018c8:	4a65      	ldr	r2, [pc, #404]	; (8001a60 <MX_DSIHOST_DSI_Init+0x1d8>)
 80018ca:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 80018cc:	4b63      	ldr	r3, [pc, #396]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 80018d2:	4b62      	ldr	r3, [pc, #392]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80018d4:	2204      	movs	r2, #4
 80018d6:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 80018d8:	4b60      	ldr	r3, [pc, #384]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 80018de:	2314      	movs	r3, #20
 80018e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 80018f0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80018f4:	4619      	mov	r1, r3
 80018f6:	4859      	ldr	r0, [pc, #356]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80018f8:	f002 fea0 	bl	800463c <HAL_DSI_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_DSIHOST_DSI_Init+0x7e>
  {
    Error_Handler();
 8001902:	f001 f8d9 	bl	8002ab8 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8001906:	2301      	movs	r3, #1
 8001908:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.HighSpeedReadTimeout = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.LowPowerReadTimeout = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  HostTimeouts.HighSpeedWriteTimeout = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  HostTimeouts.LowPowerWriteTimeout = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HostTimeouts.BTATimeout = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 800193c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001940:	4619      	mov	r1, r3
 8001942:	4846      	ldr	r0, [pc, #280]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 8001944:	f003 fb80 	bl	8005048 <HAL_DSI_ConfigHostTimeouts>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_DSIHOST_DSI_Init+0xca>
  {
    Error_Handler();
 800194e:	f001 f8b3 	bl	8002ab8 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 8001952:	231c      	movs	r3, #28
 8001954:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.ClockLaneLP2HSTime = 33;
 8001956:	2321      	movs	r3, #33	; 0x21
 8001958:	677b      	str	r3, [r7, #116]	; 0x74
  PhyTimings.DataLaneHS2LPTime = 15;
 800195a:	230f      	movs	r3, #15
 800195c:	67bb      	str	r3, [r7, #120]	; 0x78
  PhyTimings.DataLaneLP2HSTime = 25;
 800195e:	2319      	movs	r3, #25
 8001960:	67fb      	str	r3, [r7, #124]	; 0x7c
  PhyTimings.DataLaneMaxReadTime = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PhyTimings.StopWaitTime = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 800196e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001972:	4619      	mov	r1, r3
 8001974:	4839      	ldr	r0, [pc, #228]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 8001976:	f003 fafd 	bl	8004f74 <HAL_DSI_ConfigPhyTimer>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_DSIHOST_DSI_Init+0xfc>
  {
    Error_Handler();
 8001980:	f001 f89a 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 8001984:	2104      	movs	r1, #4
 8001986:	4835      	ldr	r0, [pc, #212]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 8001988:	f003 facc 	bl	8004f24 <HAL_DSI_ConfigFlowControl>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_DSIHOST_DSI_Init+0x10e>
  {
    Error_Handler();
 8001992:	f001 f891 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8001996:	f242 7110 	movw	r1, #10000	; 0x2710
 800199a:	4830      	ldr	r0, [pc, #192]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 800199c:	f003 fd12 	bl	80053c4 <HAL_DSI_SetLowPowerRXFilter>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_DSIHOST_DSI_Init+0x122>
  {
    Error_Handler();
 80019a6:	f001 f887 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 80019aa:	2100      	movs	r1, #0
 80019ac:	482b      	ldr	r0, [pc, #172]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 80019ae:	f002 ffd5 	bl	800495c <HAL_DSI_ConfigErrorMonitor>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_DSIHOST_DSI_Init+0x134>
  {
    Error_Handler();
 80019b8:	f001 f87e 	bl	8002ab8 <Error_Handler>
  }
  VidCfg.VirtualChannelID = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
  VidCfg.ColorCoding = DSI_RGB888;
 80019c0:	2305      	movs	r3, #5
 80019c2:	60bb      	str	r3, [r7, #8]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60fb      	str	r3, [r7, #12]
  VidCfg.Mode = DSI_VID_MODE_NB_PULSES;
 80019c8:	2300      	movs	r3, #0
 80019ca:	613b      	str	r3, [r7, #16]
  VidCfg.PacketSize = 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	617b      	str	r3, [r7, #20]
  VidCfg.NumberOfChunks = 640;
 80019d0:	f44f 7320 	mov.w	r3, #640	; 0x280
 80019d4:	61bb      	str	r3, [r7, #24]
  VidCfg.NullPacketSize = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 80019da:	2304      	movs	r3, #4
 80019dc:	623b      	str	r3, [r7, #32]
  VidCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 80019de:	2302      	movs	r3, #2
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62bb      	str	r3, [r7, #40]	; 0x28
  VidCfg.HorizontalSyncActive = 18;
 80019e6:	2312      	movs	r3, #18
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  VidCfg.HorizontalBackPorch = 16;
 80019ea:	2310      	movs	r3, #16
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
  VidCfg.HorizontalLine = 1506;
 80019ee:	f240 53e2 	movw	r3, #1506	; 0x5e2
 80019f2:	637b      	str	r3, [r7, #52]	; 0x34
  VidCfg.VerticalSyncActive = 4;
 80019f4:	2304      	movs	r3, #4
 80019f6:	63bb      	str	r3, [r7, #56]	; 0x38
  VidCfg.VerticalBackPorch = 2;
 80019f8:	2302      	movs	r3, #2
 80019fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  VidCfg.VerticalFrontPorch = 2;
 80019fc:	2302      	movs	r3, #2
 80019fe:	643b      	str	r3, [r7, #64]	; 0x40
  VidCfg.VerticalActive = 480;
 8001a00:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001a04:	647b      	str	r3, [r7, #68]	; 0x44
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	64bb      	str	r3, [r7, #72]	; 0x48
  VidCfg.LPLargestPacketSize = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  VidCfg.LPVACTLargestPacketSize = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	653b      	str	r3, [r7, #80]	; 0x50
  VidCfg.LPHorizontalFrontPorchEnable = DSI_LP_HFP_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	657b      	str	r3, [r7, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable = DSI_LP_HBP_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	65bb      	str	r3, [r7, #88]	; 0x58
  VidCfg.LPVerticalActiveEnable = DSI_LP_VACT_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	65fb      	str	r3, [r7, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable = DSI_LP_VFP_DISABLE;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	663b      	str	r3, [r7, #96]	; 0x60
  VidCfg.LPVerticalBackPorchEnable = DSI_LP_VBP_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	667b      	str	r3, [r7, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	66bb      	str	r3, [r7, #104]	; 0x68
  VidCfg.FrameBTAAcknowledgeEnable = DSI_FBTAA_DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(&hdsi, &VidCfg) != HAL_OK)
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	480a      	ldr	r0, [pc, #40]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 8001a34:	f003 f876 	bl	8004b24 <HAL_DSI_ConfigVideoMode>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_DSIHOST_DSI_Init+0x1ba>
  {
    Error_Handler();
 8001a3e:	f001 f83b 	bl	8002ab8 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8001a42:	2100      	movs	r1, #0
 8001a44:	4805      	ldr	r0, [pc, #20]	; (8001a5c <MX_DSIHOST_DSI_Init+0x1d4>)
 8001a46:	f003 f845 	bl	8004ad4 <HAL_DSI_SetGenericVCID>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_DSIHOST_DSI_Init+0x1cc>
  {
    Error_Handler();
 8001a50:	f001 f832 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	37b8      	adds	r7, #184	; 0xb8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200003c4 	.word	0x200003c4
 8001a60:	40016c00 	.word	0x40016c00

08001a64 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  if(dsiHandle->Instance==DSI)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <HAL_DSI_MspInit+0x38>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d10b      	bne.n	8001a8e <HAL_DSI_MspInit+0x2a>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* DSI clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8001a76:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <HAL_DSI_MspInit+0x3c>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7a:	4a09      	ldr	r2, [pc, #36]	; (8001aa0 <HAL_DSI_MspInit+0x3c>)
 8001a7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a80:	6453      	str	r3, [r2, #68]	; 0x44
 8001a82:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <HAL_DSI_MspInit+0x3c>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	40016c00 	.word	0x40016c00
 8001aa0:	40023800 	.word	0x40023800

08001aa4 <HAL_DSI_MspDeInit>:

void HAL_DSI_MspDeInit(DSI_HandleTypeDef* dsiHandle)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]

  if(dsiHandle->Instance==DSI)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a07      	ldr	r2, [pc, #28]	; (8001ad0 <HAL_DSI_MspDeInit+0x2c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d105      	bne.n	8001ac2 <HAL_DSI_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 8001ab6:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <HAL_DSI_MspDeInit+0x30>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	4a06      	ldr	r2, [pc, #24]	; (8001ad4 <HAL_DSI_MspDeInit+0x30>)
 8001abc:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001ac0:	6453      	str	r3, [r2, #68]	; 0x44
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40016c00 	.word	0x40016c00
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b088      	sub	sp, #32
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	615a      	str	r2, [r3, #20]
 8001aee:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001af0:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <MX_FMC_Init+0x98>)
 8001af2:	4a20      	ldr	r2, [pc, #128]	; (8001b74 <MX_FMC_Init+0x9c>)
 8001af4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001af6:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <MX_FMC_Init+0x98>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001afc:	4b1c      	ldr	r3, [pc, #112]	; (8001b70 <MX_FMC_Init+0x98>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001b02:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b04:	2204      	movs	r2, #4
 8001b06:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8001b08:	4b19      	ldr	r3, [pc, #100]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001b0e:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b10:	2240      	movs	r2, #64	; 0x40
 8001b12:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b16:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001b1a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001b22:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b28:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b30:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001b3c:	2307      	movs	r3, #7
 8001b3e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001b40:	2304      	movs	r3, #4
 8001b42:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001b44:	2307      	movs	r3, #7
 8001b46:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001b50:	2302      	movs	r3, #2
 8001b52:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4805      	ldr	r0, [pc, #20]	; (8001b70 <MX_FMC_Init+0x98>)
 8001b5a:	f005 fbb1 	bl	80072c0 <HAL_SDRAM_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001b64:	f000 ffa8 	bl	8002ab8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001b68:	bf00      	nop
 8001b6a:	3720      	adds	r7, #32
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200003e0 	.word	0x200003e0
 8001b74:	a0000140 	.word	0xa0000140

08001b78 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001b8c:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <HAL_FMC_MspInit+0x104>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d16f      	bne.n	8001c74 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001b94:	4b39      	ldr	r3, [pc, #228]	; (8001c7c <HAL_FMC_MspInit+0x104>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001b9a:	4b39      	ldr	r3, [pc, #228]	; (8001c80 <HAL_FMC_MspInit+0x108>)
 8001b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9e:	4a38      	ldr	r2, [pc, #224]	; (8001c80 <HAL_FMC_MspInit+0x108>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6393      	str	r3, [r2, #56]	; 0x38
 8001ba6:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <HAL_FMC_MspInit+0x108>)
 8001ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001bb2:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001bb6:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001bc4:	230c      	movs	r3, #12
 8001bc6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	482d      	ldr	r0, [pc, #180]	; (8001c84 <HAL_FMC_MspInit+0x10c>)
 8001bce:	f003 fc27 	bl	8005420 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A12_Pin
 8001bd2:	f248 1337 	movw	r3, #33079	; 0x8137
 8001bd6:	607b      	str	r3, [r7, #4]
                          |FMC_A10_Pin|FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001be4:	230c      	movs	r3, #12
 8001be6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4826      	ldr	r0, [pc, #152]	; (8001c88 <HAL_FMC_MspInit+0x110>)
 8001bee:	f003 fc17 	bl	8005420 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001bf2:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001bf6:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c04:	230c      	movs	r3, #12
 8001c06:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	481f      	ldr	r0, [pc, #124]	; (8001c8c <HAL_FMC_MspInit+0x114>)
 8001c0e:	f003 fc07 	bl	8005420 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin
 8001c12:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001c16:	607b      	str	r3, [r7, #4]
                          |D29_Pin|D31_Pin|D28_Pin|D25_Pin
                          |D30_Pin|D24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c20:	2303      	movs	r3, #3
 8001c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c24:	230c      	movs	r3, #12
 8001c26:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4818      	ldr	r0, [pc, #96]	; (8001c90 <HAL_FMC_MspInit+0x118>)
 8001c2e:	f003 fbf7 	bl	8005420 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001c32:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001c36:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c40:	2303      	movs	r3, #3
 8001c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c44:	230c      	movs	r3, #12
 8001c46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4811      	ldr	r0, [pc, #68]	; (8001c94 <HAL_FMC_MspInit+0x11c>)
 8001c4e:	f003 fbe7 	bl	8005420 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|FMC_SDNME_Pin
 8001c52:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8001c56:	607b      	str	r3, [r7, #4]
                          |FMC_SDNE0_Pin|FMC_SDCKE0_Pin|D20_Pin|FMC_D_7_Pin
                          |FMC_D19_Pin|FMC_D16_Pin|FMC_D18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c60:	2303      	movs	r3, #3
 8001c62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c64:	230c      	movs	r3, #12
 8001c66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	480a      	ldr	r0, [pc, #40]	; (8001c98 <HAL_FMC_MspInit+0x120>)
 8001c6e:	f003 fbd7 	bl	8005420 <HAL_GPIO_Init>
 8001c72:	e000      	b.n	8001c76 <HAL_FMC_MspInit+0xfe>
    return;
 8001c74:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000414 	.word	0x20000414
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40021800 	.word	0x40021800
 8001c8c:	40020c00 	.word	0x40020c00
 8001c90:	40022000 	.word	0x40022000
 8001c94:	40021400 	.word	0x40021400
 8001c98:	40021c00 	.word	0x40021c00

08001c9c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001ca4:	f7ff ff68 	bl	8001b78 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <MX_FREERTOS_Init+0x18>)
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4804      	ldr	r0, [pc, #16]	; (8001ccc <MX_FREERTOS_Init+0x1c>)
 8001cba:	f006 fc3b 	bl	8008534 <osThreadNew>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4a03      	ldr	r2, [pc, #12]	; (8001cd0 <MX_FREERTOS_Init+0x20>)
 8001cc2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	0800ee04 	.word	0x0800ee04
 8001ccc:	08001cd5 	.word	0x08001cd5
 8001cd0:	20000418 	.word	0x20000418

08001cd4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f006 fccf 	bl	8008680 <osDelay>
 8001ce2:	e7fb      	b.n	8001cdc <StartDefaultTask+0x8>

08001ce4 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b090      	sub	sp, #64	; 0x40
 8001ce8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cfa:	4bac      	ldr	r3, [pc, #688]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4aab      	ldr	r2, [pc, #684]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d00:	f043 0310 	orr.w	r3, r3, #16
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4ba9      	ldr	r3, [pc, #676]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d12:	4ba6      	ldr	r3, [pc, #664]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4aa5      	ldr	r2, [pc, #660]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4ba3      	ldr	r3, [pc, #652]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	4ba0      	ldr	r3, [pc, #640]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a9f      	ldr	r2, [pc, #636]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b9d      	ldr	r3, [pc, #628]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	623b      	str	r3, [r7, #32]
 8001d40:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d42:	4b9a      	ldr	r3, [pc, #616]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a99      	ldr	r2, [pc, #612]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b97      	ldr	r3, [pc, #604]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	61fb      	str	r3, [r7, #28]
 8001d58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d5a:	4b94      	ldr	r3, [pc, #592]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a93      	ldr	r2, [pc, #588]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d60:	f043 0304 	orr.w	r3, r3, #4
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
 8001d66:	4b91      	ldr	r3, [pc, #580]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f003 0304 	and.w	r3, r3, #4
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d72:	4b8e      	ldr	r3, [pc, #568]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a8d      	ldr	r2, [pc, #564]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b8b      	ldr	r3, [pc, #556]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001d8a:	4b88      	ldr	r3, [pc, #544]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a87      	ldr	r2, [pc, #540]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b85      	ldr	r3, [pc, #532]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001da2:	4b82      	ldr	r3, [pc, #520]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a81      	ldr	r2, [pc, #516]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b7f      	ldr	r3, [pc, #508]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001dba:	4b7c      	ldr	r3, [pc, #496]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a7b      	ldr	r2, [pc, #492]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b79      	ldr	r3, [pc, #484]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dd2:	4b76      	ldr	r3, [pc, #472]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	4a75      	ldr	r2, [pc, #468]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dd8:	f043 0320 	orr.w	r3, r3, #32
 8001ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dde:	4b73      	ldr	r3, [pc, #460]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	f003 0320 	and.w	r3, r3, #32
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dea:	4b70      	ldr	r3, [pc, #448]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	4a6f      	ldr	r2, [pc, #444]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001df4:	6313      	str	r3, [r2, #48]	; 0x30
 8001df6:	4b6d      	ldr	r3, [pc, #436]	; (8001fac <MX_GPIO_Init+0x2c8>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dfe:	603b      	str	r3, [r7, #0]
 8001e00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SDB_Pin|SAI1_SCKA_Pin|SAI1_SDA_Pin;
 8001e02:	2378      	movs	r3, #120	; 0x78
 8001e04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e06:	2302      	movs	r3, #2
 8001e08:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001e12:	2306      	movs	r3, #6
 8001e14:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4864      	ldr	r0, [pc, #400]	; (8001fb0 <MX_GPIO_Init+0x2cc>)
 8001e1e:	f003 faff 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001e22:	2304      	movs	r3, #4
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e32:	2309      	movs	r3, #9
 8001e34:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001e36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	485c      	ldr	r0, [pc, #368]	; (8001fb0 <MX_GPIO_Init+0x2cc>)
 8001e3e:	f003 faef 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001e42:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e54:	230b      	movs	r3, #11
 8001e56:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4855      	ldr	r0, [pc, #340]	; (8001fb4 <MX_GPIO_Init+0x2d0>)
 8001e60:	f003 fade 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001e64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6a:	2312      	movs	r3, #18
 8001e6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e76:	2304      	movs	r3, #4
 8001e78:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e7e:	4619      	mov	r1, r3
 8001e80:	484d      	ldr	r0, [pc, #308]	; (8001fb8 <MX_GPIO_Init+0x2d4>)
 8001e82:	f003 facd 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001e86:	f643 4323 	movw	r3, #15395	; 0x3c23
 8001e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001e98:	230a      	movs	r3, #10
 8001e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4845      	ldr	r0, [pc, #276]	; (8001fb8 <MX_GPIO_Init+0x2d4>)
 8001ea4:	f003 fabc 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_D3_Pin;
 8001ea8:	2310      	movs	r3, #16
 8001eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eac:	2302      	movs	r3, #2
 8001eae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8001eb8:	230a      	movs	r3, #10
 8001eba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(uSD_D3_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	483d      	ldr	r0, [pc, #244]	; (8001fb8 <MX_GPIO_Init+0x2d4>)
 8001ec4:	f003 faac 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = uSD_CMD_Pin|uSD_CLK_Pin;
 8001ec8:	23c0      	movs	r3, #192	; 0xc0
 8001eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8001ed8:	230b      	movs	r3, #11
 8001eda:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001edc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4836      	ldr	r0, [pc, #216]	; (8001fbc <MX_GPIO_Init+0x2d8>)
 8001ee4:	f003 fa9c 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WIFI_RX_Pin;
 8001ee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001efa:	2308      	movs	r3, #8
 8001efc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 8001efe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f02:	4619      	mov	r1, r3
 8001f04:	482e      	ldr	r0, [pc, #184]	; (8001fc0 <MX_GPIO_Init+0x2dc>)
 8001f06:	f003 fa8b 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001f0a:	2340      	movs	r3, #64	; 0x40
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f16:	2303      	movs	r3, #3
 8001f18:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f1a:	230a      	movs	r3, #10
 8001f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001f1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f22:	4619      	mov	r1, r3
 8001f24:	4824      	ldr	r0, [pc, #144]	; (8001fb8 <MX_GPIO_Init+0x2d4>)
 8001f26:	f003 fa7b 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|ARD_D8_Pin
 8001f2a:	f247 033b 	movw	r3, #28731	; 0x703b
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|ARD_D7_Pin|ARD_D4_Pin|ARD_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f30:	2300      	movs	r3, #0
 8001f32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001f38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4821      	ldr	r0, [pc, #132]	; (8001fc4 <MX_GPIO_Init+0x2e0>)
 8001f40:	f003 fa6e 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin;
 8001f44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8001f56:	2303      	movs	r3, #3
 8001f58:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DFSDM_DATIN5_GPIO_Port, &GPIO_InitStruct);
 8001f5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4817      	ldr	r0, [pc, #92]	; (8001fc0 <MX_GPIO_Init+0x2dc>)
 8001f62:	f003 fa5d 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 8001f66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f74:	2303      	movs	r3, #3
 8001f76:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f78:	2309      	movs	r3, #9
 8001f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f80:	4619      	mov	r1, r3
 8001f82:	480f      	ldr	r0, [pc, #60]	; (8001fc0 <MX_GPIO_Init+0x2dc>)
 8001f84:	f003 fa4c 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 8001f88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f96:	2300      	movs	r3, #0
 8001f98:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f9a:	2305      	movs	r3, #5
 8001f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 8001f9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <MX_GPIO_Init+0x2e4>)
 8001fa6:	f003 fa3b 	bl	8005420 <HAL_GPIO_Init>
 8001faa:	e00f      	b.n	8001fcc <MX_GPIO_Init+0x2e8>
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40021800 	.word	0x40021800
 8001fb8:	40020400 	.word	0x40020400
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40022400 	.word	0x40022400
 8001fc8:	40020000 	.word	0x40020000

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin;
 8001fcc:	f44f 4311 	mov.w	r3, #37120	; 0x9100
 8001fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001fda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	48bb      	ldr	r0, [pc, #748]	; (80022d0 <MX_GPIO_Init+0x5ec>)
 8001fe2:	f003 fa1d 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin PKPin
                           PKPin */
  GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin
 8001fe6:	23f8      	movs	r3, #248	; 0xf8
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |NC7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001ff2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	48b6      	ldr	r0, [pc, #728]	; (80022d4 <MX_GPIO_Init+0x5f0>)
 8001ffa:	f003 fa11 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX_Pin;
 8001ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002002:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_SPDIFRX;
 8002010:	2307      	movs	r3, #7
 8002012:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002018:	4619      	mov	r1, r3
 800201a:	48af      	ldr	r0, [pc, #700]	; (80022d8 <MX_GPIO_Init+0x5f4>)
 800201c:	f003 fa00 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = uSD_D1_Pin|uSD_D0_Pin;
 8002020:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002032:	230b      	movs	r3, #11
 8002034:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002036:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800203a:	4619      	mov	r1, r3
 800203c:	48a6      	ldr	r0, [pc, #664]	; (80022d8 <MX_GPIO_Init+0x5f4>)
 800203e:	f003 f9ef 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 8002042:	2330      	movs	r3, #48	; 0x30
 8002044:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002046:	2300      	movs	r3, #0
 8002048:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800204e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002052:	4619      	mov	r1, r3
 8002054:	48a1      	ldr	r0, [pc, #644]	; (80022dc <MX_GPIO_Init+0x5f8>)
 8002056:	f003 f9e3 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 800205a:	2308      	movs	r3, #8
 800205c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 800206a:	2303      	movs	r3, #3
 800206c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002072:	4619      	mov	r1, r3
 8002074:	4899      	ldr	r0, [pc, #612]	; (80022dc <MX_GPIO_Init+0x5f8>)
 8002076:	f003 f9d3 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 800207a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002080:	2302      	movs	r3, #2
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002088:	2303      	movs	r3, #3
 800208a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800208c:	2305      	movs	r3, #5
 800208e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8002090:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002094:	4619      	mov	r1, r3
 8002096:	4892      	ldr	r0, [pc, #584]	; (80022e0 <MX_GPIO_Init+0x5fc>)
 8002098:	f003 f9c2 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WIFI_TX_Pin;
 800209c:	2304      	movs	r3, #4
 800209e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020ac:	2308      	movs	r3, #8
 80020ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 80020b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020b4:	4619      	mov	r1, r3
 80020b6:	4889      	ldr	r0, [pc, #548]	; (80022dc <MX_GPIO_Init+0x5f8>)
 80020b8:	f003 f9b2 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80020bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020ce:	2307      	movs	r3, #7
 80020d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80020d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020d6:	4619      	mov	r1, r3
 80020d8:	4881      	ldr	r0, [pc, #516]	; (80022e0 <MX_GPIO_Init+0x5fc>)
 80020da:	f003 f9a1 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 80020de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e4:	2302      	movs	r3, #2
 80020e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ec:	2300      	movs	r3, #0
 80020ee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020f0:	2307      	movs	r3, #7
 80020f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80020f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020f8:	4619      	mov	r1, r3
 80020fa:	4879      	ldr	r0, [pc, #484]	; (80022e0 <MX_GPIO_Init+0x5fc>)
 80020fc:	f003 f990 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 8002100:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002104:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210e:	2303      	movs	r3, #3
 8002110:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002112:	230a      	movs	r3, #10
 8002114:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 8002116:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800211a:	4619      	mov	r1, r3
 800211c:	486c      	ldr	r0, [pc, #432]	; (80022d0 <MX_GPIO_Init+0x5ec>)
 800211e:	f003 f97f 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002132:	2308      	movs	r3, #8
 8002134:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002136:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800213a:	4619      	mov	r1, r3
 800213c:	4869      	ldr	r0, [pc, #420]	; (80022e4 <MX_GPIO_Init+0x600>)
 800213e:	f003 f96f 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002142:	2310      	movs	r3, #16
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214e:	2303      	movs	r3, #3
 8002150:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002152:	230a      	movs	r3, #10
 8002154:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800215a:	4619      	mov	r1, r3
 800215c:	4862      	ldr	r0, [pc, #392]	; (80022e8 <MX_GPIO_Init+0x604>)
 800215e:	f003 f95f 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002172:	2306      	movs	r3, #6
 8002174:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8002176:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800217a:	4619      	mov	r1, r3
 800217c:	4856      	ldr	r0, [pc, #344]	; (80022d8 <MX_GPIO_Init+0x5f4>)
 800217e:	f003 f94f 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 8002182:	2348      	movs	r3, #72	; 0x48
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002186:	2300      	movs	r3, #0
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800218e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002192:	4619      	mov	r1, r3
 8002194:	4850      	ldr	r0, [pc, #320]	; (80022d8 <MX_GPIO_Init+0x5f4>)
 8002196:	f003 f943 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a6:	2300      	movs	r3, #0
 80021a8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80021aa:	2303      	movs	r3, #3
 80021ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 80021ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021b2:	4619      	mov	r1, r3
 80021b4:	484d      	ldr	r0, [pc, #308]	; (80022ec <MX_GPIO_Init+0x608>)
 80021b6:	f003 f933 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 80021ba:	2340      	movs	r3, #64	; 0x40
 80021bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80021ca:	2303      	movs	r3, #3
 80021cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 80021ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021d2:	4619      	mov	r1, r3
 80021d4:	4845      	ldr	r0, [pc, #276]	; (80022ec <MX_GPIO_Init+0x608>)
 80021d6:	f003 f923 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 80021da:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80021de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021e0:	2303      	movs	r3, #3
 80021e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ec:	4619      	mov	r1, r3
 80021ee:	483f      	ldr	r0, [pc, #252]	; (80022ec <MX_GPIO_Init+0x608>)
 80021f0:	f003 f916 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin;
 80021f4:	2301      	movs	r3, #1
 80021f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002204:	230a      	movs	r3, #10
 8002206:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 8002208:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800220c:	4619      	mov	r1, r3
 800220e:	4835      	ldr	r0, [pc, #212]	; (80022e4 <MX_GPIO_Init+0x600>)
 8002210:	f003 f906 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002214:	2332      	movs	r3, #50	; 0x32
 8002216:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002220:	2303      	movs	r3, #3
 8002222:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002224:	230b      	movs	r3, #11
 8002226:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002228:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800222c:	4619      	mov	r1, r3
 800222e:	482d      	ldr	r0, [pc, #180]	; (80022e4 <MX_GPIO_Init+0x600>)
 8002230:	f003 f8f6 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8002234:	2304      	movs	r3, #4
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002244:	2309      	movs	r3, #9
 8002246:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8002248:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800224c:	4619      	mov	r1, r3
 800224e:	4828      	ldr	r0, [pc, #160]	; (80022f0 <MX_GPIO_Init+0x60c>)
 8002250:	f003 f8e6 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D3_Pin;
 8002254:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002258:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002262:	2303      	movs	r3, #3
 8002264:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002266:	2309      	movs	r3, #9
 8002268:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 800226a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800226e:	4619      	mov	r1, r3
 8002270:	481a      	ldr	r0, [pc, #104]	; (80022dc <MX_GPIO_Init+0x5f8>)
 8002272:	f003 f8d5 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002276:	2386      	movs	r3, #134	; 0x86
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	2303      	movs	r3, #3
 8002284:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002286:	230b      	movs	r3, #11
 8002288:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800228e:	4619      	mov	r1, r3
 8002290:	4813      	ldr	r0, [pc, #76]	; (80022e0 <MX_GPIO_Init+0x5fc>)
 8002292:	f003 f8c5 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002296:	2301      	movs	r3, #1
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800229a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800229e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80022a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022a8:	4619      	mov	r1, r3
 80022aa:	480d      	ldr	r0, [pc, #52]	; (80022e0 <MX_GPIO_Init+0x5fc>)
 80022ac:	f003 f8b8 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_TX_Pin;
 80022b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022be:	2300      	movs	r3, #0
 80022c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80022c2:	230a      	movs	r3, #10
 80022c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_TX_GPIO_Port, &GPIO_InitStruct);
 80022c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ca:	4619      	mov	r1, r3
 80022cc:	e012      	b.n	80022f4 <MX_GPIO_Init+0x610>
 80022ce:	bf00      	nop
 80022d0:	40022000 	.word	0x40022000
 80022d4:	40022800 	.word	0x40022800
 80022d8:	40021800 	.word	0x40021800
 80022dc:	40020c00 	.word	0x40020c00
 80022e0:	40020000 	.word	0x40020000
 80022e4:	40020800 	.word	0x40020800
 80022e8:	40021c00 	.word	0x40021c00
 80022ec:	40021400 	.word	0x40021400
 80022f0:	40020400 	.word	0x40020400
 80022f4:	4825      	ldr	r0, [pc, #148]	; (800238c <MX_GPIO_Init+0x6a8>)
 80022f6:	f003 f893 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022fe:	2300      	movs	r3, #0
 8002300:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002306:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800230a:	4619      	mov	r1, r3
 800230c:	4820      	ldr	r0, [pc, #128]	; (8002390 <MX_GPIO_Init+0x6ac>)
 800230e:	f003 f887 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002312:	2328      	movs	r3, #40	; 0x28
 8002314:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002322:	230a      	movs	r3, #10
 8002324:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800232a:	4619      	mov	r1, r3
 800232c:	4819      	ldr	r0, [pc, #100]	; (8002394 <MX_GPIO_Init+0x6b0>)
 800232e:	f003 f877 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002332:	2340      	movs	r3, #64	; 0x40
 8002334:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233e:	2300      	movs	r3, #0
 8002340:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002342:	2309      	movs	r3, #9
 8002344:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002346:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800234a:	4619      	mov	r1, r3
 800234c:	4810      	ldr	r0, [pc, #64]	; (8002390 <MX_GPIO_Init+0x6ac>)
 800234e:	f003 f867 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002352:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235c:	2300      	movs	r3, #0
 800235e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002360:	2300      	movs	r3, #0
 8002362:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002364:	2305      	movs	r3, #5
 8002366:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002368:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800236c:	4619      	mov	r1, r3
 800236e:	480a      	ldr	r0, [pc, #40]	; (8002398 <MX_GPIO_Init+0x6b4>)
 8002370:	f003 f856 	bl	8005420 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002374:	2200      	movs	r2, #0
 8002376:	2105      	movs	r1, #5
 8002378:	2006      	movs	r0, #6
 800237a:	f001 fe45 	bl	8004008 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800237e:	2006      	movs	r0, #6
 8002380:	f001 fe5e 	bl	8004040 <HAL_NVIC_EnableIRQ>

}
 8002384:	bf00      	nop
 8002386:	3740      	adds	r7, #64	; 0x40
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40020c00 	.word	0x40020c00
 8002390:	40021c00 	.word	0x40021c00
 8002394:	40020000 	.word	0x40020000
 8002398:	40020400 	.word	0x40020400

0800239c <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80023a0:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <MX_I2C4_Init+0x74>)
 80023a2:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <MX_I2C4_Init+0x78>)
 80023a4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00C0EAFF;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	; (8002410 <MX_I2C4_Init+0x74>)
 80023a8:	4a1b      	ldr	r2, [pc, #108]	; (8002418 <MX_I2C4_Init+0x7c>)
 80023aa:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80023ac:	4b18      	ldr	r3, [pc, #96]	; (8002410 <MX_I2C4_Init+0x74>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023b2:	4b17      	ldr	r3, [pc, #92]	; (8002410 <MX_I2C4_Init+0x74>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023b8:	4b15      	ldr	r3, [pc, #84]	; (8002410 <MX_I2C4_Init+0x74>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80023be:	4b14      	ldr	r3, [pc, #80]	; (8002410 <MX_I2C4_Init+0x74>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80023c4:	4b12      	ldr	r3, [pc, #72]	; (8002410 <MX_I2C4_Init+0x74>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_I2C4_Init+0x74>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023d0:	4b0f      	ldr	r3, [pc, #60]	; (8002410 <MX_I2C4_Init+0x74>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80023d6:	480e      	ldr	r0, [pc, #56]	; (8002410 <MX_I2C4_Init+0x74>)
 80023d8:	f003 fa18 	bl	800580c <HAL_I2C_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80023e2:	f000 fb69 	bl	8002ab8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80023e6:	2100      	movs	r1, #0
 80023e8:	4809      	ldr	r0, [pc, #36]	; (8002410 <MX_I2C4_Init+0x74>)
 80023ea:	f003 fa9f 	bl	800592c <HAL_I2CEx_ConfigAnalogFilter>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80023f4:	f000 fb60 	bl	8002ab8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80023f8:	2100      	movs	r1, #0
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_I2C4_Init+0x74>)
 80023fc:	f003 fae1 	bl	80059c2 <HAL_I2CEx_ConfigDigitalFilter>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002406:	f000 fb57 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000041c 	.word	0x2000041c
 8002414:	40006000 	.word	0x40006000
 8002418:	00c0eaff 	.word	0x00c0eaff

0800241c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b0ae      	sub	sp, #184	; 0xb8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002424:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	2290      	movs	r2, #144	; 0x90
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f009 f829 	bl	800b494 <memset>
  if(i2cHandle->Instance==I2C4)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a33      	ldr	r2, [pc, #204]	; (8002514 <HAL_I2C_MspInit+0xf8>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d15e      	bne.n	800250a <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800244c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002450:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8002452:	2300      	movs	r3, #0
 8002454:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	4618      	mov	r0, r3
 800245e:	f004 fb07 	bl	8006a70 <HAL_RCCEx_PeriphCLKConfig>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8002468:	f000 fb26 	bl	8002ab8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800246c:	4b2a      	ldr	r3, [pc, #168]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 800246e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002470:	4a29      	ldr	r2, [pc, #164]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 8002472:	f043 0302 	orr.w	r3, r3, #2
 8002476:	6313      	str	r3, [r2, #48]	; 0x30
 8002478:	4b27      	ldr	r3, [pc, #156]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 800247a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	613b      	str	r3, [r7, #16]
 8002482:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 8002486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002488:	4a23      	ldr	r2, [pc, #140]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 800248a:	f043 0308 	orr.w	r3, r3, #8
 800248e:	6313      	str	r3, [r2, #48]	; 0x30
 8002490:	4b21      	ldr	r3, [pc, #132]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 8002492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB7     ------> I2C4_SDA
    PD12     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 800249c:	2380      	movs	r3, #128	; 0x80
 800249e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024a2:	2312      	movs	r3, #18
 80024a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a8:	2301      	movs	r3, #1
 80024aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 80024b4:	230b      	movs	r3, #11
 80024b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 80024ba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024be:	4619      	mov	r1, r3
 80024c0:	4816      	ldr	r0, [pc, #88]	; (800251c <HAL_I2C_MspInit+0x100>)
 80024c2:	f002 ffad 	bl	8005420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 80024c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024ce:	2312      	movs	r3, #18
 80024d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024d4:	2301      	movs	r3, #1
 80024d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024da:	2303      	movs	r3, #3
 80024dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80024e0:	2304      	movs	r3, #4
 80024e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 80024e6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024ea:	4619      	mov	r1, r3
 80024ec:	480c      	ldr	r0, [pc, #48]	; (8002520 <HAL_I2C_MspInit+0x104>)
 80024ee:	f002 ff97 	bl	8005420 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	4a08      	ldr	r2, [pc, #32]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 80024f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024fc:	6413      	str	r3, [r2, #64]	; 0x40
 80024fe:	4b06      	ldr	r3, [pc, #24]	; (8002518 <HAL_I2C_MspInit+0xfc>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800250a:	bf00      	nop
 800250c:	37b8      	adds	r7, #184	; 0xb8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40006000 	.word	0x40006000
 8002518:	40023800 	.word	0x40023800
 800251c:	40020400 	.word	0x40020400
 8002520:	40020c00 	.word	0x40020c00

08002524 <readJoystick>:
uint16_t readValueY = 0;

extern ADC_HandleTypeDef hadc1;
extern ADC_HandleTypeDef hadc2;

enum Direction readJoystick(){
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0

	// A0 BLU -> VRx
	// A1 BIANCO -> VRy

	// Enable ADC for joystick
	HAL_ADC_Start(&hadc1);
 8002528:	481e      	ldr	r0, [pc, #120]	; (80025a4 <readJoystick+0x80>)
 800252a:	f001 f8ff 	bl	800372c <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 800252e:	481e      	ldr	r0, [pc, #120]	; (80025a8 <readJoystick+0x84>)
 8002530:	f001 f8fc 	bl	800372c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(&hadc1,1000);
 8002534:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002538:	481a      	ldr	r0, [pc, #104]	; (80025a4 <readJoystick+0x80>)
 800253a:	f001 f9c5 	bl	80038c8 <HAL_ADC_PollForConversion>
	readValueX = HAL_ADC_GetValue(&hadc1);
 800253e:	4819      	ldr	r0, [pc, #100]	; (80025a4 <readJoystick+0x80>)
 8002540:	f001 fa4d 	bl	80039de <HAL_ADC_GetValue>
 8002544:	4603      	mov	r3, r0
 8002546:	b29a      	uxth	r2, r3
 8002548:	4b18      	ldr	r3, [pc, #96]	; (80025ac <readJoystick+0x88>)
 800254a:	801a      	strh	r2, [r3, #0]
	HAL_ADC_PollForConversion(&hadc2,1000);
 800254c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002550:	4815      	ldr	r0, [pc, #84]	; (80025a8 <readJoystick+0x84>)
 8002552:	f001 f9b9 	bl	80038c8 <HAL_ADC_PollForConversion>
    readValueY = HAL_ADC_GetValue(&hadc2);
 8002556:	4814      	ldr	r0, [pc, #80]	; (80025a8 <readJoystick+0x84>)
 8002558:	f001 fa41 	bl	80039de <HAL_ADC_GetValue>
 800255c:	4603      	mov	r3, r0
 800255e:	b29a      	uxth	r2, r3
 8002560:	4b13      	ldr	r3, [pc, #76]	; (80025b0 <readJoystick+0x8c>)
 8002562:	801a      	strh	r2, [r3, #0]

    // Check direction
    if(readValueX <= MARGIN)
 8002564:	4b11      	ldr	r3, [pc, #68]	; (80025ac <readJoystick+0x88>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800256c:	d801      	bhi.n	8002572 <readJoystick+0x4e>
    	return LEFT;
 800256e:	2302      	movs	r3, #2
 8002570:	e015      	b.n	800259e <readJoystick+0x7a>
    else if(readValueX >= maxValue - MARGIN)
 8002572:	4b0e      	ldr	r3, [pc, #56]	; (80025ac <readJoystick+0x88>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	f5b3 6f4e 	cmp.w	r3, #3296	; 0xce0
 800257a:	d301      	bcc.n	8002580 <readJoystick+0x5c>
    	return RIGHT;
 800257c:	2303      	movs	r3, #3
 800257e:	e00e      	b.n	800259e <readJoystick+0x7a>
    else if(readValueY <= MARGIN)
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <readJoystick+0x8c>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002588:	d801      	bhi.n	800258e <readJoystick+0x6a>
    	return UP;
 800258a:	2300      	movs	r3, #0
 800258c:	e007      	b.n	800259e <readJoystick+0x7a>
    else if(readValueY >= maxValue - MARGIN)
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <readJoystick+0x8c>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	f5b3 6f4e 	cmp.w	r3, #3296	; 0xce0
 8002596:	d301      	bcc.n	800259c <readJoystick+0x78>
    	return DOWN;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <readJoystick+0x7a>

    return IDLE;
 800259c:	2304      	movs	r3, #4
}
 800259e:	4618      	mov	r0, r3
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200002dc 	.word	0x200002dc
 80025a8:	20000324 	.word	0x20000324
 80025ac:	20000470 	.word	0x20000470
 80025b0:	20000472 	.word	0x20000472

080025b4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b09a      	sub	sp, #104	; 0x68
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80025ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025be:	2234      	movs	r2, #52	; 0x34
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f008 ff66 	bl	800b494 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80025c8:	463b      	mov	r3, r7
 80025ca:	2234      	movs	r2, #52	; 0x34
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f008 ff60 	bl	800b494 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80025d4:	4b4e      	ldr	r3, [pc, #312]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025d6:	4a4f      	ldr	r2, [pc, #316]	; (8002714 <MX_LTDC_Init+0x160>)
 80025d8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80025da:	4b4d      	ldr	r3, [pc, #308]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80025e0:	4b4b      	ldr	r3, [pc, #300]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80025e6:	4b4a      	ldr	r3, [pc, #296]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80025ec:	4b48      	ldr	r3, [pc, #288]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80025f2:	4b47      	ldr	r3, [pc, #284]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80025f8:	4b45      	ldr	r3, [pc, #276]	; (8002710 <MX_LTDC_Init+0x15c>)
 80025fa:	2203      	movs	r2, #3
 80025fc:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80025fe:	4b44      	ldr	r3, [pc, #272]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002600:	220e      	movs	r2, #14
 8002602:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002604:	4b42      	ldr	r3, [pc, #264]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002606:	2205      	movs	r2, #5
 8002608:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800260a:	4b41      	ldr	r3, [pc, #260]	; (8002710 <MX_LTDC_Init+0x15c>)
 800260c:	f240 228e 	movw	r2, #654	; 0x28e
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8002612:	4b3f      	ldr	r3, [pc, #252]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002614:	f240 12e5 	movw	r2, #485	; 0x1e5
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 800261a:	4b3d      	ldr	r3, [pc, #244]	; (8002710 <MX_LTDC_Init+0x15c>)
 800261c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8002620:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8002622:	4b3b      	ldr	r3, [pc, #236]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002624:	f240 12e7 	movw	r2, #487	; 0x1e7
 8002628:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800262a:	4b39      	ldr	r3, [pc, #228]	; (8002710 <MX_LTDC_Init+0x15c>)
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800263a:	4b35      	ldr	r3, [pc, #212]	; (8002710 <MX_LTDC_Init+0x15c>)
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002642:	4833      	ldr	r0, [pc, #204]	; (8002710 <MX_LTDC_Init+0x15c>)
 8002644:	f003 fa0a 	bl	8005a5c <HAL_LTDC_Init>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800264e:	f000 fa33 	bl	8002ab8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002662:	2300      	movs	r3, #0
 8002664:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 800266a:	2300      	movs	r3, #0
 800266c:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800266e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002672:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002674:	2305      	movs	r3, #5
 8002676:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002696:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800269a:	2200      	movs	r2, #0
 800269c:	4619      	mov	r1, r3
 800269e:	481c      	ldr	r0, [pc, #112]	; (8002710 <MX_LTDC_Init+0x15c>)
 80026a0:	f003 faac 	bl	8005bfc <HAL_LTDC_ConfigLayer>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80026aa:	f000 fa05 	bl	8002ab8 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80026ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ce:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80026d0:	2305      	movs	r3, #5
 80026d2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80026f2:	463b      	mov	r3, r7
 80026f4:	2201      	movs	r2, #1
 80026f6:	4619      	mov	r1, r3
 80026f8:	4805      	ldr	r0, [pc, #20]	; (8002710 <MX_LTDC_Init+0x15c>)
 80026fa:	f003 fa7f 	bl	8005bfc <HAL_LTDC_ConfigLayer>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002704:	f000 f9d8 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002708:	bf00      	nop
 800270a:	3768      	adds	r7, #104	; 0x68
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20000474 	.word	0x20000474
 8002714:	40016800 	.word	0x40016800

08002718 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b0a8      	sub	sp, #160	; 0xa0
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002720:	f107 0310 	add.w	r3, r7, #16
 8002724:	2290      	movs	r2, #144	; 0x90
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f008 feb3 	bl	800b494 <memset>
  if(ltdcHandle->Instance==LTDC)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a16      	ldr	r2, [pc, #88]	; (800278c <HAL_LTDC_MspInit+0x74>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d124      	bne.n	8002782 <HAL_LTDC_MspInit+0x6a>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002738:	2308      	movs	r3, #8
 800273a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800273c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8002742:	2307      	movs	r3, #7
 8002744:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 3;
 8002746:	2303      	movs	r3, #3
 8002748:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800274a:	2300      	movs	r3, #0
 800274c:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800274e:	2301      	movs	r3, #1
 8002750:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002752:	2300      	movs	r3, #0
 8002754:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002756:	f107 0310 	add.w	r3, r7, #16
 800275a:	4618      	mov	r0, r3
 800275c:	f004 f988 	bl	8006a70 <HAL_RCCEx_PeriphCLKConfig>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_LTDC_MspInit+0x52>
    {
      Error_Handler();
 8002766:	f000 f9a7 	bl	8002ab8 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_LTDC_MspInit+0x78>)
 800276c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276e:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_LTDC_MspInit+0x78>)
 8002770:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002774:	6453      	str	r3, [r2, #68]	; 0x44
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_LTDC_MspInit+0x78>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8002782:	bf00      	nop
 8002784:	37a0      	adds	r7, #160	; 0xa0
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40016800 	.word	0x40016800
 8002790:	40023800 	.word	0x40023800

08002794 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002798:	f3bf 8f4f 	dsb	sy
}
 800279c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800279e:	f3bf 8f6f 	isb	sy
}
 80027a2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80027a4:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <SCB_EnableICache+0x48>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80027ac:	f3bf 8f4f 	dsb	sy
}
 80027b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027b2:	f3bf 8f6f 	isb	sy
}
 80027b6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <SCB_EnableICache+0x48>)
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	4a07      	ldr	r2, [pc, #28]	; (80027dc <SCB_EnableICache+0x48>)
 80027be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027c2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80027c4:	f3bf 8f4f 	dsb	sy
}
 80027c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027ca:	f3bf 8f6f 	isb	sy
}
 80027ce:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80027e6:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <SCB_EnableDCache+0x84>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80027ee:	f3bf 8f4f 	dsb	sy
}
 80027f2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <SCB_EnableDCache+0x84>)
 80027f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027fa:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	0b5b      	lsrs	r3, r3, #13
 8002800:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002804:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	08db      	lsrs	r3, r3, #3
 800280a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800280e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8002818:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800281e:	4911      	ldr	r1, [pc, #68]	; (8002864 <SCB_EnableDCache+0x84>)
 8002820:	4313      	orrs	r3, r2
 8002822:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	1e5a      	subs	r2, r3, #1
 800282a:	60ba      	str	r2, [r7, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1ef      	bne.n	8002810 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	1e5a      	subs	r2, r3, #1
 8002834:	60fa      	str	r2, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1e5      	bne.n	8002806 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800283a:	f3bf 8f4f 	dsb	sy
}
 800283e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002840:	4b08      	ldr	r3, [pc, #32]	; (8002864 <SCB_EnableDCache+0x84>)
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	4a07      	ldr	r2, [pc, #28]	; (8002864 <SCB_EnableDCache+0x84>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800284a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800284c:	f3bf 8f4f 	dsb	sy
}
 8002850:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002852:	f3bf 8f6f 	isb	sy
}
 8002856:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800286c:	f7ff ff92 	bl	8002794 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8002870:	f7ff ffb6 	bl	80027e0 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002874:	f000 febc 	bl	80035f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002878:	f000 f83a 	bl	80028f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800287c:	f7ff fa32 	bl	8001ce4 <MX_GPIO_Init>
  MX_FMC_Init();
 8002880:	f7ff f92a 	bl	8001ad8 <MX_FMC_Init>
  MX_I2C4_Init();
 8002884:	f7ff fd8a 	bl	800239c <MX_I2C4_Init>
  MX_TIM3_Init();
 8002888:	f000 fdd6 	bl	8003438 <MX_TIM3_Init>
  MX_DMA2D_Init();
 800288c:	f7fe ffbe 	bl	800180c <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 8002890:	f7fe fffa 	bl	8001888 <MX_DSIHOST_DSI_Init>
  MX_LTDC_Init();
 8002894:	f7ff fe8e 	bl	80025b4 <MX_LTDC_Init>
  MX_ADC1_Init();
 8002898:	f7fe fe8e 	bl	80015b8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800289c:	f7fe fede 	bl	800165c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  //Configure the RAM chip
  BSP_SDRAM_Initialization_sequence(0xFFFF);
 80028a0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80028a4:	f000 f896 	bl	80029d4 <BSP_SDRAM_Initialization_sequence>

  /* Initialize the LCD */
  BSP_LCD_Init();
 80028a8:	f7fd fe98 	bl	80005dc <BSP_LCD_Init>

  /* Initialize the LCD Layers */
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS);
 80028ac:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80028b0:	2001      	movs	r0, #1
 80028b2:	f7fe f82d 	bl	8000910 <BSP_LCD_LayerDefaultInit>

  /* Set LCD Foreground Layer  */
  BSP_LCD_SelectLayer(1);
 80028b6:	2001      	movs	r0, #1
 80028b8:	f7fe f88a 	bl	80009d0 <BSP_LCD_SelectLayer>

  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80028bc:	480b      	ldr	r0, [pc, #44]	; (80028ec <main+0x84>)
 80028be:	f7fe f8c9 	bl	8000a54 <BSP_LCD_SetFont>

  BSP_LCD_Clear(LCD_COLOR_BLACK);			//LCD_COLOR_WHITE = 0xFFFFFFFF
 80028c2:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80028c6:	f7fe f8df 	bl	8000a88 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80028ca:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80028ce:	f7fe f8a7 	bl	8000a20 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80028d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028d6:	f7fe f88b 	bl	80009f0 <BSP_LCD_SetTextColor>

  freeRTOS_user_init();
 80028da:	f000 f8f3 	bl	8002ac4 <freeRTOS_user_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80028de:	f005 fdbf 	bl	8008460 <osKernelInitialize>
  MX_FREERTOS_Init();
 80028e2:	f7ff f9e5 	bl	8001cb0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80028e6:	f005 fdef 	bl	80084c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80028ea:	e7fe      	b.n	80028ea <main+0x82>
 80028ec:	20000010 	.word	0x20000010

080028f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b094      	sub	sp, #80	; 0x50
 80028f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028f6:	f107 031c 	add.w	r3, r7, #28
 80028fa:	2234      	movs	r2, #52	; 0x34
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f008 fdc8 	bl	800b494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002904:	f107 0308 	add.w	r3, r7, #8
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002914:	f003 fb9a 	bl	800604c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002918:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <SystemClock_Config+0xdc>)
 800291a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291c:	4a2b      	ldr	r2, [pc, #172]	; (80029cc <SystemClock_Config+0xdc>)
 800291e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002922:	6413      	str	r3, [r2, #64]	; 0x40
 8002924:	4b29      	ldr	r3, [pc, #164]	; (80029cc <SystemClock_Config+0xdc>)
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002930:	4b27      	ldr	r3, [pc, #156]	; (80029d0 <SystemClock_Config+0xe0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a26      	ldr	r2, [pc, #152]	; (80029d0 <SystemClock_Config+0xe0>)
 8002936:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b24      	ldr	r3, [pc, #144]	; (80029d0 <SystemClock_Config+0xe0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002948:	2301      	movs	r3, #1
 800294a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800294c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002950:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002952:	2302      	movs	r3, #2
 8002954:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002956:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800295a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 800295c:	2319      	movs	r3, #25
 800295e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 400;
 8002960:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002964:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002966:	2302      	movs	r3, #2
 8002968:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800296a:	2304      	movs	r3, #4
 800296c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 7;
 800296e:	2307      	movs	r3, #7
 8002970:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002972:	f107 031c 	add.w	r3, r7, #28
 8002976:	4618      	mov	r0, r3
 8002978:	f003 fbc8 	bl	800610c <HAL_RCC_OscConfig>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002982:	f000 f899 	bl	8002ab8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002986:	f003 fb71 	bl	800606c <HAL_PWREx_EnableOverDrive>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8002990:	f000 f892 	bl	8002ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002994:	230f      	movs	r3, #15
 8002996:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002998:	2302      	movs	r3, #2
 800299a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800299c:	2300      	movs	r3, #0
 800299e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80029a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80029a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80029ac:	f107 0308 	add.w	r3, r7, #8
 80029b0:	2106      	movs	r1, #6
 80029b2:	4618      	mov	r0, r3
 80029b4:	f003 fe58 	bl	8006668 <HAL_RCC_ClockConfig>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80029be:	f000 f87b 	bl	8002ab8 <Error_Handler>
  }
}
 80029c2:	bf00      	nop
 80029c4:	3750      	adds	r7, #80	; 0x50
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40023800 	.word	0x40023800
 80029d0:	40007000 	.word	0x40007000

080029d4 <BSP_SDRAM_Initialization_sequence>:

/* USER CODE BEGIN 4 */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80029e0:	4b2a      	ldr	r3, [pc, #168]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80029e6:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029e8:	2210      	movs	r2, #16
 80029ea:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80029ec:	4b27      	ldr	r3, [pc, #156]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80029f2:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80029f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029fc:	4923      	ldr	r1, [pc, #140]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80029fe:	4824      	ldr	r0, [pc, #144]	; (8002a90 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a00:	f004 fc92 	bl	8007328 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002a04:	2001      	movs	r0, #1
 8002a06:	f000 fe29 	bl	800365c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002a0a:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a10:	4b1e      	ldr	r3, [pc, #120]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a12:	2210      	movs	r2, #16
 8002a14:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a16:	4b1d      	ldr	r3, [pc, #116]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8002a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a26:	4919      	ldr	r1, [pc, #100]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a28:	4819      	ldr	r0, [pc, #100]	; (8002a90 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a2a:	f004 fc7d 	bl	8007328 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002a2e:	4b17      	ldr	r3, [pc, #92]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a30:	2203      	movs	r2, #3
 8002a32:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a34:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a36:	2210      	movs	r2, #16
 8002a38:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002a3a:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a3c:	2208      	movs	r2, #8
 8002a3e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8002a46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a4a:	4910      	ldr	r1, [pc, #64]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a4c:	4810      	ldr	r0, [pc, #64]	; (8002a90 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a4e:	f004 fc6b 	bl	8007328 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002a52:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002a56:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a5a:	2204      	movs	r2, #4
 8002a5c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a60:	2210      	movs	r2, #16
 8002a62:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a64:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4a07      	ldr	r2, [pc, #28]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a6e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8002a70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a74:	4905      	ldr	r1, [pc, #20]	; (8002a8c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a76:	4806      	ldr	r0, [pc, #24]	; (8002a90 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a78:	f004 fc56 	bl	8007328 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	4804      	ldr	r0, [pc, #16]	; (8002a90 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a80:	f004 fc87 	bl	8007392 <HAL_SDRAM_ProgramRefreshRate>
}
 8002a84:	bf00      	nop
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	2000051c 	.word	0x2000051c
 8002a90:	200003e0 	.word	0x200003e0

08002a94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a04      	ldr	r2, [pc, #16]	; (8002ab4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d101      	bne.n	8002aaa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002aa6:	f000 fdb9 	bl	800361c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40001000 	.word	0x40001000

08002ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002abc:	b672      	cpsid	i
}
 8002abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ac0:	e7fe      	b.n	8002ac0 <Error_Handler+0x8>
	...

08002ac4 <freeRTOS_user_init>:
/* Functions definition ------------------------------------------------------*/
/**
  * @brief Create the FreeRTOS objects and tasks.
  * @return true if the tasks are created, false otherwise.
  */
void freeRTOS_user_init(void){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af02      	add	r7, sp, #8
	bool retval = true;
 8002aca:	2301      	movs	r3, #1
 8002acc:	71fb      	strb	r3, [r7, #7]

	// Setup list
	currentDirection = UP;
 8002ace:	4b20      	ldr	r3, [pc, #128]	; (8002b50 <freeRTOS_user_init+0x8c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	701a      	strb	r2, [r3, #0]
	startGame = 0;
 8002ad4:	4b1f      	ldr	r3, [pc, #124]	; (8002b54 <freeRTOS_user_init+0x90>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
	//queue = initQueue();

	lcd_mut = xSemaphoreCreateMutex();			//Create mutex (LCD access)
 8002ada:	2001      	movs	r0, #1
 8002adc:	f006 f851 	bl	8008b82 <xQueueCreateMutex>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4a1d      	ldr	r2, [pc, #116]	; (8002b58 <freeRTOS_user_init+0x94>)
 8002ae4:	6013      	str	r3, [r2, #0]
	if(lcd_mut == NULL)
 8002ae6:	4b1c      	ldr	r3, [pc, #112]	; (8002b58 <freeRTOS_user_init+0x94>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <freeRTOS_user_init+0x2e>
		retval = false;
 8002aee:	2300      	movs	r3, #0
 8002af0:	71fb      	strb	r3, [r7, #7]

	retval &= xTaskCreate( task_draw_fct,		//Task function
 8002af2:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <freeRTOS_user_init+0x98>)
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	2301      	movs	r3, #1
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	2300      	movs	r3, #0
 8002afc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b00:	4917      	ldr	r1, [pc, #92]	; (8002b60 <freeRTOS_user_init+0x9c>)
 8002b02:	4818      	ldr	r0, [pc, #96]	; (8002b64 <freeRTOS_user_init+0xa0>)
 8002b04:	f006 fcb3 	bl	800946e <xTaskCreate>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	bf14      	ite	ne
 8002b12:	2301      	movne	r3, #1
 8002b14:	2300      	moveq	r3, #0
 8002b16:	71fb      	strb	r3, [r7, #7]
				256,							//Task stack dimension (1kB)
				NULL,							//Task parameter
				1,								//Task priority
				&task_draw_handle );			//Task handle

	retval &= xTaskCreate( task_readJoystick_fct,		//Task function
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <freeRTOS_user_init+0xa4>)
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2300      	movs	r3, #0
 8002b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b26:	4911      	ldr	r1, [pc, #68]	; (8002b6c <freeRTOS_user_init+0xa8>)
 8002b28:	4811      	ldr	r0, [pc, #68]	; (8002b70 <freeRTOS_user_init+0xac>)
 8002b2a:	f006 fca0 	bl	800946e <xTaskCreate>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	71fb      	strb	r3, [r7, #7]
				NULL,									//Task parameter
				1,										//Task priority
				&task_readJoystick_handle );			//Task handle

	// Fill initial grid
	computeInitialGrid();
 8002b3e:	f000 f9a5 	bl	8002e8c <computeInitialGrid>

	// Print welcome message
	displayWelcomeMessage();
 8002b42:	f000 fa8d 	bl	8003060 <displayWelcomeMessage>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	2000052c 	.word	0x2000052c
 8002b54:	200006a8 	.word	0x200006a8
 8002b58:	200006b8 	.word	0x200006b8
 8002b5c:	200006b0 	.word	0x200006b0
 8002b60:	0800c1e4 	.word	0x0800c1e4
 8002b64:	08002f1d 	.word	0x08002f1d
 8002b68:	200006b4 	.word	0x200006b4
 8002b6c:	0800c1f0 	.word	0x0800c1f0
 8002b70:	08002b75 	.word	0x08002b75

08002b74 <task_readJoystick_fct>:

void task_readJoystick_fct( void *pvParameters ){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
	// Wait until game gets started
	while(!startGame) vTaskDelay(pdMS_TO_TICKS(50));
 8002b7c:	e002      	b.n	8002b84 <task_readJoystick_fct+0x10>
 8002b7e:	2032      	movs	r0, #50	; 0x32
 8002b80:	f006 fdd2 	bl	8009728 <vTaskDelay>
 8002b84:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <task_readJoystick_fct+0x64>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f8      	beq.n	8002b7e <task_readJoystick_fct+0xa>

	// Wait until initial delay is over
	while(showInitialDelay) vTaskDelay(pdMS_TO_TICKS(10));
 8002b8c:	e002      	b.n	8002b94 <task_readJoystick_fct+0x20>
 8002b8e:	200a      	movs	r0, #10
 8002b90:	f006 fdca 	bl	8009728 <vTaskDelay>
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <task_readJoystick_fct+0x68>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1f8      	bne.n	8002b8e <task_readJoystick_fct+0x1a>

	while(1){
		if(gameFinished){
 8002b9c:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <task_readJoystick_fct+0x6c>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d004      	beq.n	8002bae <task_readJoystick_fct+0x3a>
			vTaskDelay(pdMS_TO_TICKS(1000));
 8002ba4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ba8:	f006 fdbe 	bl	8009728 <vTaskDelay>
 8002bac:	e7f6      	b.n	8002b9c <task_readJoystick_fct+0x28>
		}else{
			enum Direction newDirection = readJoystick();
 8002bae:	f7ff fcb9 	bl	8002524 <readJoystick>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	73fb      	strb	r3, [r7, #15]

			if(newDirection != IDLE) currentDirection = newDirection;
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d002      	beq.n	8002bc2 <task_readJoystick_fct+0x4e>
 8002bbc:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <task_readJoystick_fct+0x70>)
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	7013      	strb	r3, [r2, #0]

			move_and_compute_new_grid(currentDirection);
 8002bc2:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <task_readJoystick_fct+0x70>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 f80e 	bl	8002be8 <move_and_compute_new_grid>
			vTaskDelay(pdMS_TO_TICKS(MOVE_INTERVAL));
 8002bcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bd0:	f006 fdaa 	bl	8009728 <vTaskDelay>
		if(gameFinished){
 8002bd4:	e7e2      	b.n	8002b9c <task_readJoystick_fct+0x28>
 8002bd6:	bf00      	nop
 8002bd8:	200006a8 	.word	0x200006a8
 8002bdc:	2000001c 	.word	0x2000001c
 8002be0:	200006ac 	.word	0x200006ac
 8002be4:	2000052c 	.word	0x2000052c

08002be8 <move_and_compute_new_grid>:
		}
	}
}

void move_and_compute_new_grid(enum Direction newDirection){
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08e      	sub	sp, #56	; 0x38
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]

	if(newDirection == DOWN){
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d14c      	bne.n	8002c92 <move_and_compute_new_grid+0xaa>
		// Check for collision
		if(matrix[Y_AXIS_CENTER + 1][X_AXIS_CENTER]){
 8002bf8:	4ba2      	ldr	r3, [pc, #648]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002bfa:	f893 30d4 	ldrb.w	r3, [r3, #212]	; 0xd4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <move_and_compute_new_grid+0x22>
			gameFinished = true;
 8002c02:	4ba1      	ldr	r3, [pc, #644]	; (8002e88 <move_and_compute_new_grid+0x2a0>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
				matrix[i][X_AXIS_ELEMENTS - 1] = getRandomInt(100) <= SPAWN_PERCENTAGE;
			}
		}
	}
}
 8002c08:	e137      	b.n	8002e7a <move_and_compute_new_grid+0x292>
			for(int i = 0; i < Y_AXIS_ELEMENTS - 1; i++){
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	637b      	str	r3, [r7, #52]	; 0x34
 8002c0e:	e023      	b.n	8002c58 <move_and_compute_new_grid+0x70>
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002c10:	2300      	movs	r3, #0
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
 8002c14:	e01a      	b.n	8002c4c <move_and_compute_new_grid+0x64>
					matrix[i][j] = matrix[i + 1][j];
 8002c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	499a      	ldr	r1, [pc, #616]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	009a      	lsls	r2, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	18ca      	adds	r2, r1, r3
 8002c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c2a:	4413      	add	r3, r2
 8002c2c:	7818      	ldrb	r0, [r3, #0]
 8002c2e:	4995      	ldr	r1, [pc, #596]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002c30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c32:	4613      	mov	r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	009a      	lsls	r2, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	18ca      	adds	r2, r1, r3
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c40:	4413      	add	r3, r2
 8002c42:	4602      	mov	r2, r0
 8002c44:	701a      	strb	r2, [r3, #0]
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c48:	3301      	adds	r3, #1
 8002c4a:	633b      	str	r3, [r7, #48]	; 0x30
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4e:	2b18      	cmp	r3, #24
 8002c50:	dde1      	ble.n	8002c16 <move_and_compute_new_grid+0x2e>
			for(int i = 0; i < Y_AXIS_ELEMENTS - 1; i++){
 8002c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c54:	3301      	adds	r3, #1
 8002c56:	637b      	str	r3, [r7, #52]	; 0x34
 8002c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c5a:	2b0d      	cmp	r3, #13
 8002c5c:	ddd8      	ble.n	8002c10 <move_and_compute_new_grid+0x28>
			for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002c5e:	2300      	movs	r3, #0
 8002c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c62:	e012      	b.n	8002c8a <move_and_compute_new_grid+0xa2>
				matrix[Y_AXIS_ELEMENTS - 1][j] = getRandomInt(100) <= SPAWN_PERCENTAGE;
 8002c64:	2064      	movs	r0, #100	; 0x64
 8002c66:	f000 f945 	bl	8002ef4 <getRandomInt>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	bfd4      	ite	le
 8002c70:	2301      	movle	r3, #1
 8002c72:	2300      	movgt	r3, #0
 8002c74:	b2d9      	uxtb	r1, r3
 8002c76:	4a83      	ldr	r2, [pc, #524]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8002c80:	460a      	mov	r2, r1
 8002c82:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c86:	3301      	adds	r3, #1
 8002c88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c8c:	2b18      	cmp	r3, #24
 8002c8e:	dde9      	ble.n	8002c64 <move_and_compute_new_grid+0x7c>
}
 8002c90:	e0f3      	b.n	8002e7a <move_and_compute_new_grid+0x292>
	}else if(newDirection == UP){
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d14a      	bne.n	8002d2e <move_and_compute_new_grid+0x146>
		if(matrix[Y_AXIS_CENTER - 1][X_AXIS_CENTER]){
 8002c98:	4b7a      	ldr	r3, [pc, #488]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002c9a:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <move_and_compute_new_grid+0xc2>
			gameFinished = true;
 8002ca2:	4b79      	ldr	r3, [pc, #484]	; (8002e88 <move_and_compute_new_grid+0x2a0>)
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	701a      	strb	r2, [r3, #0]
}
 8002ca8:	e0e7      	b.n	8002e7a <move_and_compute_new_grid+0x292>
			for(int i = Y_AXIS_ELEMENTS - 1; i > 0; i--){
 8002caa:	230e      	movs	r3, #14
 8002cac:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cae:	e023      	b.n	8002cf8 <move_and_compute_new_grid+0x110>
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb4:	e01a      	b.n	8002cec <move_and_compute_new_grid+0x104>
					matrix[i][j] = matrix[i - 1][j];
 8002cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb8:	1e5a      	subs	r2, r3, #1
 8002cba:	4972      	ldr	r1, [pc, #456]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	009a      	lsls	r2, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	18ca      	adds	r2, r1, r3
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	4413      	add	r3, r2
 8002ccc:	7818      	ldrb	r0, [r3, #0]
 8002cce:	496d      	ldr	r1, [pc, #436]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002cd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	009a      	lsls	r2, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	18ca      	adds	r2, r1, r3
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	4413      	add	r3, r2
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	701a      	strb	r2, [r3, #0]
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	3301      	adds	r3, #1
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	2b18      	cmp	r3, #24
 8002cf0:	dde1      	ble.n	8002cb6 <move_and_compute_new_grid+0xce>
			for(int i = Y_AXIS_ELEMENTS - 1; i > 0; i--){
 8002cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	dcd8      	bgt.n	8002cb0 <move_and_compute_new_grid+0xc8>
			for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002cfe:	2300      	movs	r3, #0
 8002d00:	623b      	str	r3, [r7, #32]
 8002d02:	e010      	b.n	8002d26 <move_and_compute_new_grid+0x13e>
				matrix[0][j] = getRandomInt(100) <= SPAWN_PERCENTAGE;
 8002d04:	2064      	movs	r0, #100	; 0x64
 8002d06:	f000 f8f5 	bl	8002ef4 <getRandomInt>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	bfd4      	ite	le
 8002d10:	2301      	movle	r3, #1
 8002d12:	2300      	movgt	r3, #0
 8002d14:	b2d9      	uxtb	r1, r3
 8002d16:	4a5b      	ldr	r2, [pc, #364]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	460a      	mov	r2, r1
 8002d1e:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	3301      	adds	r3, #1
 8002d24:	623b      	str	r3, [r7, #32]
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	2b18      	cmp	r3, #24
 8002d2a:	ddeb      	ble.n	8002d04 <move_and_compute_new_grid+0x11c>
}
 8002d2c:	e0a5      	b.n	8002e7a <move_and_compute_new_grid+0x292>
	}else if(newDirection == LEFT){
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d14f      	bne.n	8002dd4 <move_and_compute_new_grid+0x1ec>
		if(matrix[Y_AXIS_CENTER][X_AXIS_CENTER - 1]){
 8002d34:	4b53      	ldr	r3, [pc, #332]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002d36:	f893 30ba 	ldrb.w	r3, [r3, #186]	; 0xba
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <move_and_compute_new_grid+0x15e>
			gameFinished = true;
 8002d3e:	4b52      	ldr	r3, [pc, #328]	; (8002e88 <move_and_compute_new_grid+0x2a0>)
 8002d40:	2201      	movs	r2, #1
 8002d42:	701a      	strb	r2, [r3, #0]
}
 8002d44:	e099      	b.n	8002e7a <move_and_compute_new_grid+0x292>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	e023      	b.n	8002d94 <move_and_compute_new_grid+0x1ac>
				for(int j = X_AXIS_ELEMENTS - 1; j > 0; j--){
 8002d4c:	2318      	movs	r3, #24
 8002d4e:	61bb      	str	r3, [r7, #24]
 8002d50:	e01a      	b.n	8002d88 <move_and_compute_new_grid+0x1a0>
					matrix[i][j] = 	matrix[i][j - 1];
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	1e59      	subs	r1, r3, #1
 8002d56:	484b      	ldr	r0, [pc, #300]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002d58:	69fa      	ldr	r2, [r7, #28]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	009a      	lsls	r2, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	4403      	add	r3, r0
 8002d66:	440b      	add	r3, r1
 8002d68:	7818      	ldrb	r0, [r3, #0]
 8002d6a:	4946      	ldr	r1, [pc, #280]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002d6c:	69fa      	ldr	r2, [r7, #28]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	009a      	lsls	r2, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	18ca      	adds	r2, r1, r3
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	4602      	mov	r2, r0
 8002d80:	701a      	strb	r2, [r3, #0]
				for(int j = X_AXIS_ELEMENTS - 1; j > 0; j--){
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	61bb      	str	r3, [r7, #24]
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	dce1      	bgt.n	8002d52 <move_and_compute_new_grid+0x16a>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3301      	adds	r3, #1
 8002d92:	61fb      	str	r3, [r7, #28]
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	2b0e      	cmp	r3, #14
 8002d98:	ddd8      	ble.n	8002d4c <move_and_compute_new_grid+0x164>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	e015      	b.n	8002dcc <move_and_compute_new_grid+0x1e4>
				matrix[i][0] = getRandomInt(100) <= SPAWN_PERCENTAGE;
 8002da0:	2064      	movs	r0, #100	; 0x64
 8002da2:	f000 f8a7 	bl	8002ef4 <getRandomInt>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	bfd4      	ite	le
 8002dac:	2301      	movle	r3, #1
 8002dae:	2300      	movgt	r3, #0
 8002db0:	b2d8      	uxtb	r0, r3
 8002db2:	4934      	ldr	r1, [pc, #208]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	009a      	lsls	r2, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	2b0e      	cmp	r3, #14
 8002dd0:	dde6      	ble.n	8002da0 <move_and_compute_new_grid+0x1b8>
}
 8002dd2:	e052      	b.n	8002e7a <move_and_compute_new_grid+0x292>
	}else if(newDirection == RIGHT){
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d14f      	bne.n	8002e7a <move_and_compute_new_grid+0x292>
		if(matrix[Y_AXIS_CENTER][X_AXIS_CENTER + 1]){
 8002dda:	4b2a      	ldr	r3, [pc, #168]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002ddc:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d003      	beq.n	8002dec <move_and_compute_new_grid+0x204>
			gameFinished = true;
 8002de4:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <move_and_compute_new_grid+0x2a0>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]
}
 8002dea:	e046      	b.n	8002e7a <move_and_compute_new_grid+0x292>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	e023      	b.n	8002e3a <move_and_compute_new_grid+0x252>
				for(int j = 0; j < X_AXIS_ELEMENTS - 1; j++){
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	e01a      	b.n	8002e2e <move_and_compute_new_grid+0x246>
					matrix[i][j] = matrix[i][j + 1];
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	1c59      	adds	r1, r3, #1
 8002dfc:	4821      	ldr	r0, [pc, #132]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	009a      	lsls	r2, r3, #2
 8002e08:	4413      	add	r3, r2
 8002e0a:	4403      	add	r3, r0
 8002e0c:	440b      	add	r3, r1
 8002e0e:	7818      	ldrb	r0, [r3, #0]
 8002e10:	491c      	ldr	r1, [pc, #112]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009a      	lsls	r2, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	18ca      	adds	r2, r1, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4413      	add	r3, r2
 8002e24:	4602      	mov	r2, r0
 8002e26:	701a      	strb	r2, [r3, #0]
				for(int j = 0; j < X_AXIS_ELEMENTS - 1; j++){
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2b17      	cmp	r3, #23
 8002e32:	dde1      	ble.n	8002df8 <move_and_compute_new_grid+0x210>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	3301      	adds	r3, #1
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b0e      	cmp	r3, #14
 8002e3e:	ddd8      	ble.n	8002df2 <move_and_compute_new_grid+0x20a>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002e40:	2300      	movs	r3, #0
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	e016      	b.n	8002e74 <move_and_compute_new_grid+0x28c>
				matrix[i][X_AXIS_ELEMENTS - 1] = getRandomInt(100) <= SPAWN_PERCENTAGE;
 8002e46:	2064      	movs	r0, #100	; 0x64
 8002e48:	f000 f854 	bl	8002ef4 <getRandomInt>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	bfd4      	ite	le
 8002e52:	2301      	movle	r3, #1
 8002e54:	2300      	movgt	r3, #0
 8002e56:	b2d8      	uxtb	r0, r3
 8002e58:	490a      	ldr	r1, [pc, #40]	; (8002e84 <move_and_compute_new_grid+0x29c>)
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	009a      	lsls	r2, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	440b      	add	r3, r1
 8002e68:	3318      	adds	r3, #24
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	3301      	adds	r3, #1
 8002e72:	60bb      	str	r3, [r7, #8]
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b0e      	cmp	r3, #14
 8002e78:	dde5      	ble.n	8002e46 <move_and_compute_new_grid+0x25e>
}
 8002e7a:	bf00      	nop
 8002e7c:	3738      	adds	r7, #56	; 0x38
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000530 	.word	0x20000530
 8002e88:	200006ac 	.word	0x200006ac

08002e8c <computeInitialGrid>:

void computeInitialGrid(){
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
	for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002e92:	2300      	movs	r3, #0
 8002e94:	607b      	str	r3, [r7, #4]
 8002e96:	e020      	b.n	8002eda <computeInitialGrid+0x4e>
		for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002e98:	2300      	movs	r3, #0
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	e017      	b.n	8002ece <computeInitialGrid+0x42>
			matrix[i][j] = getRandomInt(100) <= SPAWN_PERCENTAGE;
 8002e9e:	2064      	movs	r0, #100	; 0x64
 8002ea0:	f000 f828 	bl	8002ef4 <getRandomInt>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	bfd4      	ite	le
 8002eaa:	2301      	movle	r3, #1
 8002eac:	2300      	movgt	r3, #0
 8002eae:	b2d8      	uxtb	r0, r3
 8002eb0:	490f      	ldr	r1, [pc, #60]	; (8002ef0 <computeInitialGrid+0x64>)
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	009a      	lsls	r2, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	18ca      	adds	r2, r1, r3
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	603b      	str	r3, [r7, #0]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b18      	cmp	r3, #24
 8002ed2:	dde4      	ble.n	8002e9e <computeInitialGrid+0x12>
	for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	607b      	str	r3, [r7, #4]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2b0e      	cmp	r3, #14
 8002ede:	dddb      	ble.n	8002e98 <computeInitialGrid+0xc>
		}
	}

	// Free central block
	matrix[Y_AXIS_ELEMENTS][X_AXIS_ELEMENTS] = false;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <computeInitialGrid+0x64>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
}
 8002ee8:	bf00      	nop
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000530 	.word	0x20000530

08002ef4 <getRandomInt>:

int getRandomInt(int max){
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	// returns from 1 to max
	return (rand() % max) + 1;
 8002efc:	f008 f9ca 	bl	800b294 <rand>
 8002f00:	4603      	mov	r3, r0
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	fb93 f2f2 	sdiv	r2, r3, r2
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	fb01 f202 	mul.w	r2, r1, r2
 8002f0e:	1a9b      	subs	r3, r3, r2
 8002f10:	3301      	adds	r3, #1
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <task_draw_fct>:

void task_draw_fct( void *pvParameters ){
 8002f1c:	b590      	push	{r4, r7, lr}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	6078      	str	r0, [r7, #4]

	// Wait until game gets started
	while(!startGame) vTaskDelay(pdMS_TO_TICKS(50));
 8002f24:	e002      	b.n	8002f2c <task_draw_fct+0x10>
 8002f26:	2032      	movs	r0, #50	; 0x32
 8002f28:	f006 fbfe 	bl	8009728 <vTaskDelay>
 8002f2c:	4b35      	ldr	r3, [pc, #212]	; (8003004 <task_draw_fct+0xe8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f8      	beq.n	8002f26 <task_draw_fct+0xa>

	while(1){
		if(gameFinished){
 8002f34:	4b34      	ldr	r3, [pc, #208]	; (8003008 <task_draw_fct+0xec>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <task_draw_fct+0x30>
			BSP_LCD_Clear(LCD_COLOR_BLUE);
 8002f3c:	4833      	ldr	r0, [pc, #204]	; (800300c <task_draw_fct+0xf0>)
 8002f3e:	f7fd fda3 	bl	8000a88 <BSP_LCD_Clear>
			vTaskDelay(pdMS_TO_TICKS(1000));
 8002f42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f46:	f006 fbef 	bl	8009728 <vTaskDelay>
 8002f4a:	e7f3      	b.n	8002f34 <task_draw_fct+0x18>
		}else{
			// Draw bricks
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	e02a      	b.n	8002fa8 <task_draw_fct+0x8c>
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002f52:	2300      	movs	r3, #0
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	e021      	b.n	8002f9c <task_draw_fct+0x80>
					draw_filled_square(
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	015b      	lsls	r3, r3, #5
 8002f5e:	b298      	uxth	r0, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	015b      	lsls	r3, r3, #5
 8002f66:	b299      	uxth	r1, r3
							j * CUBE_SIDE_LEN,
							i * CUBE_SIDE_LEN,
							CUBE_SIDE_LEN,
							CUBE_SIDE_LEN,
							matrix[i][j] ? LCD_COLOR_WHITE : LCD_COLOR_BLACK
 8002f68:	4c29      	ldr	r4, [pc, #164]	; (8003010 <task_draw_fct+0xf4>)
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	009a      	lsls	r2, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	18e2      	adds	r2, r4, r3
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	781b      	ldrb	r3, [r3, #0]
					draw_filled_square(
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <task_draw_fct+0x6c>
 8002f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f86:	e001      	b.n	8002f8c <task_draw_fct+0x70>
 8002f88:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2320      	movs	r3, #32
 8002f90:	2220      	movs	r2, #32
 8002f92:	f000 f849 	bl	8003028 <draw_filled_square>
				for(int j = 0; j < X_AXIS_ELEMENTS; j++){
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	60bb      	str	r3, [r7, #8]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b18      	cmp	r3, #24
 8002fa0:	ddda      	ble.n	8002f58 <task_draw_fct+0x3c>
			for(int i = 0; i < Y_AXIS_ELEMENTS; i++){
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b0e      	cmp	r3, #14
 8002fac:	ddd1      	ble.n	8002f52 <task_draw_fct+0x36>
					);
				}
			}

			// Draw player
			draw_filled_square(X_AXIS_CENTER * CUBE_SIDE_LEN, Y_AXIS_CENTER * CUBE_SIDE_LEN, CUBE_SIDE_LEN, CUBE_SIDE_LEN, LCD_COLOR_ORANGE);
 8002fae:	4b19      	ldr	r3, [pc, #100]	; (8003014 <task_draw_fct+0xf8>)
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	2320      	movs	r3, #32
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	21e0      	movs	r1, #224	; 0xe0
 8002fb8:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8002fbc:	f000 f834 	bl	8003028 <draw_filled_square>

			if(showInitialDelay){
 8002fc0:	4b15      	ldr	r3, [pc, #84]	; (8003018 <task_draw_fct+0xfc>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d006      	beq.n	8002fd6 <task_draw_fct+0xba>
				// Wait for 3 seconds
				vTaskDelay(pdMS_TO_TICKS(2000));
 8002fc8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002fcc:	f006 fbac 	bl	8009728 <vTaskDelay>
				showInitialDelay = false;
 8002fd0:	4b11      	ldr	r3, [pc, #68]	; (8003018 <task_draw_fct+0xfc>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
			}

			// Delay
			vTaskDelay(pdMS_TO_TICKS(MOVE_INTERVAL/speed));
 8002fd6:	4b11      	ldr	r3, [pc, #68]	; (800301c <task_draw_fct+0x100>)
 8002fd8:	ed93 7a00 	vldr	s14, [r3]
 8002fdc:	eddf 6a10 	vldr	s13, [pc, #64]	; 8003020 <task_draw_fct+0x104>
 8002fe0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fe4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fe8:	ee17 2a90 	vmov	r2, s15
 8002fec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	4a0b      	ldr	r2, [pc, #44]	; (8003024 <task_draw_fct+0x108>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	099b      	lsrs	r3, r3, #6
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f006 fb93 	bl	8009728 <vTaskDelay>
		if(gameFinished){
 8003002:	e797      	b.n	8002f34 <task_draw_fct+0x18>
 8003004:	200006a8 	.word	0x200006a8
 8003008:	200006ac 	.word	0x200006ac
 800300c:	ff0000ff 	.word	0xff0000ff
 8003010:	20000530 	.word	0x20000530
 8003014:	ffffa500 	.word	0xffffa500
 8003018:	2000001c 	.word	0x2000001c
 800301c:	20000018 	.word	0x20000018
 8003020:	43fa0000 	.word	0x43fa0000
 8003024:	10624dd3 	.word	0x10624dd3

08003028 <draw_filled_square>:
			}*/
		}
	}
}

void draw_filled_square(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint32_t color){
 8003028:	b590      	push	{r4, r7, lr}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4604      	mov	r4, r0
 8003030:	4608      	mov	r0, r1
 8003032:	4611      	mov	r1, r2
 8003034:	461a      	mov	r2, r3
 8003036:	4623      	mov	r3, r4
 8003038:	80fb      	strh	r3, [r7, #6]
 800303a:	4603      	mov	r3, r0
 800303c:	80bb      	strh	r3, [r7, #4]
 800303e:	460b      	mov	r3, r1
 8003040:	807b      	strh	r3, [r7, #2]
 8003042:	4613      	mov	r3, r2
 8003044:	803b      	strh	r3, [r7, #0]
	BSP_LCD_SetTextColor(color);
 8003046:	69b8      	ldr	r0, [r7, #24]
 8003048:	f7fd fcd2 	bl	80009f0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(x, y, width, height);
 800304c:	883b      	ldrh	r3, [r7, #0]
 800304e:	887a      	ldrh	r2, [r7, #2]
 8003050:	88b9      	ldrh	r1, [r7, #4]
 8003052:	88f8      	ldrh	r0, [r7, #6]
 8003054:	f7fd fe4c 	bl	8000cf0 <BSP_LCD_FillRect>
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bd90      	pop	{r4, r7, pc}

08003060 <displayWelcomeMessage>:

void displayWelcomeMessage(){
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
	BSP_LCD_SetTextColor(LCD_COLOR_ORANGE);
 8003064:	480f      	ldr	r0, [pc, #60]	; (80030a4 <displayWelcomeMessage+0x44>)
 8003066:	f7fd fcc3 	bl	80009f0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 800306a:	480f      	ldr	r0, [pc, #60]	; (80030a8 <displayWelcomeMessage+0x48>)
 800306c:	f7fd fcf2 	bl	8000a54 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, DISP_Y_SIZE / 2 - 20, "Welcome to BlockEscape", CENTER_MODE);
 8003070:	2301      	movs	r3, #1
 8003072:	4a0e      	ldr	r2, [pc, #56]	; (80030ac <displayWelcomeMessage+0x4c>)
 8003074:	21dc      	movs	r1, #220	; 0xdc
 8003076:	2000      	movs	r0, #0
 8003078:	f7fd fd72 	bl	8000b60 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800307c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003080:	f7fd fcb6 	bl	80009f0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font20);
 8003084:	480a      	ldr	r0, [pc, #40]	; (80030b0 <displayWelcomeMessage+0x50>)
 8003086:	f7fd fce5 	bl	8000a54 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, DISP_Y_SIZE / 2 + 20, "To start a new game press the [user] button", CENTER_MODE);
 800308a:	2301      	movs	r3, #1
 800308c:	4a09      	ldr	r2, [pc, #36]	; (80030b4 <displayWelcomeMessage+0x54>)
 800308e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003092:	2000      	movs	r0, #0
 8003094:	f7fd fd64 	bl	8000b60 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font24);
 8003098:	4803      	ldr	r0, [pc, #12]	; (80030a8 <displayWelcomeMessage+0x48>)
 800309a:	f7fd fcdb 	bl	8000a54 <BSP_LCD_SetFont>
}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	ffffa500 	.word	0xffffa500
 80030a8:	20000010 	.word	0x20000010
 80030ac:	0800c204 	.word	0x0800c204
 80030b0:	20000008 	.word	0x20000008
 80030b4:	0800c21c 	.word	0x0800c21c

080030b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80030be:	4b11      	ldr	r3, [pc, #68]	; (8003104 <HAL_MspInit+0x4c>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	4a10      	ldr	r2, [pc, #64]	; (8003104 <HAL_MspInit+0x4c>)
 80030c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ca:	4b0e      	ldr	r3, [pc, #56]	; (8003104 <HAL_MspInit+0x4c>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d2:	607b      	str	r3, [r7, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d6:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_MspInit+0x4c>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <HAL_MspInit+0x4c>)
 80030dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030e0:	6453      	str	r3, [r2, #68]	; 0x44
 80030e2:	4b08      	ldr	r3, [pc, #32]	; (8003104 <HAL_MspInit+0x4c>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030ee:	2200      	movs	r2, #0
 80030f0:	210f      	movs	r1, #15
 80030f2:	f06f 0001 	mvn.w	r0, #1
 80030f6:	f000 ff87 	bl	8004008 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030fa:	bf00      	nop
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40023800 	.word	0x40023800

08003108 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08e      	sub	sp, #56	; 0x38
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003118:	4b33      	ldr	r3, [pc, #204]	; (80031e8 <HAL_InitTick+0xe0>)
 800311a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311c:	4a32      	ldr	r2, [pc, #200]	; (80031e8 <HAL_InitTick+0xe0>)
 800311e:	f043 0310 	orr.w	r3, r3, #16
 8003122:	6413      	str	r3, [r2, #64]	; 0x40
 8003124:	4b30      	ldr	r3, [pc, #192]	; (80031e8 <HAL_InitTick+0xe0>)
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003130:	f107 0210 	add.w	r2, r7, #16
 8003134:	f107 0314 	add.w	r3, r7, #20
 8003138:	4611      	mov	r1, r2
 800313a:	4618      	mov	r0, r3
 800313c:	f003 fc66 	bl	8006a0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003146:	2b00      	cmp	r3, #0
 8003148:	d103      	bne.n	8003152 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800314a:	f003 fc4b 	bl	80069e4 <HAL_RCC_GetPCLK1Freq>
 800314e:	6378      	str	r0, [r7, #52]	; 0x34
 8003150:	e004      	b.n	800315c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003152:	f003 fc47 	bl	80069e4 <HAL_RCC_GetPCLK1Freq>
 8003156:	4603      	mov	r3, r0
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800315c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315e:	4a23      	ldr	r2, [pc, #140]	; (80031ec <HAL_InitTick+0xe4>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	0c9b      	lsrs	r3, r3, #18
 8003166:	3b01      	subs	r3, #1
 8003168:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800316a:	4b21      	ldr	r3, [pc, #132]	; (80031f0 <HAL_InitTick+0xe8>)
 800316c:	4a21      	ldr	r2, [pc, #132]	; (80031f4 <HAL_InitTick+0xec>)
 800316e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003170:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <HAL_InitTick+0xe8>)
 8003172:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003176:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003178:	4a1d      	ldr	r2, [pc, #116]	; (80031f0 <HAL_InitTick+0xe8>)
 800317a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800317e:	4b1c      	ldr	r3, [pc, #112]	; (80031f0 <HAL_InitTick+0xe8>)
 8003180:	2200      	movs	r2, #0
 8003182:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003184:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <HAL_InitTick+0xe8>)
 8003186:	2200      	movs	r2, #0
 8003188:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800318a:	4b19      	ldr	r3, [pc, #100]	; (80031f0 <HAL_InitTick+0xe8>)
 800318c:	2200      	movs	r2, #0
 800318e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003190:	4817      	ldr	r0, [pc, #92]	; (80031f0 <HAL_InitTick+0xe8>)
 8003192:	f004 f926 	bl	80073e2 <HAL_TIM_Base_Init>
 8003196:	4603      	mov	r3, r0
 8003198:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800319c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d11b      	bne.n	80031dc <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80031a4:	4812      	ldr	r0, [pc, #72]	; (80031f0 <HAL_InitTick+0xe8>)
 80031a6:	f004 f97d 	bl	80074a4 <HAL_TIM_Base_Start_IT>
 80031aa:	4603      	mov	r3, r0
 80031ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80031b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d111      	bne.n	80031dc <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80031b8:	2036      	movs	r0, #54	; 0x36
 80031ba:	f000 ff41 	bl	8004040 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b0f      	cmp	r3, #15
 80031c2:	d808      	bhi.n	80031d6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80031c4:	2200      	movs	r2, #0
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	2036      	movs	r0, #54	; 0x36
 80031ca:	f000 ff1d 	bl	8004008 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031ce:	4a0a      	ldr	r2, [pc, #40]	; (80031f8 <HAL_InitTick+0xf0>)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6013      	str	r3, [r2, #0]
 80031d4:	e002      	b.n	80031dc <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80031dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3738      	adds	r7, #56	; 0x38
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40023800 	.word	0x40023800
 80031ec:	431bde83 	.word	0x431bde83
 80031f0:	200006bc 	.word	0x200006bc
 80031f4:	40001000 	.word	0x40001000
 80031f8:	20000024 	.word	0x20000024

080031fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003200:	e7fe      	b.n	8003200 <NMI_Handler+0x4>

08003202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003202:	b480      	push	{r7}
 8003204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003206:	e7fe      	b.n	8003206 <HardFault_Handler+0x4>

08003208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800320c:	e7fe      	b.n	800320c <MemManage_Handler+0x4>

0800320e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800320e:	b480      	push	{r7}
 8003210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003212:	e7fe      	b.n	8003212 <BusFault_Handler+0x4>

08003214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003218:	e7fe      	b.n	8003218 <UsageFault_Handler+0x4>

0800321a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800321a:	b480      	push	{r7}
 800321c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800322c:	2001      	movs	r0, #1
 800322e:	f002 fad5 	bl	80057dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800323c:	4802      	ldr	r0, [pc, #8]	; (8003248 <TIM6_DAC_IRQHandler+0x10>)
 800323e:	f004 fa00 	bl	8007642 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	200006bc 	.word	0x200006bc

0800324c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_Pin){
 8003256:	88fb      	ldrh	r3, [r7, #6]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d10b      	bne.n	8003274 <HAL_GPIO_EXTI_Callback+0x28>
		if(HAL_GPIO_ReadPin(BUTTON_GPIO_Port, GPIO_Pin) == 1){
 800325c:	88fb      	ldrh	r3, [r7, #6]
 800325e:	4619      	mov	r1, r3
 8003260:	4807      	ldr	r0, [pc, #28]	; (8003280 <HAL_GPIO_EXTI_Callback+0x34>)
 8003262:	f002 fa89 	bl	8005778 <HAL_GPIO_ReadPin>
 8003266:	4603      	mov	r3, r0
 8003268:	2b01      	cmp	r3, #1
 800326a:	d104      	bne.n	8003276 <HAL_GPIO_EXTI_Callback+0x2a>
			// Button is pressed
			startGame = 1;
 800326c:	4b05      	ldr	r3, [pc, #20]	; (8003284 <HAL_GPIO_EXTI_Callback+0x38>)
 800326e:	2201      	movs	r2, #1
 8003270:	601a      	str	r2, [r3, #0]
			// Button is released
		}
	}else{
	      __NOP();
	}
}
 8003272:	e000      	b.n	8003276 <HAL_GPIO_EXTI_Callback+0x2a>
	      __NOP();
 8003274:	bf00      	nop
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40020000 	.word	0x40020000
 8003284:	200006a8 	.word	0x200006a8

08003288 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return 1;
 800328c:	2301      	movs	r3, #1
}
 800328e:	4618      	mov	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <_kill>:

int _kill(int pid, int sig)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032a2:	f008 f965 	bl	800b570 <__errno>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2216      	movs	r2, #22
 80032aa:	601a      	str	r2, [r3, #0]
  return -1;
 80032ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <_exit>:

void _exit (int status)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff ffe7 	bl	8003298 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032ca:	e7fe      	b.n	80032ca <_exit+0x12>

080032cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	e00a      	b.n	80032f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032de:	f3af 8000 	nop.w
 80032e2:	4601      	mov	r1, r0
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	60ba      	str	r2, [r7, #8]
 80032ea:	b2ca      	uxtb	r2, r1
 80032ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	3301      	adds	r3, #1
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	dbf0      	blt.n	80032de <_read+0x12>
  }

  return len;
 80032fc:	687b      	ldr	r3, [r7, #4]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b086      	sub	sp, #24
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003312:	2300      	movs	r3, #0
 8003314:	617b      	str	r3, [r7, #20]
 8003316:	e009      	b.n	800332c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	60ba      	str	r2, [r7, #8]
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	3301      	adds	r3, #1
 800332a:	617b      	str	r3, [r7, #20]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	429a      	cmp	r2, r3
 8003332:	dbf1      	blt.n	8003318 <_write+0x12>
  }
  return len;
 8003334:	687b      	ldr	r3, [r7, #4]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <_close>:

int _close(int file)
{
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003366:	605a      	str	r2, [r3, #4]
  return 0;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr

08003376 <_isatty>:

int _isatty(int file)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800337e:	2301      	movs	r3, #1
}
 8003380:	4618      	mov	r0, r3
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033b0:	4a14      	ldr	r2, [pc, #80]	; (8003404 <_sbrk+0x5c>)
 80033b2:	4b15      	ldr	r3, [pc, #84]	; (8003408 <_sbrk+0x60>)
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033bc:	4b13      	ldr	r3, [pc, #76]	; (800340c <_sbrk+0x64>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d102      	bne.n	80033ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033c4:	4b11      	ldr	r3, [pc, #68]	; (800340c <_sbrk+0x64>)
 80033c6:	4a12      	ldr	r2, [pc, #72]	; (8003410 <_sbrk+0x68>)
 80033c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033ca:	4b10      	ldr	r3, [pc, #64]	; (800340c <_sbrk+0x64>)
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4413      	add	r3, r2
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d207      	bcs.n	80033e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033d8:	f008 f8ca 	bl	800b570 <__errno>
 80033dc:	4603      	mov	r3, r0
 80033de:	220c      	movs	r2, #12
 80033e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033e6:	e009      	b.n	80033fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033e8:	4b08      	ldr	r3, [pc, #32]	; (800340c <_sbrk+0x64>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <_sbrk+0x64>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4413      	add	r3, r2
 80033f6:	4a05      	ldr	r2, [pc, #20]	; (800340c <_sbrk+0x64>)
 80033f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033fa:	68fb      	ldr	r3, [r7, #12]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20080000 	.word	0x20080000
 8003408:	00000400 	.word	0x00000400
 800340c:	20000708 	.word	0x20000708
 8003410:	20005288 	.word	0x20005288

08003414 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003418:	4b06      	ldr	r3, [pc, #24]	; (8003434 <SystemInit+0x20>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341e:	4a05      	ldr	r2, [pc, #20]	; (8003434 <SystemInit+0x20>)
 8003420:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003428:	bf00      	nop
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	e000ed00 	.word	0xe000ed00

08003438 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b08a      	sub	sp, #40	; 0x28
 800343c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800343e:	f107 031c 	add.w	r3, r7, #28
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800344a:	463b      	mov	r3, r7
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	609a      	str	r2, [r3, #8]
 8003454:	60da      	str	r2, [r3, #12]
 8003456:	611a      	str	r2, [r3, #16]
 8003458:	615a      	str	r2, [r3, #20]
 800345a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800345c:	4b21      	ldr	r3, [pc, #132]	; (80034e4 <MX_TIM3_Init+0xac>)
 800345e:	4a22      	ldr	r2, [pc, #136]	; (80034e8 <MX_TIM3_Init+0xb0>)
 8003460:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003462:	4b20      	ldr	r3, [pc, #128]	; (80034e4 <MX_TIM3_Init+0xac>)
 8003464:	2200      	movs	r2, #0
 8003466:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003468:	4b1e      	ldr	r3, [pc, #120]	; (80034e4 <MX_TIM3_Init+0xac>)
 800346a:	2200      	movs	r2, #0
 800346c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800346e:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <MX_TIM3_Init+0xac>)
 8003470:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003474:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003476:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <MX_TIM3_Init+0xac>)
 8003478:	2200      	movs	r2, #0
 800347a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800347c:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <MX_TIM3_Init+0xac>)
 800347e:	2200      	movs	r2, #0
 8003480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003482:	4818      	ldr	r0, [pc, #96]	; (80034e4 <MX_TIM3_Init+0xac>)
 8003484:	f004 f886 	bl	8007594 <HAL_TIM_PWM_Init>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800348e:	f7ff fb13 	bl	8002ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003492:	2300      	movs	r3, #0
 8003494:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800349a:	f107 031c 	add.w	r3, r7, #28
 800349e:	4619      	mov	r1, r3
 80034a0:	4810      	ldr	r0, [pc, #64]	; (80034e4 <MX_TIM3_Init+0xac>)
 80034a2:	f004 fe27 	bl	80080f4 <HAL_TIMEx_MasterConfigSynchronization>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80034ac:	f7ff fb04 	bl	8002ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034b0:	2360      	movs	r3, #96	; 0x60
 80034b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034bc:	2300      	movs	r3, #0
 80034be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034c0:	463b      	mov	r3, r7
 80034c2:	2208      	movs	r2, #8
 80034c4:	4619      	mov	r1, r3
 80034c6:	4807      	ldr	r0, [pc, #28]	; (80034e4 <MX_TIM3_Init+0xac>)
 80034c8:	f004 f9da 	bl	8007880 <HAL_TIM_PWM_ConfigChannel>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80034d2:	f7ff faf1 	bl	8002ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80034d6:	4803      	ldr	r0, [pc, #12]	; (80034e4 <MX_TIM3_Init+0xac>)
 80034d8:	f000 f828 	bl	800352c <HAL_TIM_MspPostInit>

}
 80034dc:	bf00      	nop
 80034de:	3728      	adds	r7, #40	; 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	2000070c 	.word	0x2000070c
 80034e8:	40000400 	.word	0x40000400

080034ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0a      	ldr	r2, [pc, #40]	; (8003524 <HAL_TIM_PWM_MspInit+0x38>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d10b      	bne.n	8003516 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034fe:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <HAL_TIM_PWM_MspInit+0x3c>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	4a09      	ldr	r2, [pc, #36]	; (8003528 <HAL_TIM_PWM_MspInit+0x3c>)
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	6413      	str	r3, [r2, #64]	; 0x40
 800350a:	4b07      	ldr	r3, [pc, #28]	; (8003528 <HAL_TIM_PWM_MspInit+0x3c>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003516:	bf00      	nop
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40000400 	.word	0x40000400
 8003528:	40023800 	.word	0x40023800

0800352c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003534:	f107 030c 	add.w	r3, r7, #12
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a11      	ldr	r2, [pc, #68]	; (8003590 <HAL_TIM_MspPostInit+0x64>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d11c      	bne.n	8003588 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800354e:	4b11      	ldr	r3, [pc, #68]	; (8003594 <HAL_TIM_MspPostInit+0x68>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	4a10      	ldr	r2, [pc, #64]	; (8003594 <HAL_TIM_MspPostInit+0x68>)
 8003554:	f043 0304 	orr.w	r3, r3, #4
 8003558:	6313      	str	r3, [r2, #48]	; 0x30
 800355a:	4b0e      	ldr	r3, [pc, #56]	; (8003594 <HAL_TIM_MspPostInit+0x68>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	60bb      	str	r3, [r7, #8]
 8003564:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 8003566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800356a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356c:	2302      	movs	r3, #2
 800356e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003570:	2300      	movs	r3, #0
 8003572:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003578:	2302      	movs	r3, #2
 800357a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	4619      	mov	r1, r3
 8003582:	4805      	ldr	r0, [pc, #20]	; (8003598 <HAL_TIM_MspPostInit+0x6c>)
 8003584:	f001 ff4c 	bl	8005420 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003588:	bf00      	nop
 800358a:	3720      	adds	r7, #32
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40000400 	.word	0x40000400
 8003594:	40023800 	.word	0x40023800
 8003598:	40020800 	.word	0x40020800

0800359c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800359c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035a0:	480d      	ldr	r0, [pc, #52]	; (80035d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035a2:	490e      	ldr	r1, [pc, #56]	; (80035dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035a4:	4a0e      	ldr	r2, [pc, #56]	; (80035e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a8:	e002      	b.n	80035b0 <LoopCopyDataInit>

080035aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ae:	3304      	adds	r3, #4

080035b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035b4:	d3f9      	bcc.n	80035aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035b6:	4a0b      	ldr	r2, [pc, #44]	; (80035e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035b8:	4c0b      	ldr	r4, [pc, #44]	; (80035e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80035ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035bc:	e001      	b.n	80035c2 <LoopFillZerobss>

080035be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035c0:	3204      	adds	r2, #4

080035c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035c4:	d3fb      	bcc.n	80035be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80035c6:	f7ff ff25 	bl	8003414 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035ca:	f007 ffd7 	bl	800b57c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035ce:	f7ff f94b 	bl	8002868 <main>
  bx  lr    
 80035d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035d4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80035d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035dc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80035e0:	0800ef30 	.word	0x0800ef30
  ldr r2, =_sbss
 80035e4:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80035e8:	20005288 	.word	0x20005288

080035ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035ec:	e7fe      	b.n	80035ec <ADC_IRQHandler>
	...

080035f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035f4:	4b08      	ldr	r3, [pc, #32]	; (8003618 <HAL_Init+0x28>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a07      	ldr	r2, [pc, #28]	; (8003618 <HAL_Init+0x28>)
 80035fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003600:	2003      	movs	r0, #3
 8003602:	f000 fcf6 	bl	8003ff2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003606:	200f      	movs	r0, #15
 8003608:	f7ff fd7e 	bl	8003108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800360c:	f7ff fd54 	bl	80030b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023c00 	.word	0x40023c00

0800361c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <HAL_IncTick+0x20>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	461a      	mov	r2, r3
 8003626:	4b06      	ldr	r3, [pc, #24]	; (8003640 <HAL_IncTick+0x24>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4413      	add	r3, r2
 800362c:	4a04      	ldr	r2, [pc, #16]	; (8003640 <HAL_IncTick+0x24>)
 800362e:	6013      	str	r3, [r2, #0]
}
 8003630:	bf00      	nop
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20000028 	.word	0x20000028
 8003640:	20000758 	.word	0x20000758

08003644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  return uwTick;
 8003648:	4b03      	ldr	r3, [pc, #12]	; (8003658 <HAL_GetTick+0x14>)
 800364a:	681b      	ldr	r3, [r3, #0]
}
 800364c:	4618      	mov	r0, r3
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	20000758 	.word	0x20000758

0800365c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003664:	f7ff ffee 	bl	8003644 <HAL_GetTick>
 8003668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003674:	d005      	beq.n	8003682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <HAL_Delay+0x44>)
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	461a      	mov	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4413      	add	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003682:	bf00      	nop
 8003684:	f7ff ffde 	bl	8003644 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	429a      	cmp	r2, r3
 8003692:	d8f7      	bhi.n	8003684 <HAL_Delay+0x28>
  {
  }
}
 8003694:	bf00      	nop
 8003696:	bf00      	nop
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000028 	.word	0x20000028

080036a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ac:	2300      	movs	r3, #0
 80036ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e031      	b.n	800371e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d109      	bne.n	80036d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fe f81c 	bl	8001700 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036da:	f003 0310 	and.w	r3, r3, #16
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d116      	bne.n	8003710 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <HAL_ADC_Init+0x84>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	f043 0202 	orr.w	r2, r3, #2
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 fad6 	bl	8003ca4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f023 0303 	bic.w	r3, r3, #3
 8003706:	f043 0201 	orr.w	r2, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	641a      	str	r2, [r3, #64]	; 0x40
 800370e:	e001      	b.n	8003714 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800371c:	7bfb      	ldrb	r3, [r7, #15]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	ffffeefd 	.word	0xffffeefd

0800372c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_ADC_Start+0x1a>
 8003742:	2302      	movs	r3, #2
 8003744:	e0ad      	b.n	80038a2 <HAL_ADC_Start+0x176>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b01      	cmp	r3, #1
 800375a:	d018      	beq.n	800378e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800376c:	4b50      	ldr	r3, [pc, #320]	; (80038b0 <HAL_ADC_Start+0x184>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a50      	ldr	r2, [pc, #320]	; (80038b4 <HAL_ADC_Start+0x188>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	0c9a      	lsrs	r2, r3, #18
 8003778:	4613      	mov	r3, r2
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4413      	add	r3, r2
 800377e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003780:	e002      	b.n	8003788 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	3b01      	subs	r3, #1
 8003786:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1f9      	bne.n	8003782 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	2b01      	cmp	r3, #1
 800379a:	d175      	bne.n	8003888 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037a0:	4b45      	ldr	r3, [pc, #276]	; (80038b8 <HAL_ADC_Start+0x18c>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d007      	beq.n	80037ca <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037d6:	d106      	bne.n	80037e6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037dc:	f023 0206 	bic.w	r2, r3, #6
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	645a      	str	r2, [r3, #68]	; 0x44
 80037e4:	e002      	b.n	80037ec <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80037fc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80037fe:	4b2f      	ldr	r3, [pc, #188]	; (80038bc <HAL_ADC_Start+0x190>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10f      	bne.n	800382a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d143      	bne.n	80038a0 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	e03a      	b.n	80038a0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a24      	ldr	r2, [pc, #144]	; (80038c0 <HAL_ADC_Start+0x194>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d10e      	bne.n	8003852 <HAL_ADC_Start+0x126>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d107      	bne.n	8003852 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003850:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003852:	4b1a      	ldr	r3, [pc, #104]	; (80038bc <HAL_ADC_Start+0x190>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 0310 	and.w	r3, r3, #16
 800385a:	2b00      	cmp	r3, #0
 800385c:	d120      	bne.n	80038a0 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a18      	ldr	r2, [pc, #96]	; (80038c4 <HAL_ADC_Start+0x198>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d11b      	bne.n	80038a0 <HAL_ADC_Start+0x174>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d114      	bne.n	80038a0 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003884:	609a      	str	r2, [r3, #8]
 8003886:	e00b      	b.n	80038a0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	f043 0210 	orr.w	r2, r3, #16
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003898:	f043 0201 	orr.w	r2, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	20000020 	.word	0x20000020
 80038b4:	431bde83 	.word	0x431bde83
 80038b8:	fffff8fe 	.word	0xfffff8fe
 80038bc:	40012300 	.word	0x40012300
 80038c0:	40012000 	.word	0x40012000
 80038c4:	40012200 	.word	0x40012200

080038c8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e4:	d113      	bne.n	800390e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80038f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038f4:	d10b      	bne.n	800390e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	f043 0220 	orr.w	r2, r3, #32
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e063      	b.n	80039d6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800390e:	f7ff fe99 	bl	8003644 <HAL_GetTick>
 8003912:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003914:	e021      	b.n	800395a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800391c:	d01d      	beq.n	800395a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d007      	beq.n	8003934 <HAL_ADC_PollForConversion+0x6c>
 8003924:	f7ff fe8e 	bl	8003644 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d212      	bcs.n	800395a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b02      	cmp	r3, #2
 8003940:	d00b      	beq.n	800395a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f043 0204 	orr.w	r2, r3, #4
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e03d      	b.n	80039d6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b02      	cmp	r3, #2
 8003966:	d1d6      	bne.n	8003916 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f06f 0212 	mvn.w	r2, #18
 8003970:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d123      	bne.n	80039d4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003990:	2b00      	cmp	r3, #0
 8003992:	d11f      	bne.n	80039d4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d006      	beq.n	80039b0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d111      	bne.n	80039d4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x1c>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e136      	b.n	8003c82 <HAL_ADC_ConfigChannel+0x28a>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b09      	cmp	r3, #9
 8003a22:	d93a      	bls.n	8003a9a <HAL_ADC_ConfigChannel+0xa2>
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a2c:	d035      	beq.n	8003a9a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68d9      	ldr	r1, [r3, #12]
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	4413      	add	r3, r2
 8003a42:	3b1e      	subs	r3, #30
 8003a44:	2207      	movs	r2, #7
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	400a      	ands	r2, r1
 8003a52:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a8d      	ldr	r2, [pc, #564]	; (8003c90 <HAL_ADC_ConfigChannel+0x298>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d10a      	bne.n	8003a74 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68d9      	ldr	r1, [r3, #12]
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	061a      	lsls	r2, r3, #24
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a72:	e035      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68d9      	ldr	r1, [r3, #12]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	4618      	mov	r0, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	4403      	add	r3, r0
 8003a8c:	3b1e      	subs	r3, #30
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a98:	e022      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6919      	ldr	r1, [r3, #16]
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	4413      	add	r3, r2
 8003aae:	2207      	movs	r2, #7
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	43da      	mvns	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	400a      	ands	r2, r1
 8003abc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6919      	ldr	r1, [r3, #16]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	4618      	mov	r0, r3
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	4403      	add	r3, r0
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b06      	cmp	r3, #6
 8003ae6:	d824      	bhi.n	8003b32 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4413      	add	r3, r2
 8003af8:	3b05      	subs	r3, #5
 8003afa:	221f      	movs	r2, #31
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43da      	mvns	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	400a      	ands	r2, r1
 8003b08:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	4618      	mov	r0, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	3b05      	subs	r3, #5
 8003b24:	fa00 f203 	lsl.w	r2, r0, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	635a      	str	r2, [r3, #52]	; 0x34
 8003b30:	e04c      	b.n	8003bcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b0c      	cmp	r3, #12
 8003b38:	d824      	bhi.n	8003b84 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	3b23      	subs	r3, #35	; 0x23
 8003b4c:	221f      	movs	r2, #31
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43da      	mvns	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	400a      	ands	r2, r1
 8003b5a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	4618      	mov	r0, r3
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	3b23      	subs	r3, #35	; 0x23
 8003b76:	fa00 f203 	lsl.w	r2, r0, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	631a      	str	r2, [r3, #48]	; 0x30
 8003b82:	e023      	b.n	8003bcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4413      	add	r3, r2
 8003b94:	3b41      	subs	r3, #65	; 0x41
 8003b96:	221f      	movs	r2, #31
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43da      	mvns	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	400a      	ands	r2, r1
 8003ba4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	3b41      	subs	r3, #65	; 0x41
 8003bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a30      	ldr	r2, [pc, #192]	; (8003c94 <HAL_ADC_ConfigChannel+0x29c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d10a      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x1f4>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003bde:	d105      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003be0:	4b2d      	ldr	r3, [pc, #180]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	4a2c      	ldr	r2, [pc, #176]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003be6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003bea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a28      	ldr	r2, [pc, #160]	; (8003c94 <HAL_ADC_ConfigChannel+0x29c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d10f      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x21e>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b12      	cmp	r3, #18
 8003bfc:	d10b      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003bfe:	4b26      	ldr	r3, [pc, #152]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	4a25      	ldr	r2, [pc, #148]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c04:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003c08:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003c0a:	4b23      	ldr	r3, [pc, #140]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	4a22      	ldr	r2, [pc, #136]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c14:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <HAL_ADC_ConfigChannel+0x29c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d12b      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x280>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1a      	ldr	r2, [pc, #104]	; (8003c90 <HAL_ADC_ConfigChannel+0x298>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d003      	beq.n	8003c32 <HAL_ADC_ConfigChannel+0x23a>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b11      	cmp	r3, #17
 8003c30:	d122      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003c32:	4b19      	ldr	r3, [pc, #100]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	4a18      	ldr	r2, [pc, #96]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c38:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003c3c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003c3e:	4b16      	ldr	r3, [pc, #88]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8003c44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c48:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a10      	ldr	r2, [pc, #64]	; (8003c90 <HAL_ADC_ConfigChannel+0x298>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d111      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003c54:	4b11      	ldr	r3, [pc, #68]	; (8003c9c <HAL_ADC_ConfigChannel+0x2a4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a11      	ldr	r2, [pc, #68]	; (8003ca0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5e:	0c9a      	lsrs	r2, r3, #18
 8003c60:	4613      	mov	r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003c6a:	e002      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1f9      	bne.n	8003c6c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	10000012 	.word	0x10000012
 8003c94:	40012000 	.word	0x40012000
 8003c98:	40012300 	.word	0x40012300
 8003c9c:	20000020 	.word	0x20000020
 8003ca0:	431bde83 	.word	0x431bde83

08003ca4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003cac:	4b78      	ldr	r3, [pc, #480]	; (8003e90 <ADC_Init+0x1ec>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	4a77      	ldr	r2, [pc, #476]	; (8003e90 <ADC_Init+0x1ec>)
 8003cb2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003cb6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003cb8:	4b75      	ldr	r3, [pc, #468]	; (8003e90 <ADC_Init+0x1ec>)
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4973      	ldr	r1, [pc, #460]	; (8003e90 <ADC_Init+0x1ec>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6859      	ldr	r1, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	021a      	lsls	r2, r3, #8
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003cf8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6859      	ldr	r1, [r3, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6899      	ldr	r1, [r3, #8]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d32:	4a58      	ldr	r2, [pc, #352]	; (8003e94 <ADC_Init+0x1f0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d022      	beq.n	8003d7e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6899      	ldr	r1, [r3, #8]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6899      	ldr	r1, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	609a      	str	r2, [r3, #8]
 8003d7c:	e00f      	b.n	8003d9e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0202 	bic.w	r2, r2, #2
 8003dac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6899      	ldr	r1, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	005a      	lsls	r2, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01b      	beq.n	8003e04 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003dea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6859      	ldr	r1, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	3b01      	subs	r3, #1
 8003df8:	035a      	lsls	r2, r3, #13
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	e007      	b.n	8003e14 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	051a      	lsls	r2, r3, #20
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6899      	ldr	r1, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e56:	025a      	lsls	r2, r3, #9
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689a      	ldr	r2, [r3, #8]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6899      	ldr	r1, [r3, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	029a      	lsls	r2, r3, #10
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	609a      	str	r2, [r3, #8]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40012300 	.word	0x40012300
 8003e94:	0f000001 	.word	0x0f000001

08003e98 <__NVIC_SetPriorityGrouping>:
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <__NVIC_SetPriorityGrouping+0x40>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003ec0:	4b06      	ldr	r3, [pc, #24]	; (8003edc <__NVIC_SetPriorityGrouping+0x44>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ec6:	4a04      	ldr	r2, [pc, #16]	; (8003ed8 <__NVIC_SetPriorityGrouping+0x40>)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	60d3      	str	r3, [r2, #12]
}
 8003ecc:	bf00      	nop
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr
 8003ed8:	e000ed00 	.word	0xe000ed00
 8003edc:	05fa0000 	.word	0x05fa0000

08003ee0 <__NVIC_GetPriorityGrouping>:
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee4:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	0a1b      	lsrs	r3, r3, #8
 8003eea:	f003 0307 	and.w	r3, r3, #7
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	e000ed00 	.word	0xe000ed00

08003efc <__NVIC_EnableIRQ>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	db0b      	blt.n	8003f26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	f003 021f 	and.w	r2, r3, #31
 8003f14:	4907      	ldr	r1, [pc, #28]	; (8003f34 <__NVIC_EnableIRQ+0x38>)
 8003f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	e000e100 	.word	0xe000e100

08003f38 <__NVIC_SetPriority>:
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	6039      	str	r1, [r7, #0]
 8003f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	db0a      	blt.n	8003f62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	490c      	ldr	r1, [pc, #48]	; (8003f84 <__NVIC_SetPriority+0x4c>)
 8003f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f56:	0112      	lsls	r2, r2, #4
 8003f58:	b2d2      	uxtb	r2, r2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f60:	e00a      	b.n	8003f78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	4908      	ldr	r1, [pc, #32]	; (8003f88 <__NVIC_SetPriority+0x50>)
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	3b04      	subs	r3, #4
 8003f70:	0112      	lsls	r2, r2, #4
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	440b      	add	r3, r1
 8003f76:	761a      	strb	r2, [r3, #24]
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	e000e100 	.word	0xe000e100
 8003f88:	e000ed00 	.word	0xe000ed00

08003f8c <NVIC_EncodePriority>:
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b089      	sub	sp, #36	; 0x24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f1c3 0307 	rsb	r3, r3, #7
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	bf28      	it	cs
 8003faa:	2304      	movcs	r3, #4
 8003fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	2b06      	cmp	r3, #6
 8003fb4:	d902      	bls.n	8003fbc <NVIC_EncodePriority+0x30>
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	3b03      	subs	r3, #3
 8003fba:	e000      	b.n	8003fbe <NVIC_EncodePriority+0x32>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	401a      	ands	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	fa01 f303 	lsl.w	r3, r1, r3
 8003fde:	43d9      	mvns	r1, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe4:	4313      	orrs	r3, r2
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3724      	adds	r7, #36	; 0x24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b082      	sub	sp, #8
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff ff4c 	bl	8003e98 <__NVIC_SetPriorityGrouping>
}
 8004000:	bf00      	nop
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800401a:	f7ff ff61 	bl	8003ee0 <__NVIC_GetPriorityGrouping>
 800401e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	6978      	ldr	r0, [r7, #20]
 8004026:	f7ff ffb1 	bl	8003f8c <NVIC_EncodePriority>
 800402a:	4602      	mov	r2, r0
 800402c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004030:	4611      	mov	r1, r2
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff ff80 	bl	8003f38 <__NVIC_SetPriority>
}
 8004038:	bf00      	nop
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff ff54 	bl	8003efc <__NVIC_EnableIRQ>
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e049      	b.n	8004102 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fd fbe0 	bl	8001848 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ac:	f023 0107 	bic.w	r1, r3, #7
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040c2:	4b12      	ldr	r3, [pc, #72]	; (800410c <HAL_DMA2D_Init+0xb0>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68d1      	ldr	r1, [r2, #12]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	430b      	orrs	r3, r1
 80040d0:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d8:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	051a      	lsls	r2, r3, #20
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	055b      	lsls	r3, r3, #21
 80040e8:	431a      	orrs	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	ffffc000 	.word	0xffffc000

08004110 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_DMA2D_Start+0x1c>
 8004128:	2302      	movs	r3, #2
 800412a:	e018      	b.n	800415e <HAL_DMA2D_Start+0x4e>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 f994 	bl	8004474 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b086      	sub	sp, #24
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d056      	beq.n	8004230 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004182:	f7ff fa5f 	bl	8003644 <HAL_GetTick>
 8004186:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004188:	e04b      	b.n	8004222 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004198:	2b00      	cmp	r3, #0
 800419a:	d023      	beq.n	80041e4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d005      	beq.n	80041b2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c0:	f043 0201 	orr.w	r2, r3, #1
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2221      	movs	r2, #33	; 0x21
 80041ce:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2204      	movs	r2, #4
 80041d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e0a5      	b.n	8004330 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ea:	d01a      	beq.n	8004222 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041ec:	f7ff fa2a 	bl	8003644 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d302      	bcc.n	8004202 <HAL_DMA2D_PollForTransfer+0x9c>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10f      	bne.n	8004222 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004206:	f043 0220 	orr.w	r2, r3, #32
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2203      	movs	r2, #3
 8004212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e086      	b.n	8004330 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0ac      	beq.n	800418a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	f003 0320 	and.w	r3, r3, #32
 800423a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d061      	beq.n	8004316 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004252:	f7ff f9f7 	bl	8003644 <HAL_GetTick>
 8004256:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004258:	e056      	b.n	8004308 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004268:	2b00      	cmp	r3, #0
 800426a:	d02e      	beq.n	80042ca <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d005      	beq.n	8004282 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427a:	f043 0204 	orr.w	r2, r3, #4
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004290:	f043 0202 	orr.w	r2, r3, #2
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d005      	beq.n	80042ae <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a6:	f043 0201 	orr.w	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2229      	movs	r2, #41	; 0x29
 80042b4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2204      	movs	r2, #4
 80042ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e032      	b.n	8004330 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042d0:	d01a      	beq.n	8004308 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042d2:	f7ff f9b7 	bl	8003644 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d302      	bcc.n	80042e8 <HAL_DMA2D_PollForTransfer+0x182>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10f      	bne.n	8004308 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ec:	f043 0220 	orr.w	r2, r3, #32
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2203      	movs	r2, #3
 80042f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e013      	b.n	8004330 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f003 0310 	and.w	r3, r3, #16
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0a1      	beq.n	800425a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2212      	movs	r2, #18
 800431c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_DMA2D_ConfigLayer+0x20>
 8004354:	2302      	movs	r3, #2
 8004356:	e084      	b.n	8004462 <HAL_DMA2D_ConfigLayer+0x12a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	4613      	mov	r3, r2
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	4413      	add	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	3320      	adds	r3, #32
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	4413      	add	r3, r2
 8004378:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	041b      	lsls	r3, r3, #16
 8004384:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800438c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004394:	4313      	orrs	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8004398:	4b35      	ldr	r3, [pc, #212]	; (8004470 <HAL_DMA2D_ConfigLayer+0x138>)
 800439a:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b0a      	cmp	r3, #10
 80043a2:	d003      	beq.n	80043ac <HAL_DMA2D_ConfigLayer+0x74>
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b09      	cmp	r3, #9
 80043aa:	d107      	bne.n	80043bc <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
 80043ba:	e005      	b.n	80043c8 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	061b      	lsls	r3, r3, #24
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d120      	bne.n	8004410 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	43db      	mvns	r3, r3
 80043d8:	ea02 0103 	and.w	r1, r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	6812      	ldr	r2, [r2, #0]
 80043ee:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b0a      	cmp	r3, #10
 80043f6:	d003      	beq.n	8004400 <HAL_DMA2D_ConfigLayer+0xc8>
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b09      	cmp	r3, #9
 80043fe:	d127      	bne.n	8004450 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	68da      	ldr	r2, [r3, #12]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800440c:	629a      	str	r2, [r3, #40]	; 0x28
 800440e:	e01f      	b.n	8004450 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	69da      	ldr	r2, [r3, #28]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	43db      	mvns	r3, r3
 800441a:	ea02 0103 	and.w	r1, r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	430a      	orrs	r2, r1
 8004426:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	6812      	ldr	r2, [r2, #0]
 8004430:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	2b0a      	cmp	r3, #10
 8004438:	d003      	beq.n	8004442 <HAL_DMA2D_ConfigLayer+0x10a>
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b09      	cmp	r3, #9
 8004440:	d106      	bne.n	8004450 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800444e:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	ff33000f 	.word	0xff33000f

08004474 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004474:	b480      	push	{r7}
 8004476:	b08b      	sub	sp, #44	; 0x2c
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
 8004480:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004488:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	041a      	lsls	r2, r3, #16
 8004490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004492:	431a      	orrs	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044ac:	d174      	bne.n	8004598 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80044b4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80044bc:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80044c4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d108      	bne.n	80044e6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	431a      	orrs	r2, r3
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	4313      	orrs	r3, r2
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	627b      	str	r3, [r7, #36]	; 0x24
 80044e4:	e053      	b.n	800458e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d106      	bne.n	80044fc <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
 80044fa:	e048      	b.n	800458e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d111      	bne.n	8004528 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	0cdb      	lsrs	r3, r3, #19
 8004508:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	0a9b      	lsrs	r3, r3, #10
 800450e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	08db      	lsrs	r3, r3, #3
 8004514:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	015a      	lsls	r2, r3, #5
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	02db      	lsls	r3, r3, #11
 800451e:	4313      	orrs	r3, r2
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	4313      	orrs	r3, r2
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
 8004526:	e032      	b.n	800458e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b03      	cmp	r3, #3
 800452e:	d117      	bne.n	8004560 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	0fdb      	lsrs	r3, r3, #31
 8004534:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	0cdb      	lsrs	r3, r3, #19
 800453a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	0adb      	lsrs	r3, r3, #11
 8004540:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	08db      	lsrs	r3, r3, #3
 8004546:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	029b      	lsls	r3, r3, #10
 8004550:	431a      	orrs	r2, r3
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	03db      	lsls	r3, r3, #15
 8004556:	4313      	orrs	r3, r2
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
 800455e:	e016      	b.n	800458e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004560:	6a3b      	ldr	r3, [r7, #32]
 8004562:	0f1b      	lsrs	r3, r3, #28
 8004564:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	0d1b      	lsrs	r3, r3, #20
 800456a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	0b1b      	lsrs	r3, r3, #12
 8004570:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	011a      	lsls	r2, r3, #4
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	021b      	lsls	r3, r3, #8
 8004580:	431a      	orrs	r2, r3
 8004582:	6a3b      	ldr	r3, [r7, #32]
 8004584:	031b      	lsls	r3, r3, #12
 8004586:	4313      	orrs	r3, r2
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004594:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004596:	e003      	b.n	80045a0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	60da      	str	r2, [r3, #12]
}
 80045a0:	bf00      	nop
 80045a2:	372c      	adds	r7, #44	; 0x2c
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	019a      	lsls	r2, r3, #6
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	431a      	orrs	r2, r3
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	021b      	lsls	r3, r3, #8
 80045c6:	431a      	orrs	r2, r3
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	041b      	lsls	r3, r3, #16
 80045cc:	431a      	orrs	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80045d2:	bf00      	nop
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b086      	sub	sp, #24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	60f8      	str	r0, [r7, #12]
 80045e6:	60b9      	str	r1, [r7, #8]
 80045e8:	607a      	str	r2, [r7, #4]
 80045ea:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80045ec:	f7ff f82a 	bl	8003644 <HAL_GetTick>
 80045f0:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80045f2:	e009      	b.n	8004608 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80045f4:	f7ff f826 	bl	8003644 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004602:	d901      	bls.n	8004608 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e015      	b.n	8004634 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0ee      	beq.n	80045f4 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	019a      	lsls	r2, r3, #6
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	431a      	orrs	r2, r3
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	ea42 0103 	orr.w	r1, r2, r3
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	041a      	lsls	r2, r3, #16
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e109      	b.n	8004864 <HAL_DSI_Init+0x228>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	7c5b      	ldrb	r3, [r3, #17]
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d102      	bne.n	8004660 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fd fa02 	bl	8001a64 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2203      	movs	r2, #3
 8004664:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800467a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004686:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800468a:	613b      	str	r3, [r7, #16]
 800468c:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800468e:	f7fe ffd9 	bl	8003644 <HAL_GetTick>
 8004692:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004694:	e009      	b.n	80046aa <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004696:	f7fe ffd5 	bl	8003644 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046a4:	d901      	bls.n	80046aa <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e0dc      	b.n	8004864 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80046b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d0ed      	beq.n	8004696 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	4b69      	ldr	r3, [pc, #420]	; (800486c <HAL_DSI_Init+0x230>)
 80046c8:	400b      	ands	r3, r1
 80046ca:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80046e2:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 80046ea:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 80046f6:	2300      	movs	r3, #0
 80046f8:	60fb      	str	r3, [r7, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 800471e:	2001      	movs	r0, #1
 8004720:	f7fe ff9c 	bl	800365c <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8004724:	f7fe ff8e 	bl	8003644 <HAL_GetTick>
 8004728:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 800472a:	e009      	b.n	8004740 <HAL_DSI_Init+0x104>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800472c:	f7fe ff8a 	bl	8003644 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800473a:	d901      	bls.n	8004740 <HAL_DSI_Init+0x104>
    {
      return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e091      	b.n	8004864 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8004748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ed      	beq.n	800472c <HAL_DSI_Init+0xf0>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0206 	orr.w	r2, r2, #6
 8004760:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0203 	bic.w	r2, r2, #3
 8004774:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0203 	bic.w	r2, r2, #3
 80047a2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68da      	ldr	r2, [r3, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80047ca:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6899      	ldr	r1, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_DSI_Init+0x1b0>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	e000      	b.n	80047ee <HAL_DSI_Init+0x1b2>
 80047ec:	2301      	movs	r3, #1
 80047ee:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <HAL_DSI_Init+0x234>)
 80047f4:	fb03 f202 	mul.w	r2, r3, r2
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f003 0303 	and.w	r3, r3, #3
 8004800:	409a      	lsls	r2, r3
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800480a:	fb01 f303 	mul.w	r3, r1, r3
 800480e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004812:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004824:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	430a      	orrs	r2, r1
 8004838:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2200      	movs	r2, #0
 8004842:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2200      	movs	r2, #0
 800484c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3720      	adds	r7, #32
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	fffc8603 	.word	0xfffc8603
 8004870:	003d0900 	.word	0x003d0900

08004874 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e066      	b.n	8004954 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2203      	movs	r2, #3
 800488a:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 800488c:	2300      	movs	r3, #0
 800488e:	617b      	str	r3, [r7, #20]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0208 	bic.w	r2, r2, #8
 80048a0:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 80048b4:	2300      	movs	r3, #0
 80048b6:	613b      	str	r3, [r7, #16]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 0201 	bic.w	r2, r2, #1
 80048c6:	605a      	str	r2, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 0206 	bic.w	r2, r2, #6
 80048e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 80048ea:	2300      	movs	r3, #0
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0201 	bic.w	r2, r2, #1
 80048fe:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8004912:	2300      	movs	r3, #0
 8004914:	60bb      	str	r3, [r7, #8]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004926:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004932:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004936:	60bb      	str	r3, [r7, #8]
 8004938:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fd f8b2 	bl	8001aa4 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3718      	adds	r7, #24
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	7c1b      	ldrb	r3, [r3, #16]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d101      	bne.n	8004972 <HAL_DSI_ConfigErrorMonitor+0x16>
 800496e:	2302      	movs	r3, #2
 8004970:	e0aa      	b.n	8004ac8 <HAL_DSI_ConfigErrorMonitor+0x16c>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2200      	movs	r2, #0
 800497e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2200      	movs	r2, #0
 8004988:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00a      	beq.n	80049b2 <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049ac:	430b      	orrs	r3, r1
 80049ae:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d009      	beq.n	80049d0 <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 80049cc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d009      	beq.n	80049ee <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d009      	beq.n	8004a0c <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0202 	orr.w	r2, r2, #2
 8004a08:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	f003 0310 	and.w	r3, r3, #16
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d009      	beq.n	8004a2a <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 020c 	orr.w	r2, r2, #12
 8004a26:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d009      	beq.n	8004a48 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0210 	orr.w	r2, r2, #16
 8004a44:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d009      	beq.n	8004a66 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0220 	orr.w	r2, r2, #32
 8004a62:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d009      	beq.n	8004a84 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a80:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d009      	beq.n	8004aa2 <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a9e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d009      	beq.n	8004ac0 <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 8004abc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	7c1b      	ldrb	r3, [r3, #16]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_DSI_SetGenericVCID+0x16>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e016      	b.n	8004b18 <HAL_DSI_SetGenericVCID+0x44>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0203 	bic.w	r2, r2, #3
 8004afe:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	7c1b      	ldrb	r3, [r3, #16]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_DSI_ConfigVideoMode+0x16>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e1ee      	b.n	8004f18 <HAL_DSI_ConfigVideoMode+0x3f4>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0201 	bic.w	r2, r2, #1
 8004b60:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0203 	bic.w	r2, r2, #3
 8004b72:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	4b8b      	ldr	r3, [pc, #556]	; (8004dc0 <HAL_DSI_ConfigVideoMode+0x29c>)
 8004b92:	400b      	ands	r3, r1
 8004b94:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4b84      	ldr	r3, [pc, #528]	; (8004dc4 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004bb4:	400b      	ands	r3, r1
 8004bb6:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	695a      	ldr	r2, [r3, #20]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	4b7b      	ldr	r3, [pc, #492]	; (8004dc4 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8004bd6:	400b      	ands	r3, r1
 8004bd8:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	699a      	ldr	r2, [r3, #24]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0203 	bic.w	r2, r2, #3
 8004bfa:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68d9      	ldr	r1, [r3, #12]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695a      	ldr	r2, [r3, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0207 	bic.w	r2, r2, #7
 8004c1c:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6959      	ldr	r1, [r3, #20]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691a      	ldr	r2, [r3, #16]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 020f 	bic.w	r2, r2, #15
 8004c4a:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6919      	ldr	r1, [r3, #16]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 020e 	bic.w	r2, r2, #14
 8004c6e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	005a      	lsls	r2, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	430a      	orrs	r2, r1
 8004c86:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	d110      	bne.n	8004cb4 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ca0:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6919      	ldr	r1, [r3, #16]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4b42      	ldr	r3, [pc, #264]	; (8004dc8 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8004cc0:	400b      	ands	r3, r1
 8004cc2:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	4b39      	ldr	r3, [pc, #228]	; (8004dc8 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8004ce2:	400b      	ands	r3, r1
 8004ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	4b32      	ldr	r3, [pc, #200]	; (8004dcc <HAL_DSI_ConfigVideoMode+0x2a8>)
 8004d04:	400b      	ands	r3, r1
 8004d06:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	4b2a      	ldr	r3, [pc, #168]	; (8004dd0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004d26:	400b      	ands	r3, r1
 8004d28:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	4b22      	ldr	r3, [pc, #136]	; (8004dd0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004d48:	400b      	ands	r3, r1
 8004d4a:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	430a      	orrs	r2, r1
 8004d5c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b19      	ldr	r3, [pc, #100]	; (8004dd0 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004d6a:	400b      	ands	r3, r1
 8004d6c:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	4b0d      	ldr	r3, [pc, #52]	; (8004dc0 <HAL_DSI_ConfigVideoMode+0x29c>)
 8004d8c:	400b      	ands	r3, r1
 8004d8e:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004db0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dbc:	e00a      	b.n	8004dd4 <HAL_DSI_ConfigVideoMode+0x2b0>
 8004dbe:	bf00      	nop
 8004dc0:	ffffc000 	.word	0xffffc000
 8004dc4:	ffffe000 	.word	0xffffe000
 8004dc8:	fffff000 	.word	0xfffff000
 8004dcc:	ffff8000 	.word	0xffff8000
 8004dd0:	fffffc00 	.word	0xfffffc00
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8004dea:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6999      	ldr	r1, [r3, #24]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004df6:	041a      	lsls	r2, r3, #16
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e0e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6999      	ldr	r1, [r3, #24]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e30:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e74:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e96:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004eb8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eda:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004efc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	7c1b      	ldrb	r3, [r3, #16]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d101      	bne.n	8004f3a <HAL_DSI_ConfigFlowControl+0x16>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e016      	b.n	8004f68 <HAL_DSI_ConfigFlowControl+0x44>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 021f 	bic.w	r2, r2, #31
 8004f4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	7c1b      	ldrb	r3, [r3, #16]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_DSI_ConfigPhyTimer+0x16>
 8004f86:	2302      	movs	r3, #2
 8004f88:	e058      	b.n	800503c <HAL_DSI_ConfigPhyTimer+0xc8>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	bf38      	it	cc
 8004f9c:	4613      	movcc	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8004fb0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	041a      	lsls	r2, r3, #16
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004fde:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	691a      	ldr	r2, [r3, #16]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	041b      	lsls	r3, r3, #16
 8004ff4:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8005018:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	021a      	lsls	r2, r3, #8
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	430a      	orrs	r2, r1
 8005030:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3714      	adds	r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	7c1b      	ldrb	r3, [r3, #16]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d101      	bne.n	800505e <HAL_DSI_ConfigHostTimeouts+0x16>
 800505a:	2302      	movs	r3, #2
 800505c:	e0b4      	b.n	80051c8 <HAL_DSI_ConfigHostTimeouts+0x180>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8005072:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6899      	ldr	r1, [r3, #8]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	021a      	lsls	r2, r3, #8
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	b292      	uxth	r2, r2
 8005094:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	041a      	lsls	r2, r3, #16
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	430a      	orrs	r2, r1
 80050a8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	4b47      	ldr	r3, [pc, #284]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80050b6:	400b      	ands	r3, r1
 80050b8:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	4b3f      	ldr	r3, [pc, #252]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80050d8:	400b      	ands	r3, r1
 80050da:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	4b36      	ldr	r3, [pc, #216]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80050fc:	400b      	ands	r3, r1
 80050fe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	691a      	ldr	r2, [r3, #16]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	4b2b      	ldr	r3, [pc, #172]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8005126:	400b      	ands	r3, r1
 8005128:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	695a      	ldr	r2, [r3, #20]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005152:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	430a      	orrs	r2, r1
 8005168:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	4b16      	ldr	r3, [pc, #88]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800517a:	400b      	ands	r3, r1
 800517c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	69da      	ldr	r2, [r3, #28]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	4b0c      	ldr	r3, [pc, #48]	; (80051d4 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80051a4:	400b      	ands	r3, r1
 80051a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	6a1a      	ldr	r2, [r3, #32]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	ffff0000 	.word	0xffff0000

080051d8 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	7c1b      	ldrb	r3, [r3, #16]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d101      	bne.n	80051ec <HAL_DSI_Start+0x14>
 80051e8:	2302      	movs	r3, #2
 80051ea:	e02b      	b.n	8005244 <HAL_DSI_Start+0x6c>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80051f2:	2300      	movs	r3, #0
 80051f4:	60fb      	str	r3, [r7, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	605a      	str	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	60fb      	str	r3, [r7, #12]
 8005212:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8005214:	2300      	movs	r3, #0
 8005216:	60bb      	str	r3, [r7, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0208 	orr.w	r2, r2, #8
 8005228:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005234:	f003 0308 	and.w	r3, r3, #8
 8005238:	60bb      	str	r3, [r7, #8]
 800523a:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	7c1b      	ldrb	r3, [r3, #16]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d101      	bne.n	800526a <HAL_DSI_ShortWrite+0x1a>
 8005266:	2302      	movs	r3, #2
 8005268:	e010      	b.n	800528c <HAL_DSI_ShortWrite+0x3c>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8005270:	6a3b      	ldr	r3, [r7, #32]
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	68b9      	ldr	r1, [r7, #8]
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f7ff f9af 	bl	80045de <DSI_ShortWrite>
 8005280:	4603      	mov	r3, r0
 8005282:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	741a      	strb	r2, [r3, #16]

  return status;
 800528a:	7dfb      	ldrb	r3, [r7, #23]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08c      	sub	sp, #48	; 0x30
 8005298:	af02      	add	r7, sp, #8
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 80052a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a4:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	7c1b      	ldrb	r3, [r3, #16]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <HAL_DSI_LongWrite+0x1e>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e084      	b.n	80053bc <HAL_DSI_LongWrite+0x128>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2201      	movs	r2, #1
 80052b6:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 80052b8:	f7fe f9c4 	bl	8003644 <HAL_GetTick>
 80052bc:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80052be:	e00c      	b.n	80052da <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80052c0:	f7fe f9c0 	bl	8003644 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052ce:	d904      	bls.n	80052da <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e070      	b.n	80053bc <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d0eb      	beq.n	80052c0 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ea:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	2b03      	cmp	r3, #3
 80052f0:	bf28      	it	cs
 80052f2:	2303      	movcs	r3, #3
 80052f4:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 80052f6:	2300      	movs	r3, #0
 80052f8:	623b      	str	r3, [r7, #32]
 80052fa:	e00f      	b.n	800531c <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	4413      	add	r3, r2
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	461a      	mov	r2, r3
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	3301      	adds	r3, #1
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	fa02 f303 	lsl.w	r3, r2, r3
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	4313      	orrs	r3, r2
 8005314:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8005316:	6a3b      	ldr	r3, [r7, #32]
 8005318:	3301      	adds	r3, #1
 800531a:	623b      	str	r3, [r7, #32]
 800531c:	6a3a      	ldr	r2, [r7, #32]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	429a      	cmp	r2, r3
 8005322:	d3eb      	bcc.n	80052fc <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69fa      	ldr	r2, [r7, #28]
 800532a:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	4413      	add	r3, r2
 800533a:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 800533c:	e028      	b.n	8005390 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 800533e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005340:	2b04      	cmp	r3, #4
 8005342:	bf28      	it	cs
 8005344:	2304      	movcs	r3, #4
 8005346:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 800534c:	2300      	movs	r3, #0
 800534e:	623b      	str	r3, [r7, #32]
 8005350:	e00e      	b.n	8005370 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	4413      	add	r3, r2
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	fa02 f303 	lsl.w	r3, r2, r3
 8005364:	69fa      	ldr	r2, [r7, #28]
 8005366:	4313      	orrs	r3, r2
 8005368:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	3301      	adds	r3, #1
 800536e:	623b      	str	r3, [r7, #32]
 8005370:	6a3a      	ldr	r2, [r7, #32]
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	429a      	cmp	r2, r3
 8005376:	d3ec      	bcc.n	8005352 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69fa      	ldr	r2, [r7, #28]
 800537e:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8005380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	4413      	add	r3, r2
 800538e:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d3      	bne.n	800533e <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 800539e:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	3301      	adds	r3, #1
 80053a4:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	4613      	mov	r3, r2
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	f7ff f8fc 	bl	80045ac <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3728      	adds	r7, #40	; 0x28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	7c1b      	ldrb	r3, [r3, #16]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_DSI_SetLowPowerRXFilter+0x16>
 80053d6:	2302      	movs	r3, #2
 80053d8:	e01b      	b.n	8005412 <HAL_DSI_SetLowPowerRXFilter+0x4e>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 80053f0:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	065a      	lsls	r2, r3, #25
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	430a      	orrs	r2, r1
 8005406:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
	...

08005420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005420:	b480      	push	{r7}
 8005422:	b089      	sub	sp, #36	; 0x24
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800542e:	2300      	movs	r3, #0
 8005430:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005432:	2300      	movs	r3, #0
 8005434:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005436:	2300      	movs	r3, #0
 8005438:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]
 800543e:	e175      	b.n	800572c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005440:	2201      	movs	r2, #1
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	4013      	ands	r3, r2
 8005452:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	429a      	cmp	r2, r3
 800545a:	f040 8164 	bne.w	8005726 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f003 0303 	and.w	r3, r3, #3
 8005466:	2b01      	cmp	r3, #1
 8005468:	d005      	beq.n	8005476 <HAL_GPIO_Init+0x56>
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f003 0303 	and.w	r3, r3, #3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d130      	bne.n	80054d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	2203      	movs	r2, #3
 8005482:	fa02 f303 	lsl.w	r3, r2, r3
 8005486:	43db      	mvns	r3, r3
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	4013      	ands	r3, r2
 800548c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	fa02 f303 	lsl.w	r3, r2, r3
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	4313      	orrs	r3, r2
 800549e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054ac:	2201      	movs	r2, #1
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	43db      	mvns	r3, r3
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	4013      	ands	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	091b      	lsrs	r3, r3, #4
 80054c2:	f003 0201 	and.w	r2, r3, #1
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	fa02 f303 	lsl.w	r3, r2, r3
 80054cc:	69ba      	ldr	r2, [r7, #24]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f003 0303 	and.w	r3, r3, #3
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d017      	beq.n	8005514 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	2203      	movs	r2, #3
 80054f0:	fa02 f303 	lsl.w	r3, r2, r3
 80054f4:	43db      	mvns	r3, r3
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	4013      	ands	r3, r2
 80054fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	4313      	orrs	r3, r2
 800550c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f003 0303 	and.w	r3, r3, #3
 800551c:	2b02      	cmp	r3, #2
 800551e:	d123      	bne.n	8005568 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	08da      	lsrs	r2, r3, #3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	3208      	adds	r2, #8
 8005528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800552c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	f003 0307 	and.w	r3, r3, #7
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	220f      	movs	r2, #15
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	43db      	mvns	r3, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4013      	ands	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	4313      	orrs	r3, r2
 8005558:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	08da      	lsrs	r2, r3, #3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	3208      	adds	r2, #8
 8005562:	69b9      	ldr	r1, [r7, #24]
 8005564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	2203      	movs	r2, #3
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43db      	mvns	r3, r3
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	4013      	ands	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 0203 	and.w	r2, r3, #3
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	005b      	lsls	r3, r3, #1
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	4313      	orrs	r3, r2
 8005594:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	69ba      	ldr	r2, [r7, #24]
 800559a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 80be 	beq.w	8005726 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055aa:	4b66      	ldr	r3, [pc, #408]	; (8005744 <HAL_GPIO_Init+0x324>)
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	4a65      	ldr	r2, [pc, #404]	; (8005744 <HAL_GPIO_Init+0x324>)
 80055b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055b4:	6453      	str	r3, [r2, #68]	; 0x44
 80055b6:	4b63      	ldr	r3, [pc, #396]	; (8005744 <HAL_GPIO_Init+0x324>)
 80055b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055be:	60fb      	str	r3, [r7, #12]
 80055c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80055c2:	4a61      	ldr	r2, [pc, #388]	; (8005748 <HAL_GPIO_Init+0x328>)
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	089b      	lsrs	r3, r3, #2
 80055c8:	3302      	adds	r3, #2
 80055ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	220f      	movs	r2, #15
 80055da:	fa02 f303 	lsl.w	r3, r2, r3
 80055de:	43db      	mvns	r3, r3
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	4013      	ands	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a58      	ldr	r2, [pc, #352]	; (800574c <HAL_GPIO_Init+0x32c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d037      	beq.n	800565e <HAL_GPIO_Init+0x23e>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a57      	ldr	r2, [pc, #348]	; (8005750 <HAL_GPIO_Init+0x330>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d031      	beq.n	800565a <HAL_GPIO_Init+0x23a>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a56      	ldr	r2, [pc, #344]	; (8005754 <HAL_GPIO_Init+0x334>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d02b      	beq.n	8005656 <HAL_GPIO_Init+0x236>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a55      	ldr	r2, [pc, #340]	; (8005758 <HAL_GPIO_Init+0x338>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d025      	beq.n	8005652 <HAL_GPIO_Init+0x232>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a54      	ldr	r2, [pc, #336]	; (800575c <HAL_GPIO_Init+0x33c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d01f      	beq.n	800564e <HAL_GPIO_Init+0x22e>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a53      	ldr	r2, [pc, #332]	; (8005760 <HAL_GPIO_Init+0x340>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d019      	beq.n	800564a <HAL_GPIO_Init+0x22a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a52      	ldr	r2, [pc, #328]	; (8005764 <HAL_GPIO_Init+0x344>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d013      	beq.n	8005646 <HAL_GPIO_Init+0x226>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a51      	ldr	r2, [pc, #324]	; (8005768 <HAL_GPIO_Init+0x348>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d00d      	beq.n	8005642 <HAL_GPIO_Init+0x222>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a50      	ldr	r2, [pc, #320]	; (800576c <HAL_GPIO_Init+0x34c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d007      	beq.n	800563e <HAL_GPIO_Init+0x21e>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a4f      	ldr	r2, [pc, #316]	; (8005770 <HAL_GPIO_Init+0x350>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d101      	bne.n	800563a <HAL_GPIO_Init+0x21a>
 8005636:	2309      	movs	r3, #9
 8005638:	e012      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800563a:	230a      	movs	r3, #10
 800563c:	e010      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800563e:	2308      	movs	r3, #8
 8005640:	e00e      	b.n	8005660 <HAL_GPIO_Init+0x240>
 8005642:	2307      	movs	r3, #7
 8005644:	e00c      	b.n	8005660 <HAL_GPIO_Init+0x240>
 8005646:	2306      	movs	r3, #6
 8005648:	e00a      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800564a:	2305      	movs	r3, #5
 800564c:	e008      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800564e:	2304      	movs	r3, #4
 8005650:	e006      	b.n	8005660 <HAL_GPIO_Init+0x240>
 8005652:	2303      	movs	r3, #3
 8005654:	e004      	b.n	8005660 <HAL_GPIO_Init+0x240>
 8005656:	2302      	movs	r3, #2
 8005658:	e002      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <HAL_GPIO_Init+0x240>
 800565e:	2300      	movs	r3, #0
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	f002 0203 	and.w	r2, r2, #3
 8005666:	0092      	lsls	r2, r2, #2
 8005668:	4093      	lsls	r3, r2
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	4313      	orrs	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005670:	4935      	ldr	r1, [pc, #212]	; (8005748 <HAL_GPIO_Init+0x328>)
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	089b      	lsrs	r3, r3, #2
 8005676:	3302      	adds	r3, #2
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800567e:	4b3d      	ldr	r3, [pc, #244]	; (8005774 <HAL_GPIO_Init+0x354>)
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	43db      	mvns	r3, r3
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	4013      	ands	r3, r2
 800568c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d003      	beq.n	80056a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800569a:	69ba      	ldr	r2, [r7, #24]
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056a2:	4a34      	ldr	r2, [pc, #208]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056a8:	4b32      	ldr	r3, [pc, #200]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	43db      	mvns	r3, r3
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	4013      	ands	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80056c4:	69ba      	ldr	r2, [r7, #24]
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056cc:	4a29      	ldr	r2, [pc, #164]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80056d2:	4b28      	ldr	r3, [pc, #160]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	43db      	mvns	r3, r3
 80056dc:	69ba      	ldr	r2, [r7, #24]
 80056de:	4013      	ands	r3, r2
 80056e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056f6:	4a1f      	ldr	r2, [pc, #124]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056fc:	4b1d      	ldr	r3, [pc, #116]	; (8005774 <HAL_GPIO_Init+0x354>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	43db      	mvns	r3, r3
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	4013      	ands	r3, r2
 800570a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d003      	beq.n	8005720 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	4313      	orrs	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005720:	4a14      	ldr	r2, [pc, #80]	; (8005774 <HAL_GPIO_Init+0x354>)
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	3301      	adds	r3, #1
 800572a:	61fb      	str	r3, [r7, #28]
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	2b0f      	cmp	r3, #15
 8005730:	f67f ae86 	bls.w	8005440 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005734:	bf00      	nop
 8005736:	bf00      	nop
 8005738:	3724      	adds	r7, #36	; 0x24
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	40023800 	.word	0x40023800
 8005748:	40013800 	.word	0x40013800
 800574c:	40020000 	.word	0x40020000
 8005750:	40020400 	.word	0x40020400
 8005754:	40020800 	.word	0x40020800
 8005758:	40020c00 	.word	0x40020c00
 800575c:	40021000 	.word	0x40021000
 8005760:	40021400 	.word	0x40021400
 8005764:	40021800 	.word	0x40021800
 8005768:	40021c00 	.word	0x40021c00
 800576c:	40022000 	.word	0x40022000
 8005770:	40022400 	.word	0x40022400
 8005774:	40013c00 	.word	0x40013c00

08005778 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	460b      	mov	r3, r1
 8005782:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691a      	ldr	r2, [r3, #16]
 8005788:	887b      	ldrh	r3, [r7, #2]
 800578a:	4013      	ands	r3, r2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005790:	2301      	movs	r3, #1
 8005792:	73fb      	strb	r3, [r7, #15]
 8005794:	e001      	b.n	800579a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005796:	2300      	movs	r3, #0
 8005798:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800579a:	7bfb      	ldrb	r3, [r7, #15]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3714      	adds	r7, #20
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	460b      	mov	r3, r1
 80057b2:	807b      	strh	r3, [r7, #2]
 80057b4:	4613      	mov	r3, r2
 80057b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057b8:	787b      	ldrb	r3, [r7, #1]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057be:	887a      	ldrh	r2, [r7, #2]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80057c4:	e003      	b.n	80057ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80057c6:	887b      	ldrh	r3, [r7, #2]
 80057c8:	041a      	lsls	r2, r3, #16
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	619a      	str	r2, [r3, #24]
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
	...

080057dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057e6:	4b08      	ldr	r3, [pc, #32]	; (8005808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057e8:	695a      	ldr	r2, [r3, #20]
 80057ea:	88fb      	ldrh	r3, [r7, #6]
 80057ec:	4013      	ands	r3, r2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d006      	beq.n	8005800 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057f2:	4a05      	ldr	r2, [pc, #20]	; (8005808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057f4:	88fb      	ldrh	r3, [r7, #6]
 80057f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057f8:	88fb      	ldrh	r3, [r7, #6]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fd fd26 	bl	800324c <HAL_GPIO_EXTI_Callback>
  }
}
 8005800:	bf00      	nop
 8005802:	3708      	adds	r7, #8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	40013c00 	.word	0x40013c00

0800580c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e07f      	b.n	800591e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d106      	bne.n	8005838 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7fc fdf2 	bl	800241c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2224      	movs	r2, #36	; 0x24
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f022 0201 	bic.w	r2, r2, #1
 800584e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800585c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800586c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d107      	bne.n	8005886 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689a      	ldr	r2, [r3, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005882:	609a      	str	r2, [r3, #8]
 8005884:	e006      	b.n	8005894 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689a      	ldr	r2, [r3, #8]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005892:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	2b02      	cmp	r3, #2
 800589a:	d104      	bne.n	80058a6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6859      	ldr	r1, [r3, #4]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	4b1d      	ldr	r3, [pc, #116]	; (8005928 <HAL_I2C_Init+0x11c>)
 80058b2:	430b      	orrs	r3, r1
 80058b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691a      	ldr	r2, [r3, #16]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69d9      	ldr	r1, [r3, #28]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1a      	ldr	r2, [r3, #32]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	430a      	orrs	r2, r1
 80058ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0201 	orr.w	r2, r2, #1
 80058fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	02008000 	.word	0x02008000

0800592c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b20      	cmp	r3, #32
 8005940:	d138      	bne.n	80059b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800594c:	2302      	movs	r3, #2
 800594e:	e032      	b.n	80059b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2224      	movs	r2, #36	; 0x24
 800595c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f022 0201 	bic.w	r2, r2, #1
 800596e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800597e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6819      	ldr	r1, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0201 	orr.w	r2, r2, #1
 800599e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	e000      	b.n	80059b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059b4:	2302      	movs	r3, #2
  }
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b20      	cmp	r3, #32
 80059d6:	d139      	bne.n	8005a4c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d101      	bne.n	80059e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80059e2:	2302      	movs	r3, #2
 80059e4:	e033      	b.n	8005a4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2224      	movs	r2, #36	; 0x24
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0201 	bic.w	r2, r2, #1
 8005a04:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a14:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	021b      	lsls	r3, r3, #8
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e000      	b.n	8005a4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a4c:	2302      	movs	r3, #2
  }
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e0bf      	b.n	8005bee <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d106      	bne.n	8005a88 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7fc fe48 	bl	8002718 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	699a      	ldr	r2, [r3, #24]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005a9e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6999      	ldr	r1, [r3, #24]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685a      	ldr	r2, [r3, #4]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ab4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6899      	ldr	r1, [r3, #8]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	4b4a      	ldr	r3, [pc, #296]	; (8005bf8 <HAL_LTDC_Init+0x19c>)
 8005ad0:	400b      	ands	r3, r1
 8005ad2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	041b      	lsls	r3, r3, #16
 8005ada:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6899      	ldr	r1, [r3, #8]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699a      	ldr	r2, [r3, #24]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68d9      	ldr	r1, [r3, #12]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	4b3e      	ldr	r3, [pc, #248]	; (8005bf8 <HAL_LTDC_Init+0x19c>)
 8005afe:	400b      	ands	r3, r1
 8005b00:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	69db      	ldr	r3, [r3, #28]
 8005b06:	041b      	lsls	r3, r3, #16
 8005b08:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68d9      	ldr	r1, [r3, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1a      	ldr	r2, [r3, #32]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	431a      	orrs	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	430a      	orrs	r2, r1
 8005b1e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6919      	ldr	r1, [r3, #16]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	4b33      	ldr	r3, [pc, #204]	; (8005bf8 <HAL_LTDC_Init+0x19c>)
 8005b2c:	400b      	ands	r3, r1
 8005b2e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b34:	041b      	lsls	r3, r3, #16
 8005b36:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6919      	ldr	r1, [r3, #16]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6959      	ldr	r1, [r3, #20]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	4b27      	ldr	r3, [pc, #156]	; (8005bf8 <HAL_LTDC_Init+0x19c>)
 8005b5a:	400b      	ands	r3, r1
 8005b5c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b62:	041b      	lsls	r3, r3, #16
 8005b64:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6959      	ldr	r1, [r3, #20]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	431a      	orrs	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b82:	021b      	lsls	r3, r3, #8
 8005b84:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005b8c:	041b      	lsls	r3, r3, #16
 8005b8e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005b9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0206 	orr.w	r2, r2, #6
 8005bca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699a      	ldr	r2, [r3, #24]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0201 	orr.w	r2, r2, #1
 8005bda:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	f000f800 	.word	0xf000f800

08005bfc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005bfc:	b5b0      	push	{r4, r5, r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d101      	bne.n	8005c16 <HAL_LTDC_ConfigLayer+0x1a>
 8005c12:	2302      	movs	r3, #2
 8005c14:	e02c      	b.n	8005c70 <HAL_LTDC_ConfigLayer+0x74>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2202      	movs	r2, #2
 8005c22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2134      	movs	r1, #52	; 0x34
 8005c2c:	fb01 f303 	mul.w	r3, r1, r3
 8005c30:	4413      	add	r3, r2
 8005c32:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	4614      	mov	r4, r2
 8005c3a:	461d      	mov	r5, r3
 8005c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f811 	bl	8005c78 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bdb0      	pop	{r4, r5, r7, pc}

08005c78 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b089      	sub	sp, #36	; 0x24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	0c1b      	lsrs	r3, r3, #16
 8005c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c94:	4413      	add	r3, r2
 8005c96:	041b      	lsls	r3, r3, #16
 8005c98:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	01db      	lsls	r3, r3, #7
 8005ca4:	4413      	add	r3, r2
 8005ca6:	3384      	adds	r3, #132	; 0x84
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	4611      	mov	r1, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	01d2      	lsls	r2, r2, #7
 8005cb4:	440a      	add	r2, r1
 8005cb6:	3284      	adds	r2, #132	; 0x84
 8005cb8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005cbc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	0c1b      	lsrs	r3, r3, #16
 8005cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005cce:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005cd0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	01db      	lsls	r3, r3, #7
 8005cdc:	440b      	add	r3, r1
 8005cde:	3384      	adds	r3, #132	; 0x84
 8005ce0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005ce6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	68da      	ldr	r2, [r3, #12]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005cf6:	4413      	add	r3, r2
 8005cf8:	041b      	lsls	r3, r3, #16
 8005cfa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	01db      	lsls	r3, r3, #7
 8005d06:	4413      	add	r3, r2
 8005d08:	3384      	adds	r3, #132	; 0x84
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	6812      	ldr	r2, [r2, #0]
 8005d10:	4611      	mov	r1, r2
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	01d2      	lsls	r2, r2, #7
 8005d16:	440a      	add	r2, r1
 8005d18:	3284      	adds	r2, #132	; 0x84
 8005d1a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005d1e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d2e:	4413      	add	r3, r2
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4619      	mov	r1, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	01db      	lsls	r3, r3, #7
 8005d3c:	440b      	add	r3, r1
 8005d3e:	3384      	adds	r3, #132	; 0x84
 8005d40:	4619      	mov	r1, r3
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	01db      	lsls	r3, r3, #7
 8005d52:	4413      	add	r3, r2
 8005d54:	3384      	adds	r3, #132	; 0x84
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	6812      	ldr	r2, [r2, #0]
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	01d2      	lsls	r2, r2, #7
 8005d62:	440a      	add	r2, r1
 8005d64:	3284      	adds	r2, #132	; 0x84
 8005d66:	f023 0307 	bic.w	r3, r3, #7
 8005d6a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	461a      	mov	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	01db      	lsls	r3, r3, #7
 8005d76:	4413      	add	r3, r2
 8005d78:	3384      	adds	r3, #132	; 0x84
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005d92:	041b      	lsls	r3, r3, #16
 8005d94:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	061b      	lsls	r3, r3, #24
 8005d9c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	461a      	mov	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	01db      	lsls	r3, r3, #7
 8005da8:	4413      	add	r3, r2
 8005daa:	3384      	adds	r3, #132	; 0x84
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	461a      	mov	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	01db      	lsls	r3, r3, #7
 8005db8:	4413      	add	r3, r2
 8005dba:	3384      	adds	r3, #132	; 0x84
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005dc8:	461a      	mov	r2, r3
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	431a      	orrs	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	01db      	lsls	r3, r3, #7
 8005ddc:	440b      	add	r3, r1
 8005dde:	3384      	adds	r3, #132	; 0x84
 8005de0:	4619      	mov	r1, r3
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	01db      	lsls	r3, r3, #7
 8005df2:	4413      	add	r3, r2
 8005df4:	3384      	adds	r3, #132	; 0x84
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	01d2      	lsls	r2, r2, #7
 8005e02:	440a      	add	r2, r1
 8005e04:	3284      	adds	r2, #132	; 0x84
 8005e06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e0a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	01db      	lsls	r3, r3, #7
 8005e16:	4413      	add	r3, r2
 8005e18:	3384      	adds	r3, #132	; 0x84
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	01db      	lsls	r3, r3, #7
 8005e2c:	4413      	add	r3, r2
 8005e2e:	3384      	adds	r3, #132	; 0x84
 8005e30:	69da      	ldr	r2, [r3, #28]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4619      	mov	r1, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	01db      	lsls	r3, r3, #7
 8005e3c:	440b      	add	r3, r1
 8005e3e:	3384      	adds	r3, #132	; 0x84
 8005e40:	4619      	mov	r1, r3
 8005e42:	4b58      	ldr	r3, [pc, #352]	; (8005fa4 <LTDC_SetConfig+0x32c>)
 8005e44:	4013      	ands	r3, r2
 8005e46:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	69da      	ldr	r2, [r3, #28]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	68f9      	ldr	r1, [r7, #12]
 8005e52:	6809      	ldr	r1, [r1, #0]
 8005e54:	4608      	mov	r0, r1
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	01c9      	lsls	r1, r1, #7
 8005e5a:	4401      	add	r1, r0
 8005e5c:	3184      	adds	r1, #132	; 0x84
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	01db      	lsls	r3, r3, #7
 8005e6c:	4413      	add	r3, r2
 8005e6e:	3384      	adds	r3, #132	; 0x84
 8005e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	461a      	mov	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	01db      	lsls	r3, r3, #7
 8005e7c:	4413      	add	r3, r2
 8005e7e:	3384      	adds	r3, #132	; 0x84
 8005e80:	461a      	mov	r2, r3
 8005e82:	2300      	movs	r3, #0
 8005e84:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	01db      	lsls	r3, r3, #7
 8005e90:	4413      	add	r3, r2
 8005e92:	3384      	adds	r3, #132	; 0x84
 8005e94:	461a      	mov	r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d102      	bne.n	8005eaa <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	61fb      	str	r3, [r7, #28]
 8005ea8:	e01b      	b.n	8005ee2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d102      	bne.n	8005eb8 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	e014      	b.n	8005ee2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d00b      	beq.n	8005ed8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d007      	beq.n	8005ed8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ecc:	2b03      	cmp	r3, #3
 8005ece:	d003      	beq.n	8005ed8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ed4:	2b07      	cmp	r3, #7
 8005ed6:	d102      	bne.n	8005ede <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8005ed8:	2302      	movs	r3, #2
 8005eda:	61fb      	str	r3, [r7, #28]
 8005edc:	e001      	b.n	8005ee2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	01db      	lsls	r3, r3, #7
 8005eec:	4413      	add	r3, r2
 8005eee:	3384      	adds	r3, #132	; 0x84
 8005ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	6812      	ldr	r2, [r2, #0]
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	01d2      	lsls	r2, r2, #7
 8005efc:	440a      	add	r2, r1
 8005efe:	3284      	adds	r2, #132	; 0x84
 8005f00:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005f04:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0a:	69fa      	ldr	r2, [r7, #28]
 8005f0c:	fb02 f303 	mul.w	r3, r2, r3
 8005f10:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	6859      	ldr	r1, [r3, #4]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	1acb      	subs	r3, r1, r3
 8005f1c:	69f9      	ldr	r1, [r7, #28]
 8005f1e:	fb01 f303 	mul.w	r3, r1, r3
 8005f22:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005f24:	68f9      	ldr	r1, [r7, #12]
 8005f26:	6809      	ldr	r1, [r1, #0]
 8005f28:	4608      	mov	r0, r1
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	01c9      	lsls	r1, r1, #7
 8005f2e:	4401      	add	r1, r0
 8005f30:	3184      	adds	r1, #132	; 0x84
 8005f32:	4313      	orrs	r3, r2
 8005f34:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	01db      	lsls	r3, r3, #7
 8005f40:	4413      	add	r3, r2
 8005f42:	3384      	adds	r3, #132	; 0x84
 8005f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	01db      	lsls	r3, r3, #7
 8005f50:	440b      	add	r3, r1
 8005f52:	3384      	adds	r3, #132	; 0x84
 8005f54:	4619      	mov	r1, r3
 8005f56:	4b14      	ldr	r3, [pc, #80]	; (8005fa8 <LTDC_SetConfig+0x330>)
 8005f58:	4013      	ands	r3, r2
 8005f5a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	461a      	mov	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	01db      	lsls	r3, r3, #7
 8005f66:	4413      	add	r3, r2
 8005f68:	3384      	adds	r3, #132	; 0x84
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f70:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	01db      	lsls	r3, r3, #7
 8005f7c:	4413      	add	r3, r2
 8005f7e:	3384      	adds	r3, #132	; 0x84
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	4611      	mov	r1, r2
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	01d2      	lsls	r2, r2, #7
 8005f8c:	440a      	add	r2, r1
 8005f8e:	3284      	adds	r2, #132	; 0x84
 8005f90:	f043 0301 	orr.w	r3, r3, #1
 8005f94:	6013      	str	r3, [r2, #0]
}
 8005f96:	bf00      	nop
 8005f98:	3724      	adds	r7, #36	; 0x24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	fffff8f8 	.word	0xfffff8f8
 8005fa8:	fffff800 	.word	0xfffff800

08005fac <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                            DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	e001      	b.n	8005fc6 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8005fc2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d102      	bne.n	8005fd8 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8005fd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005fd6:	e000      	b.n	8005fda <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8005fd8:	2200      	movs	r2, #0
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d102      	bne.n	8005fec <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8005fe6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005fea:	e000      	b.n	8005fee <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8005fec:	2200      	movs	r2, #0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ff6:	1e5a      	subs	r2, r3, #1
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006004:	4413      	add	r3, r2
 8006006:	1e5a      	subs	r2, r3, #1
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006014:	441a      	add	r2, r3
                                   VidCfg->VerticalActive - 1U;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800601a:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 800601c:	1e5a      	subs	r2, r3, #1
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602a:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8006030:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006036:	4413      	add	r3, r2
 8006038:	1e5a      	subs	r2, r3, #1
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006050:	4b05      	ldr	r3, [pc, #20]	; (8006068 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a04      	ldr	r2, [pc, #16]	; (8006068 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800605a:	6013      	str	r3, [r2, #0]
}
 800605c:	bf00      	nop
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40007000 	.word	0x40007000

0800606c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006072:	2300      	movs	r3, #0
 8006074:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006076:	4b23      	ldr	r3, [pc, #140]	; (8006104 <HAL_PWREx_EnableOverDrive+0x98>)
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	4a22      	ldr	r2, [pc, #136]	; (8006104 <HAL_PWREx_EnableOverDrive+0x98>)
 800607c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006080:	6413      	str	r3, [r2, #64]	; 0x40
 8006082:	4b20      	ldr	r3, [pc, #128]	; (8006104 <HAL_PWREx_EnableOverDrive+0x98>)
 8006084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800608e:	4b1e      	ldr	r3, [pc, #120]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1d      	ldr	r2, [pc, #116]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006098:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800609a:	f7fd fad3 	bl	8003644 <HAL_GetTick>
 800609e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80060a0:	e009      	b.n	80060b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80060a2:	f7fd facf 	bl	8003644 <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060b0:	d901      	bls.n	80060b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e022      	b.n	80060fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80060b6:	4b14      	ldr	r3, [pc, #80]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060c2:	d1ee      	bne.n	80060a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80060c4:	4b10      	ldr	r3, [pc, #64]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a0f      	ldr	r2, [pc, #60]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060d0:	f7fd fab8 	bl	8003644 <HAL_GetTick>
 80060d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060d6:	e009      	b.n	80060ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80060d8:	f7fd fab4 	bl	8003644 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060e6:	d901      	bls.n	80060ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e007      	b.n	80060fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060ec:	4b06      	ldr	r3, [pc, #24]	; (8006108 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80060f8:	d1ee      	bne.n	80060d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3708      	adds	r7, #8
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	40023800 	.word	0x40023800
 8006108:	40007000 	.word	0x40007000

0800610c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b086      	sub	sp, #24
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006114:	2300      	movs	r3, #0
 8006116:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e29b      	b.n	800665a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 8087 	beq.w	800623e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006130:	4b96      	ldr	r3, [pc, #600]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f003 030c 	and.w	r3, r3, #12
 8006138:	2b04      	cmp	r3, #4
 800613a:	d00c      	beq.n	8006156 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800613c:	4b93      	ldr	r3, [pc, #588]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f003 030c 	and.w	r3, r3, #12
 8006144:	2b08      	cmp	r3, #8
 8006146:	d112      	bne.n	800616e <HAL_RCC_OscConfig+0x62>
 8006148:	4b90      	ldr	r3, [pc, #576]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006150:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006154:	d10b      	bne.n	800616e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006156:	4b8d      	ldr	r3, [pc, #564]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d06c      	beq.n	800623c <HAL_RCC_OscConfig+0x130>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d168      	bne.n	800623c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e275      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006176:	d106      	bne.n	8006186 <HAL_RCC_OscConfig+0x7a>
 8006178:	4b84      	ldr	r3, [pc, #528]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a83      	ldr	r2, [pc, #524]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800617e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	e02e      	b.n	80061e4 <HAL_RCC_OscConfig+0xd8>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d10c      	bne.n	80061a8 <HAL_RCC_OscConfig+0x9c>
 800618e:	4b7f      	ldr	r3, [pc, #508]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a7e      	ldr	r2, [pc, #504]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006194:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006198:	6013      	str	r3, [r2, #0]
 800619a:	4b7c      	ldr	r3, [pc, #496]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a7b      	ldr	r2, [pc, #492]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061a4:	6013      	str	r3, [r2, #0]
 80061a6:	e01d      	b.n	80061e4 <HAL_RCC_OscConfig+0xd8>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061b0:	d10c      	bne.n	80061cc <HAL_RCC_OscConfig+0xc0>
 80061b2:	4b76      	ldr	r3, [pc, #472]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a75      	ldr	r2, [pc, #468]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061bc:	6013      	str	r3, [r2, #0]
 80061be:	4b73      	ldr	r3, [pc, #460]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a72      	ldr	r2, [pc, #456]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061c8:	6013      	str	r3, [r2, #0]
 80061ca:	e00b      	b.n	80061e4 <HAL_RCC_OscConfig+0xd8>
 80061cc:	4b6f      	ldr	r3, [pc, #444]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a6e      	ldr	r2, [pc, #440]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	4b6c      	ldr	r3, [pc, #432]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a6b      	ldr	r2, [pc, #428]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80061de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d013      	beq.n	8006214 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ec:	f7fd fa2a 	bl	8003644 <HAL_GetTick>
 80061f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061f4:	f7fd fa26 	bl	8003644 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b64      	cmp	r3, #100	; 0x64
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e229      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006206:	4b61      	ldr	r3, [pc, #388]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0f0      	beq.n	80061f4 <HAL_RCC_OscConfig+0xe8>
 8006212:	e014      	b.n	800623e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006214:	f7fd fa16 	bl	8003644 <HAL_GetTick>
 8006218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800621c:	f7fd fa12 	bl	8003644 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b64      	cmp	r3, #100	; 0x64
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e215      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800622e:	4b57      	ldr	r3, [pc, #348]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1f0      	bne.n	800621c <HAL_RCC_OscConfig+0x110>
 800623a:	e000      	b.n	800623e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800623c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b00      	cmp	r3, #0
 8006248:	d069      	beq.n	800631e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800624a:	4b50      	ldr	r3, [pc, #320]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f003 030c 	and.w	r3, r3, #12
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006256:	4b4d      	ldr	r3, [pc, #308]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 030c 	and.w	r3, r3, #12
 800625e:	2b08      	cmp	r3, #8
 8006260:	d11c      	bne.n	800629c <HAL_RCC_OscConfig+0x190>
 8006262:	4b4a      	ldr	r3, [pc, #296]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d116      	bne.n	800629c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800626e:	4b47      	ldr	r3, [pc, #284]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d005      	beq.n	8006286 <HAL_RCC_OscConfig+0x17a>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	2b01      	cmp	r3, #1
 8006280:	d001      	beq.n	8006286 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e1e9      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006286:	4b41      	ldr	r3, [pc, #260]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	493d      	ldr	r1, [pc, #244]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006296:	4313      	orrs	r3, r2
 8006298:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800629a:	e040      	b.n	800631e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d023      	beq.n	80062ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062a4:	4b39      	ldr	r3, [pc, #228]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a38      	ldr	r2, [pc, #224]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062aa:	f043 0301 	orr.w	r3, r3, #1
 80062ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b0:	f7fd f9c8 	bl	8003644 <HAL_GetTick>
 80062b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062b6:	e008      	b.n	80062ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062b8:	f7fd f9c4 	bl	8003644 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d901      	bls.n	80062ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e1c7      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062ca:	4b30      	ldr	r3, [pc, #192]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0f0      	beq.n	80062b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062d6:	4b2d      	ldr	r3, [pc, #180]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	00db      	lsls	r3, r3, #3
 80062e4:	4929      	ldr	r1, [pc, #164]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	600b      	str	r3, [r1, #0]
 80062ea:	e018      	b.n	800631e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062ec:	4b27      	ldr	r3, [pc, #156]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a26      	ldr	r2, [pc, #152]	; (800638c <HAL_RCC_OscConfig+0x280>)
 80062f2:	f023 0301 	bic.w	r3, r3, #1
 80062f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f8:	f7fd f9a4 	bl	8003644 <HAL_GetTick>
 80062fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006300:	f7fd f9a0 	bl	8003644 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e1a3      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006312:	4b1e      	ldr	r3, [pc, #120]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1f0      	bne.n	8006300 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0308 	and.w	r3, r3, #8
 8006326:	2b00      	cmp	r3, #0
 8006328:	d038      	beq.n	800639c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	695b      	ldr	r3, [r3, #20]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d019      	beq.n	8006366 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006332:	4b16      	ldr	r3, [pc, #88]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006336:	4a15      	ldr	r2, [pc, #84]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006338:	f043 0301 	orr.w	r3, r3, #1
 800633c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800633e:	f7fd f981 	bl	8003644 <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006344:	e008      	b.n	8006358 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006346:	f7fd f97d 	bl	8003644 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d901      	bls.n	8006358 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e180      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006358:	4b0c      	ldr	r3, [pc, #48]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800635a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0f0      	beq.n	8006346 <HAL_RCC_OscConfig+0x23a>
 8006364:	e01a      	b.n	800639c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006366:	4b09      	ldr	r3, [pc, #36]	; (800638c <HAL_RCC_OscConfig+0x280>)
 8006368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800636a:	4a08      	ldr	r2, [pc, #32]	; (800638c <HAL_RCC_OscConfig+0x280>)
 800636c:	f023 0301 	bic.w	r3, r3, #1
 8006370:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006372:	f7fd f967 	bl	8003644 <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006378:	e00a      	b.n	8006390 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800637a:	f7fd f963 	bl	8003644 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	2b02      	cmp	r3, #2
 8006386:	d903      	bls.n	8006390 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e166      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
 800638c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006390:	4b92      	ldr	r3, [pc, #584]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006392:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006394:	f003 0302 	and.w	r3, r3, #2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1ee      	bne.n	800637a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0304 	and.w	r3, r3, #4
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 80a4 	beq.w	80064f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063aa:	4b8c      	ldr	r3, [pc, #560]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80063ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10d      	bne.n	80063d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80063b6:	4b89      	ldr	r3, [pc, #548]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	4a88      	ldr	r2, [pc, #544]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80063bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063c0:	6413      	str	r3, [r2, #64]	; 0x40
 80063c2:	4b86      	ldr	r3, [pc, #536]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80063c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ca:	60bb      	str	r3, [r7, #8]
 80063cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063ce:	2301      	movs	r3, #1
 80063d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063d2:	4b83      	ldr	r3, [pc, #524]	; (80065e0 <HAL_RCC_OscConfig+0x4d4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d118      	bne.n	8006410 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80063de:	4b80      	ldr	r3, [pc, #512]	; (80065e0 <HAL_RCC_OscConfig+0x4d4>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a7f      	ldr	r2, [pc, #508]	; (80065e0 <HAL_RCC_OscConfig+0x4d4>)
 80063e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063ea:	f7fd f92b 	bl	8003644 <HAL_GetTick>
 80063ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063f0:	e008      	b.n	8006404 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063f2:	f7fd f927 	bl	8003644 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	2b64      	cmp	r3, #100	; 0x64
 80063fe:	d901      	bls.n	8006404 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e12a      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006404:	4b76      	ldr	r3, [pc, #472]	; (80065e0 <HAL_RCC_OscConfig+0x4d4>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800640c:	2b00      	cmp	r3, #0
 800640e:	d0f0      	beq.n	80063f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d106      	bne.n	8006426 <HAL_RCC_OscConfig+0x31a>
 8006418:	4b70      	ldr	r3, [pc, #448]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800641a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800641c:	4a6f      	ldr	r2, [pc, #444]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800641e:	f043 0301 	orr.w	r3, r3, #1
 8006422:	6713      	str	r3, [r2, #112]	; 0x70
 8006424:	e02d      	b.n	8006482 <HAL_RCC_OscConfig+0x376>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d10c      	bne.n	8006448 <HAL_RCC_OscConfig+0x33c>
 800642e:	4b6b      	ldr	r3, [pc, #428]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006432:	4a6a      	ldr	r2, [pc, #424]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006434:	f023 0301 	bic.w	r3, r3, #1
 8006438:	6713      	str	r3, [r2, #112]	; 0x70
 800643a:	4b68      	ldr	r3, [pc, #416]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800643c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800643e:	4a67      	ldr	r2, [pc, #412]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006440:	f023 0304 	bic.w	r3, r3, #4
 8006444:	6713      	str	r3, [r2, #112]	; 0x70
 8006446:	e01c      	b.n	8006482 <HAL_RCC_OscConfig+0x376>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	2b05      	cmp	r3, #5
 800644e:	d10c      	bne.n	800646a <HAL_RCC_OscConfig+0x35e>
 8006450:	4b62      	ldr	r3, [pc, #392]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006454:	4a61      	ldr	r2, [pc, #388]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006456:	f043 0304 	orr.w	r3, r3, #4
 800645a:	6713      	str	r3, [r2, #112]	; 0x70
 800645c:	4b5f      	ldr	r3, [pc, #380]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	4a5e      	ldr	r2, [pc, #376]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006462:	f043 0301 	orr.w	r3, r3, #1
 8006466:	6713      	str	r3, [r2, #112]	; 0x70
 8006468:	e00b      	b.n	8006482 <HAL_RCC_OscConfig+0x376>
 800646a:	4b5c      	ldr	r3, [pc, #368]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800646c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646e:	4a5b      	ldr	r2, [pc, #364]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006470:	f023 0301 	bic.w	r3, r3, #1
 8006474:	6713      	str	r3, [r2, #112]	; 0x70
 8006476:	4b59      	ldr	r3, [pc, #356]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647a:	4a58      	ldr	r2, [pc, #352]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800647c:	f023 0304 	bic.w	r3, r3, #4
 8006480:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d015      	beq.n	80064b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800648a:	f7fd f8db 	bl	8003644 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006490:	e00a      	b.n	80064a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006492:	f7fd f8d7 	bl	8003644 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	f241 3288 	movw	r2, #5000	; 0x1388
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e0d8      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064a8:	4b4c      	ldr	r3, [pc, #304]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80064aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0ee      	beq.n	8006492 <HAL_RCC_OscConfig+0x386>
 80064b4:	e014      	b.n	80064e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b6:	f7fd f8c5 	bl	8003644 <HAL_GetTick>
 80064ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064bc:	e00a      	b.n	80064d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064be:	f7fd f8c1 	bl	8003644 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e0c2      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064d4:	4b41      	ldr	r3, [pc, #260]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80064d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1ee      	bne.n	80064be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80064e0:	7dfb      	ldrb	r3, [r7, #23]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d105      	bne.n	80064f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064e6:	4b3d      	ldr	r3, [pc, #244]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	4a3c      	ldr	r2, [pc, #240]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80064ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f000 80ae 	beq.w	8006658 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80064fc:	4b37      	ldr	r3, [pc, #220]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f003 030c 	and.w	r3, r3, #12
 8006504:	2b08      	cmp	r3, #8
 8006506:	d06d      	beq.n	80065e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d14b      	bne.n	80065a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006510:	4b32      	ldr	r3, [pc, #200]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a31      	ldr	r2, [pc, #196]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006516:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800651a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651c:	f7fd f892 	bl	8003644 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006522:	e008      	b.n	8006536 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006524:	f7fd f88e 	bl	8003644 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b02      	cmp	r3, #2
 8006530:	d901      	bls.n	8006536 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e091      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006536:	4b29      	ldr	r3, [pc, #164]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1f0      	bne.n	8006524 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	69da      	ldr	r2, [r3, #28]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	431a      	orrs	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	019b      	lsls	r3, r3, #6
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006558:	085b      	lsrs	r3, r3, #1
 800655a:	3b01      	subs	r3, #1
 800655c:	041b      	lsls	r3, r3, #16
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006564:	061b      	lsls	r3, r3, #24
 8006566:	431a      	orrs	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656c:	071b      	lsls	r3, r3, #28
 800656e:	491b      	ldr	r1, [pc, #108]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006570:	4313      	orrs	r3, r2
 8006572:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006574:	4b19      	ldr	r3, [pc, #100]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a18      	ldr	r2, [pc, #96]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800657a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800657e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fd f860 	bl	8003644 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006588:	f7fd f85c 	bl	8003644 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e05f      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800659a:	4b10      	ldr	r3, [pc, #64]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0f0      	beq.n	8006588 <HAL_RCC_OscConfig+0x47c>
 80065a6:	e057      	b.n	8006658 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a8:	4b0c      	ldr	r3, [pc, #48]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a0b      	ldr	r2, [pc, #44]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80065ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b4:	f7fd f846 	bl	8003644 <HAL_GetTick>
 80065b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065bc:	f7fd f842 	bl	8003644 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e045      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ce:	4b03      	ldr	r3, [pc, #12]	; (80065dc <HAL_RCC_OscConfig+0x4d0>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1f0      	bne.n	80065bc <HAL_RCC_OscConfig+0x4b0>
 80065da:	e03d      	b.n	8006658 <HAL_RCC_OscConfig+0x54c>
 80065dc:	40023800 	.word	0x40023800
 80065e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80065e4:	4b1f      	ldr	r3, [pc, #124]	; (8006664 <HAL_RCC_OscConfig+0x558>)
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d030      	beq.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d129      	bne.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800660a:	429a      	cmp	r2, r3
 800660c:	d122      	bne.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006614:	4013      	ands	r3, r2
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800661a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800661c:	4293      	cmp	r3, r2
 800661e:	d119      	bne.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662a:	085b      	lsrs	r3, r3, #1
 800662c:	3b01      	subs	r3, #1
 800662e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006630:	429a      	cmp	r2, r3
 8006632:	d10f      	bne.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800663e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006640:	429a      	cmp	r2, r3
 8006642:	d107      	bne.n	8006654 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006650:	429a      	cmp	r2, r3
 8006652:	d001      	beq.n	8006658 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3718      	adds	r7, #24
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	40023800 	.word	0x40023800

08006668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006672:	2300      	movs	r3, #0
 8006674:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e0d0      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006680:	4b6a      	ldr	r3, [pc, #424]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 030f 	and.w	r3, r3, #15
 8006688:	683a      	ldr	r2, [r7, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d910      	bls.n	80066b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800668e:	4b67      	ldr	r3, [pc, #412]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f023 020f 	bic.w	r2, r3, #15
 8006696:	4965      	ldr	r1, [pc, #404]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	4313      	orrs	r3, r2
 800669c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800669e:	4b63      	ldr	r3, [pc, #396]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 030f 	and.w	r3, r3, #15
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d001      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e0b8      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d020      	beq.n	80066fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0304 	and.w	r3, r3, #4
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066c8:	4b59      	ldr	r3, [pc, #356]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	4a58      	ldr	r2, [pc, #352]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80066d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d005      	beq.n	80066ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066e0:	4b53      	ldr	r3, [pc, #332]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	4a52      	ldr	r2, [pc, #328]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80066ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066ec:	4b50      	ldr	r3, [pc, #320]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	494d      	ldr	r1, [pc, #308]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	2b00      	cmp	r3, #0
 8006708:	d040      	beq.n	800678c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d107      	bne.n	8006722 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006712:	4b47      	ldr	r3, [pc, #284]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d115      	bne.n	800674a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e07f      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b02      	cmp	r3, #2
 8006728:	d107      	bne.n	800673a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800672a:	4b41      	ldr	r3, [pc, #260]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d109      	bne.n	800674a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e073      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800673a:	4b3d      	ldr	r3, [pc, #244]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 0302 	and.w	r3, r3, #2
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e06b      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800674a:	4b39      	ldr	r3, [pc, #228]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f023 0203 	bic.w	r2, r3, #3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	4936      	ldr	r1, [pc, #216]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 8006758:	4313      	orrs	r3, r2
 800675a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800675c:	f7fc ff72 	bl	8003644 <HAL_GetTick>
 8006760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006762:	e00a      	b.n	800677a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006764:	f7fc ff6e 	bl	8003644 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006772:	4293      	cmp	r3, r2
 8006774:	d901      	bls.n	800677a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e053      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677a:	4b2d      	ldr	r3, [pc, #180]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f003 020c 	and.w	r2, r3, #12
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	429a      	cmp	r2, r3
 800678a:	d1eb      	bne.n	8006764 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800678c:	4b27      	ldr	r3, [pc, #156]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 030f 	and.w	r3, r3, #15
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	429a      	cmp	r2, r3
 8006798:	d210      	bcs.n	80067bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800679a:	4b24      	ldr	r3, [pc, #144]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f023 020f 	bic.w	r2, r3, #15
 80067a2:	4922      	ldr	r1, [pc, #136]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067aa:	4b20      	ldr	r3, [pc, #128]	; (800682c <HAL_RCC_ClockConfig+0x1c4>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 030f 	and.w	r3, r3, #15
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d001      	beq.n	80067bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e032      	b.n	8006822 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0304 	and.w	r3, r3, #4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d008      	beq.n	80067da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067c8:	4b19      	ldr	r3, [pc, #100]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	4916      	ldr	r1, [pc, #88]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0308 	and.w	r3, r3, #8
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d009      	beq.n	80067fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80067e6:	4b12      	ldr	r3, [pc, #72]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	00db      	lsls	r3, r3, #3
 80067f4:	490e      	ldr	r1, [pc, #56]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80067fa:	f000 f821 	bl	8006840 <HAL_RCC_GetSysClockFreq>
 80067fe:	4602      	mov	r2, r0
 8006800:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <HAL_RCC_ClockConfig+0x1c8>)
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	091b      	lsrs	r3, r3, #4
 8006806:	f003 030f 	and.w	r3, r3, #15
 800680a:	490a      	ldr	r1, [pc, #40]	; (8006834 <HAL_RCC_ClockConfig+0x1cc>)
 800680c:	5ccb      	ldrb	r3, [r1, r3]
 800680e:	fa22 f303 	lsr.w	r3, r2, r3
 8006812:	4a09      	ldr	r2, [pc, #36]	; (8006838 <HAL_RCC_ClockConfig+0x1d0>)
 8006814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006816:	4b09      	ldr	r3, [pc, #36]	; (800683c <HAL_RCC_ClockConfig+0x1d4>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4618      	mov	r0, r3
 800681c:	f7fc fc74 	bl	8003108 <HAL_InitTick>

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	40023c00 	.word	0x40023c00
 8006830:	40023800 	.word	0x40023800
 8006834:	0800ee28 	.word	0x0800ee28
 8006838:	20000020 	.word	0x20000020
 800683c:	20000024 	.word	0x20000024

08006840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006844:	b090      	sub	sp, #64	; 0x40
 8006846:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006848:	2300      	movs	r3, #0
 800684a:	637b      	str	r3, [r7, #52]	; 0x34
 800684c:	2300      	movs	r3, #0
 800684e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006850:	2300      	movs	r3, #0
 8006852:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8006854:	2300      	movs	r3, #0
 8006856:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006858:	4b59      	ldr	r3, [pc, #356]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f003 030c 	and.w	r3, r3, #12
 8006860:	2b08      	cmp	r3, #8
 8006862:	d00d      	beq.n	8006880 <HAL_RCC_GetSysClockFreq+0x40>
 8006864:	2b08      	cmp	r3, #8
 8006866:	f200 80a1 	bhi.w	80069ac <HAL_RCC_GetSysClockFreq+0x16c>
 800686a:	2b00      	cmp	r3, #0
 800686c:	d002      	beq.n	8006874 <HAL_RCC_GetSysClockFreq+0x34>
 800686e:	2b04      	cmp	r3, #4
 8006870:	d003      	beq.n	800687a <HAL_RCC_GetSysClockFreq+0x3a>
 8006872:	e09b      	b.n	80069ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006874:	4b53      	ldr	r3, [pc, #332]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006876:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006878:	e09b      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800687a:	4b53      	ldr	r3, [pc, #332]	; (80069c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800687c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800687e:	e098      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006880:	4b4f      	ldr	r3, [pc, #316]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006888:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800688a:	4b4d      	ldr	r3, [pc, #308]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d028      	beq.n	80068e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006896:	4b4a      	ldr	r3, [pc, #296]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	099b      	lsrs	r3, r3, #6
 800689c:	2200      	movs	r2, #0
 800689e:	623b      	str	r3, [r7, #32]
 80068a0:	627a      	str	r2, [r7, #36]	; 0x24
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80068a8:	2100      	movs	r1, #0
 80068aa:	4b47      	ldr	r3, [pc, #284]	; (80069c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80068ac:	fb03 f201 	mul.w	r2, r3, r1
 80068b0:	2300      	movs	r3, #0
 80068b2:	fb00 f303 	mul.w	r3, r0, r3
 80068b6:	4413      	add	r3, r2
 80068b8:	4a43      	ldr	r2, [pc, #268]	; (80069c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80068ba:	fba0 1202 	umull	r1, r2, r0, r2
 80068be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068c0:	460a      	mov	r2, r1
 80068c2:	62ba      	str	r2, [r7, #40]	; 0x28
 80068c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068c6:	4413      	add	r3, r2
 80068c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068cc:	2200      	movs	r2, #0
 80068ce:	61bb      	str	r3, [r7, #24]
 80068d0:	61fa      	str	r2, [r7, #28]
 80068d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80068da:	f7f9 fd01 	bl	80002e0 <__aeabi_uldivmod>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4613      	mov	r3, r2
 80068e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068e6:	e053      	b.n	8006990 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068e8:	4b35      	ldr	r3, [pc, #212]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	099b      	lsrs	r3, r3, #6
 80068ee:	2200      	movs	r2, #0
 80068f0:	613b      	str	r3, [r7, #16]
 80068f2:	617a      	str	r2, [r7, #20]
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80068fa:	f04f 0b00 	mov.w	fp, #0
 80068fe:	4652      	mov	r2, sl
 8006900:	465b      	mov	r3, fp
 8006902:	f04f 0000 	mov.w	r0, #0
 8006906:	f04f 0100 	mov.w	r1, #0
 800690a:	0159      	lsls	r1, r3, #5
 800690c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006910:	0150      	lsls	r0, r2, #5
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	ebb2 080a 	subs.w	r8, r2, sl
 800691a:	eb63 090b 	sbc.w	r9, r3, fp
 800691e:	f04f 0200 	mov.w	r2, #0
 8006922:	f04f 0300 	mov.w	r3, #0
 8006926:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800692a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800692e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006932:	ebb2 0408 	subs.w	r4, r2, r8
 8006936:	eb63 0509 	sbc.w	r5, r3, r9
 800693a:	f04f 0200 	mov.w	r2, #0
 800693e:	f04f 0300 	mov.w	r3, #0
 8006942:	00eb      	lsls	r3, r5, #3
 8006944:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006948:	00e2      	lsls	r2, r4, #3
 800694a:	4614      	mov	r4, r2
 800694c:	461d      	mov	r5, r3
 800694e:	eb14 030a 	adds.w	r3, r4, sl
 8006952:	603b      	str	r3, [r7, #0]
 8006954:	eb45 030b 	adc.w	r3, r5, fp
 8006958:	607b      	str	r3, [r7, #4]
 800695a:	f04f 0200 	mov.w	r2, #0
 800695e:	f04f 0300 	mov.w	r3, #0
 8006962:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006966:	4629      	mov	r1, r5
 8006968:	028b      	lsls	r3, r1, #10
 800696a:	4621      	mov	r1, r4
 800696c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006970:	4621      	mov	r1, r4
 8006972:	028a      	lsls	r2, r1, #10
 8006974:	4610      	mov	r0, r2
 8006976:	4619      	mov	r1, r3
 8006978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800697a:	2200      	movs	r2, #0
 800697c:	60bb      	str	r3, [r7, #8]
 800697e:	60fa      	str	r2, [r7, #12]
 8006980:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006984:	f7f9 fcac 	bl	80002e0 <__aeabi_uldivmod>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	4613      	mov	r3, r2
 800698e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006990:	4b0b      	ldr	r3, [pc, #44]	; (80069c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	0c1b      	lsrs	r3, r3, #16
 8006996:	f003 0303 	and.w	r3, r3, #3
 800699a:	3301      	adds	r3, #1
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80069a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80069aa:	e002      	b.n	80069b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069ac:	4b05      	ldr	r3, [pc, #20]	; (80069c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80069ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80069b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3740      	adds	r7, #64	; 0x40
 80069b8:	46bd      	mov	sp, r7
 80069ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069be:	bf00      	nop
 80069c0:	40023800 	.word	0x40023800
 80069c4:	00f42400 	.word	0x00f42400
 80069c8:	017d7840 	.word	0x017d7840

080069cc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069cc:	b480      	push	{r7}
 80069ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069d0:	4b03      	ldr	r3, [pc, #12]	; (80069e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80069d2:	681b      	ldr	r3, [r3, #0]
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	20000020 	.word	0x20000020

080069e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069e8:	f7ff fff0 	bl	80069cc <HAL_RCC_GetHCLKFreq>
 80069ec:	4602      	mov	r2, r0
 80069ee:	4b05      	ldr	r3, [pc, #20]	; (8006a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	0a9b      	lsrs	r3, r3, #10
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	4903      	ldr	r1, [pc, #12]	; (8006a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069fa:	5ccb      	ldrb	r3, [r1, r3]
 80069fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40023800 	.word	0x40023800
 8006a08:	0800ee38 	.word	0x0800ee38

08006a0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	220f      	movs	r2, #15
 8006a1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006a1c:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <HAL_RCC_GetClockConfig+0x5c>)
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f003 0203 	and.w	r2, r3, #3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006a28:	4b0f      	ldr	r3, [pc, #60]	; (8006a68 <HAL_RCC_GetClockConfig+0x5c>)
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a34:	4b0c      	ldr	r3, [pc, #48]	; (8006a68 <HAL_RCC_GetClockConfig+0x5c>)
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006a40:	4b09      	ldr	r3, [pc, #36]	; (8006a68 <HAL_RCC_GetClockConfig+0x5c>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	08db      	lsrs	r3, r3, #3
 8006a46:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a4e:	4b07      	ldr	r3, [pc, #28]	; (8006a6c <HAL_RCC_GetClockConfig+0x60>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 020f 	and.w	r2, r3, #15
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	601a      	str	r2, [r3, #0]
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	40023800 	.word	0x40023800
 8006a6c:	40023c00 	.word	0x40023c00

08006a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006a80:	2300      	movs	r3, #0
 8006a82:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006a84:	2300      	movs	r3, #0
 8006a86:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d012      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a98:	4b69      	ldr	r3, [pc, #420]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	4a68      	ldr	r2, [pc, #416]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a9e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006aa2:	6093      	str	r3, [r2, #8]
 8006aa4:	4b66      	ldr	r3, [pc, #408]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006aa6:	689a      	ldr	r2, [r3, #8]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aac:	4964      	ldr	r1, [pc, #400]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006aba:	2301      	movs	r3, #1
 8006abc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d017      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006aca:	4b5d      	ldr	r3, [pc, #372]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ad0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad8:	4959      	ldr	r1, [pc, #356]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ae8:	d101      	bne.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006aea:	2301      	movs	r3, #1
 8006aec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006af6:	2301      	movs	r3, #1
 8006af8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d017      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006b06:	4b4e      	ldr	r3, [pc, #312]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	494a      	ldr	r1, [pc, #296]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b24:	d101      	bne.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006b26:	2301      	movs	r3, #1
 8006b28:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006b32:	2301      	movs	r3, #1
 8006b34:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006b42:	2301      	movs	r3, #1
 8006b44:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f000 808b 	beq.w	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b54:	4b3a      	ldr	r3, [pc, #232]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b58:	4a39      	ldr	r2, [pc, #228]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8006b60:	4b37      	ldr	r3, [pc, #220]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b68:	60bb      	str	r3, [r7, #8]
 8006b6a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006b6c:	4b35      	ldr	r3, [pc, #212]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a34      	ldr	r2, [pc, #208]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b78:	f7fc fd64 	bl	8003644 <HAL_GetTick>
 8006b7c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006b7e:	e008      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b80:	f7fc fd60 	bl	8003644 <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	2b64      	cmp	r3, #100	; 0x64
 8006b8c:	d901      	bls.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e38f      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006b92:	4b2c      	ldr	r3, [pc, #176]	; (8006c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0f0      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b9e:	4b28      	ldr	r3, [pc, #160]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ba6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d035      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d02e      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bbc:	4b20      	ldr	r3, [pc, #128]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bc4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bc6:	4b1e      	ldr	r3, [pc, #120]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bca:	4a1d      	ldr	r2, [pc, #116]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bd0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006bd2:	4b1b      	ldr	r3, [pc, #108]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd6:	4a1a      	ldr	r2, [pc, #104]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006bde:	4a18      	ldr	r2, [pc, #96]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006be4:	4b16      	ldr	r3, [pc, #88]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d114      	bne.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bf0:	f7fc fd28 	bl	8003644 <HAL_GetTick>
 8006bf4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bf6:	e00a      	b.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bf8:	f7fc fd24 	bl	8003644 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e351      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c0e:	4b0c      	ldr	r3, [pc, #48]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c12:	f003 0302 	and.w	r3, r3, #2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d0ee      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c26:	d111      	bne.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006c28:	4b05      	ldr	r3, [pc, #20]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006c34:	4b04      	ldr	r3, [pc, #16]	; (8006c48 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006c36:	400b      	ands	r3, r1
 8006c38:	4901      	ldr	r1, [pc, #4]	; (8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	608b      	str	r3, [r1, #8]
 8006c3e:	e00b      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006c40:	40023800 	.word	0x40023800
 8006c44:	40007000 	.word	0x40007000
 8006c48:	0ffffcff 	.word	0x0ffffcff
 8006c4c:	4bac      	ldr	r3, [pc, #688]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	4aab      	ldr	r2, [pc, #684]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c52:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006c56:	6093      	str	r3, [r2, #8]
 8006c58:	4ba9      	ldr	r3, [pc, #676]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c64:	49a6      	ldr	r1, [pc, #664]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0310 	and.w	r3, r3, #16
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d010      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c76:	4ba2      	ldr	r3, [pc, #648]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c7c:	4aa0      	ldr	r2, [pc, #640]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c82:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006c86:	4b9e      	ldr	r3, [pc, #632]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c88:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c90:	499b      	ldr	r1, [pc, #620]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00a      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ca4:	4b96      	ldr	r3, [pc, #600]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006caa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cb2:	4993      	ldr	r1, [pc, #588]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006cc6:	4b8e      	ldr	r3, [pc, #568]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ccc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cd4:	498a      	ldr	r1, [pc, #552]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00a      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ce8:	4b85      	ldr	r3, [pc, #532]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf6:	4982      	ldr	r1, [pc, #520]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d0a:	4b7d      	ldr	r3, [pc, #500]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d10:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d18:	4979      	ldr	r1, [pc, #484]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00a      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d2c:	4b74      	ldr	r3, [pc, #464]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d32:	f023 0203 	bic.w	r2, r3, #3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d3a:	4971      	ldr	r1, [pc, #452]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00a      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d4e:	4b6c      	ldr	r3, [pc, #432]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d54:	f023 020c 	bic.w	r2, r3, #12
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d5c:	4968      	ldr	r1, [pc, #416]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00a      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006d70:	4b63      	ldr	r3, [pc, #396]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d76:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d7e:	4960      	ldr	r1, [pc, #384]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00a      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d92:	4b5b      	ldr	r3, [pc, #364]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d98:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006da0:	4957      	ldr	r1, [pc, #348]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00a      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006db4:	4b52      	ldr	r3, [pc, #328]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc2:	494f      	ldr	r1, [pc, #316]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00a      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006dd6:	4b4a      	ldr	r3, [pc, #296]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ddc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de4:	4946      	ldr	r1, [pc, #280]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00a      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006df8:	4b41      	ldr	r3, [pc, #260]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e06:	493e      	ldr	r1, [pc, #248]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00a      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006e1a:	4b39      	ldr	r3, [pc, #228]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e28:	4935      	ldr	r1, [pc, #212]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00a      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006e3c:	4b30      	ldr	r3, [pc, #192]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e42:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e4a:	492d      	ldr	r1, [pc, #180]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d011      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006e5e:	4b28      	ldr	r3, [pc, #160]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e64:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e6c:	4924      	ldr	r1, [pc, #144]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e7c:	d101      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0308 	and.w	r3, r3, #8
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d001      	beq.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00a      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e9e:	4b18      	ldr	r3, [pc, #96]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ea4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006eac:	4914      	ldr	r1, [pc, #80]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00b      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006ec0:	4b0f      	ldr	r3, [pc, #60]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ec6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ed0:	490b      	ldr	r1, [pc, #44]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d00f      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006ee4:	4b06      	ldr	r3, [pc, #24]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ef4:	4902      	ldr	r1, [pc, #8]	; (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006efc:	e002      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006efe:	bf00      	nop
 8006f00:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00b      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f10:	4b8a      	ldr	r3, [pc, #552]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f16:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f20:	4986      	ldr	r1, [pc, #536]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f22:	4313      	orrs	r3, r2
 8006f24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00b      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006f34:	4b81      	ldr	r3, [pc, #516]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f3a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f44:	497d      	ldr	r1, [pc, #500]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f46:	4313      	orrs	r3, r2
 8006f48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d006      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 80d6 	beq.w	800710c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006f60:	4b76      	ldr	r3, [pc, #472]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a75      	ldr	r2, [pc, #468]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006f6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f6c:	f7fc fb6a 	bl	8003644 <HAL_GetTick>
 8006f70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f72:	e008      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f74:	f7fc fb66 	bl	8003644 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	2b64      	cmp	r3, #100	; 0x64
 8006f80:	d901      	bls.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e195      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f86:	4b6d      	ldr	r3, [pc, #436]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f0      	bne.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d021      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d11d      	bne.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006fa6:	4b65      	ldr	r3, [pc, #404]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fac:	0c1b      	lsrs	r3, r3, #16
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006fb4:	4b61      	ldr	r3, [pc, #388]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fba:	0e1b      	lsrs	r3, r3, #24
 8006fbc:	f003 030f 	and.w	r3, r3, #15
 8006fc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	019a      	lsls	r2, r3, #6
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	041b      	lsls	r3, r3, #16
 8006fcc:	431a      	orrs	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	061b      	lsls	r3, r3, #24
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	071b      	lsls	r3, r3, #28
 8006fda:	4958      	ldr	r1, [pc, #352]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d004      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ff6:	d00a      	beq.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007000:	2b00      	cmp	r3, #0
 8007002:	d02e      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800700c:	d129      	bne.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800700e:	4b4b      	ldr	r3, [pc, #300]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007014:	0c1b      	lsrs	r3, r3, #16
 8007016:	f003 0303 	and.w	r3, r3, #3
 800701a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800701c:	4b47      	ldr	r3, [pc, #284]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800701e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007022:	0f1b      	lsrs	r3, r3, #28
 8007024:	f003 0307 	and.w	r3, r3, #7
 8007028:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	019a      	lsls	r2, r3, #6
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	041b      	lsls	r3, r3, #16
 8007034:	431a      	orrs	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	061b      	lsls	r3, r3, #24
 800703c:	431a      	orrs	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	071b      	lsls	r3, r3, #28
 8007042:	493e      	ldr	r1, [pc, #248]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007044:	4313      	orrs	r3, r2
 8007046:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800704a:	4b3c      	ldr	r3, [pc, #240]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800704c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007050:	f023 021f 	bic.w	r2, r3, #31
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007058:	3b01      	subs	r3, #1
 800705a:	4938      	ldr	r1, [pc, #224]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800705c:	4313      	orrs	r3, r2
 800705e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d01d      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800706e:	4b33      	ldr	r3, [pc, #204]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007074:	0e1b      	lsrs	r3, r3, #24
 8007076:	f003 030f 	and.w	r3, r3, #15
 800707a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800707c:	4b2f      	ldr	r3, [pc, #188]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800707e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007082:	0f1b      	lsrs	r3, r3, #28
 8007084:	f003 0307 	and.w	r3, r3, #7
 8007088:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	019a      	lsls	r2, r3, #6
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	041b      	lsls	r3, r3, #16
 8007096:	431a      	orrs	r2, r3
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	061b      	lsls	r3, r3, #24
 800709c:	431a      	orrs	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	071b      	lsls	r3, r3, #28
 80070a2:	4926      	ldr	r1, [pc, #152]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d011      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	019a      	lsls	r2, r3, #6
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	041b      	lsls	r3, r3, #16
 80070c2:	431a      	orrs	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	061b      	lsls	r3, r3, #24
 80070ca:	431a      	orrs	r2, r3
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	071b      	lsls	r3, r3, #28
 80070d2:	491a      	ldr	r1, [pc, #104]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80070d4:	4313      	orrs	r3, r2
 80070d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80070da:	4b18      	ldr	r3, [pc, #96]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a17      	ldr	r2, [pc, #92]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80070e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80070e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070e6:	f7fc faad 	bl	8003644 <HAL_GetTick>
 80070ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070ec:	e008      	b.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070ee:	f7fc faa9 	bl	8003644 <HAL_GetTick>
 80070f2:	4602      	mov	r2, r0
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	2b64      	cmp	r3, #100	; 0x64
 80070fa:	d901      	bls.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e0d8      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007100:	4b0e      	ldr	r3, [pc, #56]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d0f0      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	2b01      	cmp	r3, #1
 8007110:	f040 80ce 	bne.w	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007114:	4b09      	ldr	r3, [pc, #36]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a08      	ldr	r2, [pc, #32]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800711a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800711e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007120:	f7fc fa90 	bl	8003644 <HAL_GetTick>
 8007124:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007126:	e00b      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007128:	f7fc fa8c 	bl	8003644 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b64      	cmp	r3, #100	; 0x64
 8007134:	d904      	bls.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e0bb      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800713a:	bf00      	nop
 800713c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007140:	4b5e      	ldr	r3, [pc, #376]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800714c:	d0ec      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d003      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715e:	2b00      	cmp	r3, #0
 8007160:	d009      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800716a:	2b00      	cmp	r3, #0
 800716c:	d02e      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	2b00      	cmp	r3, #0
 8007174:	d12a      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007176:	4b51      	ldr	r3, [pc, #324]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800717c:	0c1b      	lsrs	r3, r3, #16
 800717e:	f003 0303 	and.w	r3, r3, #3
 8007182:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007184:	4b4d      	ldr	r3, [pc, #308]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800718a:	0f1b      	lsrs	r3, r3, #28
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	019a      	lsls	r2, r3, #6
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	041b      	lsls	r3, r3, #16
 800719c:	431a      	orrs	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	061b      	lsls	r3, r3, #24
 80071a4:	431a      	orrs	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	071b      	lsls	r3, r3, #28
 80071aa:	4944      	ldr	r1, [pc, #272]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80071b2:	4b42      	ldr	r3, [pc, #264]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80071b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071b8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c0:	3b01      	subs	r3, #1
 80071c2:	021b      	lsls	r3, r3, #8
 80071c4:	493d      	ldr	r1, [pc, #244]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d022      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071e0:	d11d      	bne.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80071e2:	4b36      	ldr	r3, [pc, #216]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80071e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071e8:	0e1b      	lsrs	r3, r3, #24
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80071f0:	4b32      	ldr	r3, [pc, #200]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80071f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f6:	0f1b      	lsrs	r3, r3, #28
 80071f8:	f003 0307 	and.w	r3, r3, #7
 80071fc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	695b      	ldr	r3, [r3, #20]
 8007202:	019a      	lsls	r2, r3, #6
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6a1b      	ldr	r3, [r3, #32]
 8007208:	041b      	lsls	r3, r3, #16
 800720a:	431a      	orrs	r2, r3
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	061b      	lsls	r3, r3, #24
 8007210:	431a      	orrs	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	071b      	lsls	r3, r3, #28
 8007216:	4929      	ldr	r1, [pc, #164]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007218:	4313      	orrs	r3, r2
 800721a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0308 	and.w	r3, r3, #8
 8007226:	2b00      	cmp	r3, #0
 8007228:	d028      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800722a:	4b24      	ldr	r3, [pc, #144]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800722c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007230:	0e1b      	lsrs	r3, r3, #24
 8007232:	f003 030f 	and.w	r3, r3, #15
 8007236:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007238:	4b20      	ldr	r3, [pc, #128]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800723a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723e:	0c1b      	lsrs	r3, r3, #16
 8007240:	f003 0303 	and.w	r3, r3, #3
 8007244:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	019a      	lsls	r2, r3, #6
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	041b      	lsls	r3, r3, #16
 8007250:	431a      	orrs	r2, r3
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	061b      	lsls	r3, r3, #24
 8007256:	431a      	orrs	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	69db      	ldr	r3, [r3, #28]
 800725c:	071b      	lsls	r3, r3, #28
 800725e:	4917      	ldr	r1, [pc, #92]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007260:	4313      	orrs	r3, r2
 8007262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007266:	4b15      	ldr	r3, [pc, #84]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007268:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800726c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007274:	4911      	ldr	r1, [pc, #68]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007276:	4313      	orrs	r3, r2
 8007278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800727c:	4b0f      	ldr	r3, [pc, #60]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a0e      	ldr	r2, [pc, #56]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007286:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007288:	f7fc f9dc 	bl	8003644 <HAL_GetTick>
 800728c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800728e:	e008      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007290:	f7fc f9d8 	bl	8003644 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b64      	cmp	r3, #100	; 0x64
 800729c:	d901      	bls.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e007      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80072a2:	4b06      	ldr	r3, [pc, #24]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072ae:	d1ef      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3720      	adds	r7, #32
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	40023800 	.word	0x40023800

080072c0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e025      	b.n	8007320 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d106      	bne.n	80072ee <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f7fa fcd7 	bl	8001c9c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2202      	movs	r2, #2
 80072f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	3304      	adds	r3, #4
 80072fe:	4619      	mov	r1, r3
 8007300:	4610      	mov	r0, r2
 8007302:	f000 ffa3 	bl	800824c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6818      	ldr	r0, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	461a      	mov	r2, r3
 8007310:	6839      	ldr	r1, [r7, #0]
 8007312:	f000 fff7 	bl	8008304 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b086      	sub	sp, #24
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800733a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800733c:	7dfb      	ldrb	r3, [r7, #23]
 800733e:	2b02      	cmp	r3, #2
 8007340:	d101      	bne.n	8007346 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8007342:	2302      	movs	r3, #2
 8007344:	e021      	b.n	800738a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d002      	beq.n	8007352 <HAL_SDRAM_SendCommand+0x2a>
 800734c:	7dfb      	ldrb	r3, [r7, #23]
 800734e:	2b05      	cmp	r3, #5
 8007350:	d118      	bne.n	8007384 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2202      	movs	r2, #2
 8007356:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	68b9      	ldr	r1, [r7, #8]
 8007362:	4618      	mov	r0, r3
 8007364:	f001 f838 	bl	80083d8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2b02      	cmp	r3, #2
 800736e:	d104      	bne.n	800737a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2205      	movs	r2, #5
 8007374:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007378:	e006      	b.n	8007388 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007382:	e001      	b.n	8007388 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e000      	b.n	800738a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3718      	adds	r7, #24
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b02      	cmp	r3, #2
 80073a6:	d101      	bne.n	80073ac <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80073a8:	2302      	movs	r3, #2
 80073aa:	e016      	b.n	80073da <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d10f      	bne.n	80073d8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2202      	movs	r2, #2
 80073bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6839      	ldr	r1, [r7, #0]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f001 f82a 	bl	8008420 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	e000      	b.n	80073da <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b082      	sub	sp, #8
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e049      	b.n	8007488 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d106      	bne.n	800740e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f841 	bl	8007490 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2202      	movs	r2, #2
 8007412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	3304      	adds	r3, #4
 800741e:	4619      	mov	r1, r3
 8007420:	4610      	mov	r0, r2
 8007422:	f000 fb69 	bl	8007af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2201      	movs	r2, #1
 8007432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2201      	movs	r2, #1
 800744a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2201      	movs	r2, #1
 8007452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007498:	bf00      	nop
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d001      	beq.n	80074bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e054      	b.n	8007566 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2202      	movs	r2, #2
 80074c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68da      	ldr	r2, [r3, #12]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0201 	orr.w	r2, r2, #1
 80074d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a26      	ldr	r2, [pc, #152]	; (8007574 <HAL_TIM_Base_Start_IT+0xd0>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d022      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074e6:	d01d      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a22      	ldr	r2, [pc, #136]	; (8007578 <HAL_TIM_Base_Start_IT+0xd4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d018      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a21      	ldr	r2, [pc, #132]	; (800757c <HAL_TIM_Base_Start_IT+0xd8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d013      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a1f      	ldr	r2, [pc, #124]	; (8007580 <HAL_TIM_Base_Start_IT+0xdc>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d00e      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a1e      	ldr	r2, [pc, #120]	; (8007584 <HAL_TIM_Base_Start_IT+0xe0>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d009      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a1c      	ldr	r2, [pc, #112]	; (8007588 <HAL_TIM_Base_Start_IT+0xe4>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d004      	beq.n	8007524 <HAL_TIM_Base_Start_IT+0x80>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a1b      	ldr	r2, [pc, #108]	; (800758c <HAL_TIM_Base_Start_IT+0xe8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d115      	bne.n	8007550 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689a      	ldr	r2, [r3, #8]
 800752a:	4b19      	ldr	r3, [pc, #100]	; (8007590 <HAL_TIM_Base_Start_IT+0xec>)
 800752c:	4013      	ands	r3, r2
 800752e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2b06      	cmp	r3, #6
 8007534:	d015      	beq.n	8007562 <HAL_TIM_Base_Start_IT+0xbe>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800753c:	d011      	beq.n	8007562 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f042 0201 	orr.w	r2, r2, #1
 800754c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800754e:	e008      	b.n	8007562 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 0201 	orr.w	r2, r2, #1
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	e000      	b.n	8007564 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007562:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40010000 	.word	0x40010000
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800
 8007580:	40000c00 	.word	0x40000c00
 8007584:	40010400 	.word	0x40010400
 8007588:	40014000 	.word	0x40014000
 800758c:	40001800 	.word	0x40001800
 8007590:	00010007 	.word	0x00010007

08007594 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e049      	b.n	800763a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d106      	bne.n	80075c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7fb ff96 	bl	80034ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	3304      	adds	r3, #4
 80075d0:	4619      	mov	r1, r3
 80075d2:	4610      	mov	r0, r2
 80075d4:	f000 fa90 	bl	8007af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b082      	sub	sp, #8
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	f003 0302 	and.w	r3, r3, #2
 8007654:	2b02      	cmp	r3, #2
 8007656:	d122      	bne.n	800769e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f003 0302 	and.w	r3, r3, #2
 8007662:	2b02      	cmp	r3, #2
 8007664:	d11b      	bne.n	800769e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f06f 0202 	mvn.w	r2, #2
 800766e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	f003 0303 	and.w	r3, r3, #3
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 fa19 	bl	8007abc <HAL_TIM_IC_CaptureCallback>
 800768a:	e005      	b.n	8007698 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 fa0b 	bl	8007aa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 fa1c 	bl	8007ad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	f003 0304 	and.w	r3, r3, #4
 80076a8:	2b04      	cmp	r3, #4
 80076aa:	d122      	bne.n	80076f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	f003 0304 	and.w	r3, r3, #4
 80076b6:	2b04      	cmp	r3, #4
 80076b8:	d11b      	bne.n	80076f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f06f 0204 	mvn.w	r2, #4
 80076c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	699b      	ldr	r3, [r3, #24]
 80076d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d003      	beq.n	80076e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 f9ef 	bl	8007abc <HAL_TIM_IC_CaptureCallback>
 80076de:	e005      	b.n	80076ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f000 f9e1 	bl	8007aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f9f2 	bl	8007ad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	f003 0308 	and.w	r3, r3, #8
 80076fc:	2b08      	cmp	r3, #8
 80076fe:	d122      	bne.n	8007746 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f003 0308 	and.w	r3, r3, #8
 800770a:	2b08      	cmp	r3, #8
 800770c:	d11b      	bne.n	8007746 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f06f 0208 	mvn.w	r2, #8
 8007716:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2204      	movs	r2, #4
 800771c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	69db      	ldr	r3, [r3, #28]
 8007724:	f003 0303 	and.w	r3, r3, #3
 8007728:	2b00      	cmp	r3, #0
 800772a:	d003      	beq.n	8007734 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 f9c5 	bl	8007abc <HAL_TIM_IC_CaptureCallback>
 8007732:	e005      	b.n	8007740 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f9b7 	bl	8007aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f9c8 	bl	8007ad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	691b      	ldr	r3, [r3, #16]
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b10      	cmp	r3, #16
 8007752:	d122      	bne.n	800779a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f003 0310 	and.w	r3, r3, #16
 800775e:	2b10      	cmp	r3, #16
 8007760:	d11b      	bne.n	800779a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f06f 0210 	mvn.w	r2, #16
 800776a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2208      	movs	r2, #8
 8007770:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800777c:	2b00      	cmp	r3, #0
 800777e:	d003      	beq.n	8007788 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f99b 	bl	8007abc <HAL_TIM_IC_CaptureCallback>
 8007786:	e005      	b.n	8007794 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f98d 	bl	8007aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f99e 	bl	8007ad0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d10e      	bne.n	80077c6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d107      	bne.n	80077c6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f06f 0201 	mvn.w	r2, #1
 80077be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f7fb f967 	bl	8002a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077d0:	2b80      	cmp	r3, #128	; 0x80
 80077d2:	d10e      	bne.n	80077f2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077de:	2b80      	cmp	r3, #128	; 0x80
 80077e0:	d107      	bne.n	80077f2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 fd19 	bl	8008224 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	691b      	ldr	r3, [r3, #16]
 80077f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007800:	d10e      	bne.n	8007820 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800780c:	2b80      	cmp	r3, #128	; 0x80
 800780e:	d107      	bne.n	8007820 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 fd0c 	bl	8008238 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800782a:	2b40      	cmp	r3, #64	; 0x40
 800782c:	d10e      	bne.n	800784c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007838:	2b40      	cmp	r3, #64	; 0x40
 800783a:	d107      	bne.n	800784c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f94c 	bl	8007ae4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	f003 0320 	and.w	r3, r3, #32
 8007856:	2b20      	cmp	r3, #32
 8007858:	d10e      	bne.n	8007878 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	f003 0320 	and.w	r3, r3, #32
 8007864:	2b20      	cmp	r3, #32
 8007866:	d107      	bne.n	8007878 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f06f 0220 	mvn.w	r2, #32
 8007870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fccc 	bl	8008210 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007878:	bf00      	nop
 800787a:	3708      	adds	r7, #8
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b086      	sub	sp, #24
 8007884:	af00      	add	r7, sp, #0
 8007886:	60f8      	str	r0, [r7, #12]
 8007888:	60b9      	str	r1, [r7, #8]
 800788a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800788c:	2300      	movs	r3, #0
 800788e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007896:	2b01      	cmp	r3, #1
 8007898:	d101      	bne.n	800789e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800789a:	2302      	movs	r3, #2
 800789c:	e0ff      	b.n	8007a9e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2201      	movs	r2, #1
 80078a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b14      	cmp	r3, #20
 80078aa:	f200 80f0 	bhi.w	8007a8e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80078ae:	a201      	add	r2, pc, #4	; (adr r2, 80078b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80078b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b4:	08007909 	.word	0x08007909
 80078b8:	08007a8f 	.word	0x08007a8f
 80078bc:	08007a8f 	.word	0x08007a8f
 80078c0:	08007a8f 	.word	0x08007a8f
 80078c4:	08007949 	.word	0x08007949
 80078c8:	08007a8f 	.word	0x08007a8f
 80078cc:	08007a8f 	.word	0x08007a8f
 80078d0:	08007a8f 	.word	0x08007a8f
 80078d4:	0800798b 	.word	0x0800798b
 80078d8:	08007a8f 	.word	0x08007a8f
 80078dc:	08007a8f 	.word	0x08007a8f
 80078e0:	08007a8f 	.word	0x08007a8f
 80078e4:	080079cb 	.word	0x080079cb
 80078e8:	08007a8f 	.word	0x08007a8f
 80078ec:	08007a8f 	.word	0x08007a8f
 80078f0:	08007a8f 	.word	0x08007a8f
 80078f4:	08007a0d 	.word	0x08007a0d
 80078f8:	08007a8f 	.word	0x08007a8f
 80078fc:	08007a8f 	.word	0x08007a8f
 8007900:	08007a8f 	.word	0x08007a8f
 8007904:	08007a4d 	.word	0x08007a4d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68b9      	ldr	r1, [r7, #8]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 f992 	bl	8007c38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	699a      	ldr	r2, [r3, #24]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0208 	orr.w	r2, r2, #8
 8007922:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	699a      	ldr	r2, [r3, #24]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0204 	bic.w	r2, r2, #4
 8007932:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	6999      	ldr	r1, [r3, #24]
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	691a      	ldr	r2, [r3, #16]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	430a      	orrs	r2, r1
 8007944:	619a      	str	r2, [r3, #24]
      break;
 8007946:	e0a5      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68b9      	ldr	r1, [r7, #8]
 800794e:	4618      	mov	r0, r3
 8007950:	f000 f9e4 	bl	8007d1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	699a      	ldr	r2, [r3, #24]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	699a      	ldr	r2, [r3, #24]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6999      	ldr	r1, [r3, #24]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	021a      	lsls	r2, r3, #8
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	430a      	orrs	r2, r1
 8007986:	619a      	str	r2, [r3, #24]
      break;
 8007988:	e084      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68b9      	ldr	r1, [r7, #8]
 8007990:	4618      	mov	r0, r3
 8007992:	f000 fa3b 	bl	8007e0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69da      	ldr	r2, [r3, #28]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f042 0208 	orr.w	r2, r2, #8
 80079a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	69da      	ldr	r2, [r3, #28]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0204 	bic.w	r2, r2, #4
 80079b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69d9      	ldr	r1, [r3, #28]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	691a      	ldr	r2, [r3, #16]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	61da      	str	r2, [r3, #28]
      break;
 80079c8:	e064      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68b9      	ldr	r1, [r7, #8]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f000 fa91 	bl	8007ef8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	69da      	ldr	r2, [r3, #28]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69da      	ldr	r2, [r3, #28]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	69d9      	ldr	r1, [r3, #28]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	021a      	lsls	r2, r3, #8
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	430a      	orrs	r2, r1
 8007a08:	61da      	str	r2, [r3, #28]
      break;
 8007a0a:	e043      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68b9      	ldr	r1, [r7, #8]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 fac8 	bl	8007fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0208 	orr.w	r2, r2, #8
 8007a26:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 0204 	bic.w	r2, r2, #4
 8007a36:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	691a      	ldr	r2, [r3, #16]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007a4a:	e023      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68b9      	ldr	r1, [r7, #8]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fafa 	bl	800804c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a66:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a76:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	021a      	lsls	r2, r3, #8
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007a8c:	e002      	b.n	8007a94 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	75fb      	strb	r3, [r7, #23]
      break;
 8007a92:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3718      	adds	r7, #24
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop

08007aa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a40      	ldr	r2, [pc, #256]	; (8007c0c <TIM_Base_SetConfig+0x114>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d013      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b16:	d00f      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a3d      	ldr	r2, [pc, #244]	; (8007c10 <TIM_Base_SetConfig+0x118>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d00b      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a3c      	ldr	r2, [pc, #240]	; (8007c14 <TIM_Base_SetConfig+0x11c>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d007      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a3b      	ldr	r2, [pc, #236]	; (8007c18 <TIM_Base_SetConfig+0x120>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d003      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a3a      	ldr	r2, [pc, #232]	; (8007c1c <TIM_Base_SetConfig+0x124>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d108      	bne.n	8007b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a2f      	ldr	r2, [pc, #188]	; (8007c0c <TIM_Base_SetConfig+0x114>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d02b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b58:	d027      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a2c      	ldr	r2, [pc, #176]	; (8007c10 <TIM_Base_SetConfig+0x118>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d023      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a2b      	ldr	r2, [pc, #172]	; (8007c14 <TIM_Base_SetConfig+0x11c>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d01f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a2a      	ldr	r2, [pc, #168]	; (8007c18 <TIM_Base_SetConfig+0x120>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d01b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a29      	ldr	r2, [pc, #164]	; (8007c1c <TIM_Base_SetConfig+0x124>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d017      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a28      	ldr	r2, [pc, #160]	; (8007c20 <TIM_Base_SetConfig+0x128>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d013      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a27      	ldr	r2, [pc, #156]	; (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d00f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a26      	ldr	r2, [pc, #152]	; (8007c28 <TIM_Base_SetConfig+0x130>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d00b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a25      	ldr	r2, [pc, #148]	; (8007c2c <TIM_Base_SetConfig+0x134>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d007      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a24      	ldr	r2, [pc, #144]	; (8007c30 <TIM_Base_SetConfig+0x138>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d003      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a23      	ldr	r2, [pc, #140]	; (8007c34 <TIM_Base_SetConfig+0x13c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d108      	bne.n	8007bbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a0a      	ldr	r2, [pc, #40]	; (8007c0c <TIM_Base_SetConfig+0x114>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d003      	beq.n	8007bf0 <TIM_Base_SetConfig+0xf8>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a0c      	ldr	r2, [pc, #48]	; (8007c1c <TIM_Base_SetConfig+0x124>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d103      	bne.n	8007bf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	691a      	ldr	r2, [r3, #16]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	615a      	str	r2, [r3, #20]
}
 8007bfe:	bf00      	nop
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	40010000 	.word	0x40010000
 8007c10:	40000400 	.word	0x40000400
 8007c14:	40000800 	.word	0x40000800
 8007c18:	40000c00 	.word	0x40000c00
 8007c1c:	40010400 	.word	0x40010400
 8007c20:	40014000 	.word	0x40014000
 8007c24:	40014400 	.word	0x40014400
 8007c28:	40014800 	.word	0x40014800
 8007c2c:	40001800 	.word	0x40001800
 8007c30:	40001c00 	.word	0x40001c00
 8007c34:	40002000 	.word	0x40002000

08007c38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	f023 0201 	bic.w	r2, r3, #1
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4b2b      	ldr	r3, [pc, #172]	; (8007d10 <TIM_OC1_SetConfig+0xd8>)
 8007c64:	4013      	ands	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0303 	bic.w	r3, r3, #3
 8007c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f023 0302 	bic.w	r3, r3, #2
 8007c80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a21      	ldr	r2, [pc, #132]	; (8007d14 <TIM_OC1_SetConfig+0xdc>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d003      	beq.n	8007c9c <TIM_OC1_SetConfig+0x64>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a20      	ldr	r2, [pc, #128]	; (8007d18 <TIM_OC1_SetConfig+0xe0>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d10c      	bne.n	8007cb6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f023 0308 	bic.w	r3, r3, #8
 8007ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	697a      	ldr	r2, [r7, #20]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f023 0304 	bic.w	r3, r3, #4
 8007cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a16      	ldr	r2, [pc, #88]	; (8007d14 <TIM_OC1_SetConfig+0xdc>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d003      	beq.n	8007cc6 <TIM_OC1_SetConfig+0x8e>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	4a15      	ldr	r2, [pc, #84]	; (8007d18 <TIM_OC1_SetConfig+0xe0>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d111      	bne.n	8007cea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ccc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	699b      	ldr	r3, [r3, #24]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	693a      	ldr	r2, [r7, #16]
 8007cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	685a      	ldr	r2, [r3, #4]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	697a      	ldr	r2, [r7, #20]
 8007d02:	621a      	str	r2, [r3, #32]
}
 8007d04:	bf00      	nop
 8007d06:	371c      	adds	r7, #28
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr
 8007d10:	fffeff8f 	.word	0xfffeff8f
 8007d14:	40010000 	.word	0x40010000
 8007d18:	40010400 	.word	0x40010400

08007d1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b087      	sub	sp, #28
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	f023 0210 	bic.w	r2, r3, #16
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	4b2e      	ldr	r3, [pc, #184]	; (8007e00 <TIM_OC2_SetConfig+0xe4>)
 8007d48:	4013      	ands	r3, r2
 8007d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	021b      	lsls	r3, r3, #8
 8007d5a:	68fa      	ldr	r2, [r7, #12]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	f023 0320 	bic.w	r3, r3, #32
 8007d66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	011b      	lsls	r3, r3, #4
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a23      	ldr	r2, [pc, #140]	; (8007e04 <TIM_OC2_SetConfig+0xe8>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d003      	beq.n	8007d84 <TIM_OC2_SetConfig+0x68>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a22      	ldr	r2, [pc, #136]	; (8007e08 <TIM_OC2_SetConfig+0xec>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d10d      	bne.n	8007da0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	011b      	lsls	r3, r3, #4
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a18      	ldr	r2, [pc, #96]	; (8007e04 <TIM_OC2_SetConfig+0xe8>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d003      	beq.n	8007db0 <TIM_OC2_SetConfig+0x94>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a17      	ldr	r2, [pc, #92]	; (8007e08 <TIM_OC2_SetConfig+0xec>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d113      	bne.n	8007dd8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007db6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	699b      	ldr	r3, [r3, #24]
 8007dd0:	009b      	lsls	r3, r3, #2
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	685a      	ldr	r2, [r3, #4]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	621a      	str	r2, [r3, #32]
}
 8007df2:	bf00      	nop
 8007df4:	371c      	adds	r7, #28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	feff8fff 	.word	0xfeff8fff
 8007e04:	40010000 	.word	0x40010000
 8007e08:	40010400 	.word	0x40010400

08007e0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6a1b      	ldr	r3, [r3, #32]
 8007e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	69db      	ldr	r3, [r3, #28]
 8007e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	4b2d      	ldr	r3, [pc, #180]	; (8007eec <TIM_OC3_SetConfig+0xe0>)
 8007e38:	4013      	ands	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0303 	bic.w	r3, r3, #3
 8007e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	021b      	lsls	r3, r3, #8
 8007e5c:	697a      	ldr	r2, [r7, #20]
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a22      	ldr	r2, [pc, #136]	; (8007ef0 <TIM_OC3_SetConfig+0xe4>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d003      	beq.n	8007e72 <TIM_OC3_SetConfig+0x66>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a21      	ldr	r2, [pc, #132]	; (8007ef4 <TIM_OC3_SetConfig+0xe8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d10d      	bne.n	8007e8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	021b      	lsls	r3, r3, #8
 8007e80:	697a      	ldr	r2, [r7, #20]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a17      	ldr	r2, [pc, #92]	; (8007ef0 <TIM_OC3_SetConfig+0xe4>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d003      	beq.n	8007e9e <TIM_OC3_SetConfig+0x92>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	4a16      	ldr	r2, [pc, #88]	; (8007ef4 <TIM_OC3_SetConfig+0xe8>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d113      	bne.n	8007ec6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ea4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007eac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	011b      	lsls	r3, r3, #4
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	685a      	ldr	r2, [r3, #4]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	621a      	str	r2, [r3, #32]
}
 8007ee0:	bf00      	nop
 8007ee2:	371c      	adds	r7, #28
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	fffeff8f 	.word	0xfffeff8f
 8007ef0:	40010000 	.word	0x40010000
 8007ef4:	40010400 	.word	0x40010400

08007ef8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a1b      	ldr	r3, [r3, #32]
 8007f06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6a1b      	ldr	r3, [r3, #32]
 8007f12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	69db      	ldr	r3, [r3, #28]
 8007f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	4b1e      	ldr	r3, [pc, #120]	; (8007f9c <TIM_OC4_SetConfig+0xa4>)
 8007f24:	4013      	ands	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	021b      	lsls	r3, r3, #8
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	031b      	lsls	r3, r3, #12
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a13      	ldr	r2, [pc, #76]	; (8007fa0 <TIM_OC4_SetConfig+0xa8>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d003      	beq.n	8007f60 <TIM_OC4_SetConfig+0x68>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a12      	ldr	r2, [pc, #72]	; (8007fa4 <TIM_OC4_SetConfig+0xac>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d109      	bne.n	8007f74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	695b      	ldr	r3, [r3, #20]
 8007f6c:	019b      	lsls	r3, r3, #6
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	697a      	ldr	r2, [r7, #20]
 8007f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	621a      	str	r2, [r3, #32]
}
 8007f8e:	bf00      	nop
 8007f90:	371c      	adds	r7, #28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	feff8fff 	.word	0xfeff8fff
 8007fa0:	40010000 	.word	0x40010000
 8007fa4:	40010400 	.word	0x40010400

08007fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a1b      	ldr	r3, [r3, #32]
 8007fc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	4b1b      	ldr	r3, [pc, #108]	; (8008040 <TIM_OC5_SetConfig+0x98>)
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007fe8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	041b      	lsls	r3, r3, #16
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a12      	ldr	r2, [pc, #72]	; (8008044 <TIM_OC5_SetConfig+0x9c>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d003      	beq.n	8008006 <TIM_OC5_SetConfig+0x5e>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a11      	ldr	r2, [pc, #68]	; (8008048 <TIM_OC5_SetConfig+0xa0>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d109      	bne.n	800801a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800800c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	695b      	ldr	r3, [r3, #20]
 8008012:	021b      	lsls	r3, r3, #8
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	4313      	orrs	r3, r2
 8008018:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	621a      	str	r2, [r3, #32]
}
 8008034:	bf00      	nop
 8008036:	371c      	adds	r7, #28
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr
 8008040:	fffeff8f 	.word	0xfffeff8f
 8008044:	40010000 	.word	0x40010000
 8008048:	40010400 	.word	0x40010400

0800804c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800804c:	b480      	push	{r7}
 800804e:	b087      	sub	sp, #28
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a1b      	ldr	r3, [r3, #32]
 8008066:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	4b1c      	ldr	r3, [pc, #112]	; (80080e8 <TIM_OC6_SetConfig+0x9c>)
 8008078:	4013      	ands	r3, r2
 800807a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	021b      	lsls	r3, r3, #8
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	4313      	orrs	r3, r2
 8008086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800808e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	051b      	lsls	r3, r3, #20
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	4313      	orrs	r3, r2
 800809a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a13      	ldr	r2, [pc, #76]	; (80080ec <TIM_OC6_SetConfig+0xa0>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d003      	beq.n	80080ac <TIM_OC6_SetConfig+0x60>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a12      	ldr	r2, [pc, #72]	; (80080f0 <TIM_OC6_SetConfig+0xa4>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d109      	bne.n	80080c0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	695b      	ldr	r3, [r3, #20]
 80080b8:	029b      	lsls	r3, r3, #10
 80080ba:	697a      	ldr	r2, [r7, #20]
 80080bc:	4313      	orrs	r3, r2
 80080be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685a      	ldr	r2, [r3, #4]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	621a      	str	r2, [r3, #32]
}
 80080da:	bf00      	nop
 80080dc:	371c      	adds	r7, #28
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	feff8fff 	.word	0xfeff8fff
 80080ec:	40010000 	.word	0x40010000
 80080f0:	40010400 	.word	0x40010400

080080f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008104:	2b01      	cmp	r3, #1
 8008106:	d101      	bne.n	800810c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008108:	2302      	movs	r3, #2
 800810a:	e06d      	b.n	80081e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a30      	ldr	r2, [pc, #192]	; (80081f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d004      	beq.n	8008140 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a2f      	ldr	r2, [pc, #188]	; (80081f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d108      	bne.n	8008152 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008146:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	4313      	orrs	r3, r2
 8008150:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008158:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	4313      	orrs	r3, r2
 8008162:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a20      	ldr	r2, [pc, #128]	; (80081f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d022      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800817e:	d01d      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a1d      	ldr	r2, [pc, #116]	; (80081fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d018      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a1c      	ldr	r2, [pc, #112]	; (8008200 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d013      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a1a      	ldr	r2, [pc, #104]	; (8008204 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d00e      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a15      	ldr	r2, [pc, #84]	; (80081f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d009      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a16      	ldr	r2, [pc, #88]	; (8008208 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d004      	beq.n	80081bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a15      	ldr	r2, [pc, #84]	; (800820c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d10c      	bne.n	80081d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	68ba      	ldr	r2, [r7, #8]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2201      	movs	r2, #1
 80081da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr
 80081f4:	40010000 	.word	0x40010000
 80081f8:	40010400 	.word	0x40010400
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	40014000 	.word	0x40014000
 800820c:	40001800 	.word	0x40001800

08008210 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800822c:	bf00      	nop
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d121      	bne.n	80082a2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	4b27      	ldr	r3, [pc, #156]	; (8008300 <FMC_SDRAM_Init+0xb4>)
 8008264:	4013      	ands	r3, r2
 8008266:	683a      	ldr	r2, [r7, #0]
 8008268:	6851      	ldr	r1, [r2, #4]
 800826a:	683a      	ldr	r2, [r7, #0]
 800826c:	6892      	ldr	r2, [r2, #8]
 800826e:	4311      	orrs	r1, r2
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	68d2      	ldr	r2, [r2, #12]
 8008274:	4311      	orrs	r1, r2
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	6912      	ldr	r2, [r2, #16]
 800827a:	4311      	orrs	r1, r2
 800827c:	683a      	ldr	r2, [r7, #0]
 800827e:	6952      	ldr	r2, [r2, #20]
 8008280:	4311      	orrs	r1, r2
 8008282:	683a      	ldr	r2, [r7, #0]
 8008284:	6992      	ldr	r2, [r2, #24]
 8008286:	4311      	orrs	r1, r2
 8008288:	683a      	ldr	r2, [r7, #0]
 800828a:	69d2      	ldr	r2, [r2, #28]
 800828c:	4311      	orrs	r1, r2
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	6a12      	ldr	r2, [r2, #32]
 8008292:	4311      	orrs	r1, r2
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008298:	430a      	orrs	r2, r1
 800829a:	431a      	orrs	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	601a      	str	r2, [r3, #0]
 80082a0:	e026      	b.n	80082f0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	69d9      	ldr	r1, [r3, #28]
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	4319      	orrs	r1, r3
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b8:	430b      	orrs	r3, r1
 80082ba:	431a      	orrs	r2, r3
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685a      	ldr	r2, [r3, #4]
 80082c4:	4b0e      	ldr	r3, [pc, #56]	; (8008300 <FMC_SDRAM_Init+0xb4>)
 80082c6:	4013      	ands	r3, r2
 80082c8:	683a      	ldr	r2, [r7, #0]
 80082ca:	6851      	ldr	r1, [r2, #4]
 80082cc:	683a      	ldr	r2, [r7, #0]
 80082ce:	6892      	ldr	r2, [r2, #8]
 80082d0:	4311      	orrs	r1, r2
 80082d2:	683a      	ldr	r2, [r7, #0]
 80082d4:	68d2      	ldr	r2, [r2, #12]
 80082d6:	4311      	orrs	r1, r2
 80082d8:	683a      	ldr	r2, [r7, #0]
 80082da:	6912      	ldr	r2, [r2, #16]
 80082dc:	4311      	orrs	r1, r2
 80082de:	683a      	ldr	r2, [r7, #0]
 80082e0:	6952      	ldr	r2, [r2, #20]
 80082e2:	4311      	orrs	r1, r2
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	6992      	ldr	r2, [r2, #24]
 80082e8:	430a      	orrs	r2, r1
 80082ea:	431a      	orrs	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	ffff8000 	.word	0xffff8000

08008304 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008304:	b480      	push	{r7}
 8008306:	b085      	sub	sp, #20
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d128      	bne.n	8008368 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	1e59      	subs	r1, r3, #1
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	3b01      	subs	r3, #1
 800832a:	011b      	lsls	r3, r3, #4
 800832c:	4319      	orrs	r1, r3
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	3b01      	subs	r3, #1
 8008334:	021b      	lsls	r3, r3, #8
 8008336:	4319      	orrs	r1, r3
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	3b01      	subs	r3, #1
 800833e:	031b      	lsls	r3, r3, #12
 8008340:	4319      	orrs	r1, r3
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	3b01      	subs	r3, #1
 8008348:	041b      	lsls	r3, r3, #16
 800834a:	4319      	orrs	r1, r3
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	3b01      	subs	r3, #1
 8008352:	051b      	lsls	r3, r3, #20
 8008354:	4319      	orrs	r1, r3
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	3b01      	subs	r3, #1
 800835c:	061b      	lsls	r3, r3, #24
 800835e:	430b      	orrs	r3, r1
 8008360:	431a      	orrs	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	609a      	str	r2, [r3, #8]
 8008366:	e02d      	b.n	80083c4 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	689a      	ldr	r2, [r3, #8]
 800836c:	4b19      	ldr	r3, [pc, #100]	; (80083d4 <FMC_SDRAM_Timing_Init+0xd0>)
 800836e:	4013      	ands	r3, r2
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	68d2      	ldr	r2, [r2, #12]
 8008374:	3a01      	subs	r2, #1
 8008376:	0311      	lsls	r1, r2, #12
 8008378:	68ba      	ldr	r2, [r7, #8]
 800837a:	6952      	ldr	r2, [r2, #20]
 800837c:	3a01      	subs	r2, #1
 800837e:	0512      	lsls	r2, r2, #20
 8008380:	430a      	orrs	r2, r1
 8008382:	431a      	orrs	r2, r3
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	1e59      	subs	r1, r3, #1
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	3b01      	subs	r3, #1
 800839c:	011b      	lsls	r3, r3, #4
 800839e:	4319      	orrs	r1, r3
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	021b      	lsls	r3, r3, #8
 80083a8:	4319      	orrs	r1, r3
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	3b01      	subs	r3, #1
 80083b0:	041b      	lsls	r3, r3, #16
 80083b2:	4319      	orrs	r1, r3
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	3b01      	subs	r3, #1
 80083ba:	061b      	lsls	r3, r3, #24
 80083bc:	430b      	orrs	r3, r1
 80083be:	431a      	orrs	r2, r3
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	ff0f0fff 	.word	0xff0f0fff

080083d8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	691a      	ldr	r2, [r3, #16]
 80083e8:	4b0c      	ldr	r3, [pc, #48]	; (800841c <FMC_SDRAM_SendCommand+0x44>)
 80083ea:	4013      	ands	r3, r2
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	6811      	ldr	r1, [r2, #0]
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	6852      	ldr	r2, [r2, #4]
 80083f4:	4311      	orrs	r1, r2
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	6892      	ldr	r2, [r2, #8]
 80083fa:	3a01      	subs	r2, #1
 80083fc:	0152      	lsls	r2, r2, #5
 80083fe:	4311      	orrs	r1, r2
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	68d2      	ldr	r2, [r2, #12]
 8008404:	0252      	lsls	r2, r2, #9
 8008406:	430a      	orrs	r2, r1
 8008408:	431a      	orrs	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3714      	adds	r7, #20
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr
 800841c:	ffc00000 	.word	0xffc00000

08008420 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	695a      	ldr	r2, [r3, #20]
 800842e:	4b07      	ldr	r3, [pc, #28]	; (800844c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8008430:	4013      	ands	r3, r2
 8008432:	683a      	ldr	r2, [r7, #0]
 8008434:	0052      	lsls	r2, r2, #1
 8008436:	431a      	orrs	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	370c      	adds	r7, #12
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	ffffc001 	.word	0xffffc001

08008450 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008450:	b480      	push	{r7}
 8008452:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008454:	bf00      	nop
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
	...

08008460 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008466:	f3ef 8305 	mrs	r3, IPSR
 800846a:	60bb      	str	r3, [r7, #8]
  return(result);
 800846c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10f      	bne.n	8008492 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008472:	f3ef 8310 	mrs	r3, PRIMASK
 8008476:	607b      	str	r3, [r7, #4]
  return(result);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d105      	bne.n	800848a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800847e:	f3ef 8311 	mrs	r3, BASEPRI
 8008482:	603b      	str	r3, [r7, #0]
  return(result);
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d007      	beq.n	800849a <osKernelInitialize+0x3a>
 800848a:	4b0e      	ldr	r3, [pc, #56]	; (80084c4 <osKernelInitialize+0x64>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b02      	cmp	r3, #2
 8008490:	d103      	bne.n	800849a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008492:	f06f 0305 	mvn.w	r3, #5
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e00c      	b.n	80084b4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800849a:	4b0a      	ldr	r3, [pc, #40]	; (80084c4 <osKernelInitialize+0x64>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d105      	bne.n	80084ae <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80084a2:	4b08      	ldr	r3, [pc, #32]	; (80084c4 <osKernelInitialize+0x64>)
 80084a4:	2201      	movs	r2, #1
 80084a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80084a8:	2300      	movs	r3, #0
 80084aa:	60fb      	str	r3, [r7, #12]
 80084ac:	e002      	b.n	80084b4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80084ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80084b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80084b4:	68fb      	ldr	r3, [r7, #12]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	2000075c 	.word	0x2000075c

080084c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084ce:	f3ef 8305 	mrs	r3, IPSR
 80084d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80084d4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10f      	bne.n	80084fa <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084da:	f3ef 8310 	mrs	r3, PRIMASK
 80084de:	607b      	str	r3, [r7, #4]
  return(result);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d105      	bne.n	80084f2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80084e6:	f3ef 8311 	mrs	r3, BASEPRI
 80084ea:	603b      	str	r3, [r7, #0]
  return(result);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d007      	beq.n	8008502 <osKernelStart+0x3a>
 80084f2:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <osKernelStart+0x68>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d103      	bne.n	8008502 <osKernelStart+0x3a>
    stat = osErrorISR;
 80084fa:	f06f 0305 	mvn.w	r3, #5
 80084fe:	60fb      	str	r3, [r7, #12]
 8008500:	e010      	b.n	8008524 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008502:	4b0b      	ldr	r3, [pc, #44]	; (8008530 <osKernelStart+0x68>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2b01      	cmp	r3, #1
 8008508:	d109      	bne.n	800851e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800850a:	f7ff ffa1 	bl	8008450 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800850e:	4b08      	ldr	r3, [pc, #32]	; (8008530 <osKernelStart+0x68>)
 8008510:	2202      	movs	r2, #2
 8008512:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008514:	f001 f93e 	bl	8009794 <vTaskStartScheduler>
      stat = osOK;
 8008518:	2300      	movs	r3, #0
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	e002      	b.n	8008524 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800851e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008522:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008524:	68fb      	ldr	r3, [r7, #12]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	2000075c 	.word	0x2000075c

08008534 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008534:	b580      	push	{r7, lr}
 8008536:	b090      	sub	sp, #64	; 0x40
 8008538:	af04      	add	r7, sp, #16
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008540:	2300      	movs	r3, #0
 8008542:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008544:	f3ef 8305 	mrs	r3, IPSR
 8008548:	61fb      	str	r3, [r7, #28]
  return(result);
 800854a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800854c:	2b00      	cmp	r3, #0
 800854e:	f040 808f 	bne.w	8008670 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008552:	f3ef 8310 	mrs	r3, PRIMASK
 8008556:	61bb      	str	r3, [r7, #24]
  return(result);
 8008558:	69bb      	ldr	r3, [r7, #24]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d105      	bne.n	800856a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800855e:	f3ef 8311 	mrs	r3, BASEPRI
 8008562:	617b      	str	r3, [r7, #20]
  return(result);
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <osThreadNew+0x3e>
 800856a:	4b44      	ldr	r3, [pc, #272]	; (800867c <osThreadNew+0x148>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2b02      	cmp	r3, #2
 8008570:	d07e      	beq.n	8008670 <osThreadNew+0x13c>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d07b      	beq.n	8008670 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8008578:	2380      	movs	r3, #128	; 0x80
 800857a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800857c:	2318      	movs	r3, #24
 800857e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8008580:	2300      	movs	r3, #0
 8008582:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8008584:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008588:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d045      	beq.n	800861c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d002      	beq.n	800859e <osThreadNew+0x6a>
        name = attr->name;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d002      	beq.n	80085ac <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80085ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d008      	beq.n	80085c4 <osThreadNew+0x90>
 80085b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b4:	2b38      	cmp	r3, #56	; 0x38
 80085b6:	d805      	bhi.n	80085c4 <osThreadNew+0x90>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f003 0301 	and.w	r3, r3, #1
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d001      	beq.n	80085c8 <osThreadNew+0x94>
        return (NULL);
 80085c4:	2300      	movs	r3, #0
 80085c6:	e054      	b.n	8008672 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	695b      	ldr	r3, [r3, #20]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d003      	beq.n	80085d8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	695b      	ldr	r3, [r3, #20]
 80085d4:	089b      	lsrs	r3, r3, #2
 80085d6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00e      	beq.n	80085fe <osThreadNew+0xca>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	2ba7      	cmp	r3, #167	; 0xa7
 80085e6:	d90a      	bls.n	80085fe <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d006      	beq.n	80085fe <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <osThreadNew+0xca>
        mem = 1;
 80085f8:	2301      	movs	r3, #1
 80085fa:	623b      	str	r3, [r7, #32]
 80085fc:	e010      	b.n	8008620 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10c      	bne.n	8008620 <osThreadNew+0xec>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d108      	bne.n	8008620 <osThreadNew+0xec>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d104      	bne.n	8008620 <osThreadNew+0xec>
          mem = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	623b      	str	r3, [r7, #32]
 800861a:	e001      	b.n	8008620 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d110      	bne.n	8008648 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800862e:	9202      	str	r2, [sp, #8]
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800863a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f000 feb3 	bl	80093a8 <xTaskCreateStatic>
 8008642:	4603      	mov	r3, r0
 8008644:	613b      	str	r3, [r7, #16]
 8008646:	e013      	b.n	8008670 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8008648:	6a3b      	ldr	r3, [r7, #32]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d110      	bne.n	8008670 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800864e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008650:	b29a      	uxth	r2, r3
 8008652:	f107 0310 	add.w	r3, r7, #16
 8008656:	9301      	str	r3, [sp, #4]
 8008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f000 ff04 	bl	800946e <xTaskCreate>
 8008666:	4603      	mov	r3, r0
 8008668:	2b01      	cmp	r3, #1
 800866a:	d001      	beq.n	8008670 <osThreadNew+0x13c>
          hTask = NULL;
 800866c:	2300      	movs	r3, #0
 800866e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008670:	693b      	ldr	r3, [r7, #16]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3730      	adds	r7, #48	; 0x30
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	2000075c 	.word	0x2000075c

08008680 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008688:	f3ef 8305 	mrs	r3, IPSR
 800868c:	613b      	str	r3, [r7, #16]
  return(result);
 800868e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10f      	bne.n	80086b4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008694:	f3ef 8310 	mrs	r3, PRIMASK
 8008698:	60fb      	str	r3, [r7, #12]
  return(result);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d105      	bne.n	80086ac <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80086a0:	f3ef 8311 	mrs	r3, BASEPRI
 80086a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d007      	beq.n	80086bc <osDelay+0x3c>
 80086ac:	4b0a      	ldr	r3, [pc, #40]	; (80086d8 <osDelay+0x58>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d103      	bne.n	80086bc <osDelay+0x3c>
    stat = osErrorISR;
 80086b4:	f06f 0305 	mvn.w	r3, #5
 80086b8:	617b      	str	r3, [r7, #20]
 80086ba:	e007      	b.n	80086cc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80086bc:	2300      	movs	r3, #0
 80086be:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d002      	beq.n	80086cc <osDelay+0x4c>
      vTaskDelay(ticks);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f001 f82e 	bl	8009728 <vTaskDelay>
    }
  }

  return (stat);
 80086cc:	697b      	ldr	r3, [r7, #20]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3718      	adds	r7, #24
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
 80086d6:	bf00      	nop
 80086d8:	2000075c 	.word	0x2000075c

080086dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80086dc:	b480      	push	{r7}
 80086de:	b085      	sub	sp, #20
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	4a07      	ldr	r2, [pc, #28]	; (8008708 <vApplicationGetIdleTaskMemory+0x2c>)
 80086ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	4a06      	ldr	r2, [pc, #24]	; (800870c <vApplicationGetIdleTaskMemory+0x30>)
 80086f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2280      	movs	r2, #128	; 0x80
 80086f8:	601a      	str	r2, [r3, #0]
}
 80086fa:	bf00      	nop
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	20000760 	.word	0x20000760
 800870c:	20000808 	.word	0x20000808

08008710 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	4a07      	ldr	r2, [pc, #28]	; (800873c <vApplicationGetTimerTaskMemory+0x2c>)
 8008720:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	4a06      	ldr	r2, [pc, #24]	; (8008740 <vApplicationGetTimerTaskMemory+0x30>)
 8008726:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800872e:	601a      	str	r2, [r3, #0]
}
 8008730:	bf00      	nop
 8008732:	3714      	adds	r7, #20
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	20000a08 	.word	0x20000a08
 8008740:	20000ab0 	.word	0x20000ab0

08008744 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f103 0208 	add.w	r2, r3, #8
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800875c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f103 0208 	add.w	r2, r3, #8
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f103 0208 	add.w	r2, r3, #8
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008792:	bf00      	nop
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800879e:	b480      	push	{r7}
 80087a0:	b085      	sub	sp, #20
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
 80087a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	689a      	ldr	r2, [r3, #8]
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	1c5a      	adds	r2, r3, #1
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	601a      	str	r2, [r3, #0]
}
 80087da:	bf00      	nop
 80087dc:	3714      	adds	r7, #20
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr

080087e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087e6:	b480      	push	{r7}
 80087e8:	b085      	sub	sp, #20
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
 80087ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087fc:	d103      	bne.n	8008806 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	691b      	ldr	r3, [r3, #16]
 8008802:	60fb      	str	r3, [r7, #12]
 8008804:	e00c      	b.n	8008820 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	3308      	adds	r3, #8
 800880a:	60fb      	str	r3, [r7, #12]
 800880c:	e002      	b.n	8008814 <vListInsert+0x2e>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	60fb      	str	r3, [r7, #12]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	429a      	cmp	r2, r3
 800881e:	d2f6      	bcs.n	800880e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	685a      	ldr	r2, [r3, #4]
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	683a      	ldr	r2, [r7, #0]
 800882e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	68fa      	ldr	r2, [r7, #12]
 8008834:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	1c5a      	adds	r2, r3, #1
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	601a      	str	r2, [r3, #0]
}
 800884c:	bf00      	nop
 800884e:	3714      	adds	r7, #20
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr

08008858 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	691b      	ldr	r3, [r3, #16]
 8008864:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	6892      	ldr	r2, [r2, #8]
 800886e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	6852      	ldr	r2, [r2, #4]
 8008878:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	429a      	cmp	r2, r3
 8008882:	d103      	bne.n	800888c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	1e5a      	subs	r2, r3, #1
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10c      	bne.n	80088da <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80088c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c4:	b672      	cpsid	i
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	b662      	cpsie	i
 80088d4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80088d6:	bf00      	nop
 80088d8:	e7fe      	b.n	80088d8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80088da:	f002 f917 	bl	800ab0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088e6:	68f9      	ldr	r1, [r7, #12]
 80088e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80088ea:	fb01 f303 	mul.w	r3, r1, r3
 80088ee:	441a      	add	r2, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800890a:	3b01      	subs	r3, #1
 800890c:	68f9      	ldr	r1, [r7, #12]
 800890e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008910:	fb01 f303 	mul.w	r3, r1, r3
 8008914:	441a      	add	r2, r3
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	22ff      	movs	r2, #255	; 0xff
 800891e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	22ff      	movs	r2, #255	; 0xff
 8008926:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d114      	bne.n	800895a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d01a      	beq.n	800896e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	3310      	adds	r3, #16
 800893c:	4618      	mov	r0, r3
 800893e:	f001 f9d1 	bl	8009ce4 <xTaskRemoveFromEventList>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d012      	beq.n	800896e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008948:	4b0c      	ldr	r3, [pc, #48]	; (800897c <xQueueGenericReset+0xd0>)
 800894a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800894e:	601a      	str	r2, [r3, #0]
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	f3bf 8f6f 	isb	sy
 8008958:	e009      	b.n	800896e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3310      	adds	r3, #16
 800895e:	4618      	mov	r0, r3
 8008960:	f7ff fef0 	bl	8008744 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3324      	adds	r3, #36	; 0x24
 8008968:	4618      	mov	r0, r3
 800896a:	f7ff feeb 	bl	8008744 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800896e:	f002 f901 	bl	800ab74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008972:	2301      	movs	r3, #1
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	e000ed04 	.word	0xe000ed04

08008980 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008980:	b580      	push	{r7, lr}
 8008982:	b08e      	sub	sp, #56	; 0x38
 8008984:	af02      	add	r7, sp, #8
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10c      	bne.n	80089ae <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008998:	b672      	cpsid	i
 800899a:	f383 8811 	msr	BASEPRI, r3
 800899e:	f3bf 8f6f 	isb	sy
 80089a2:	f3bf 8f4f 	dsb	sy
 80089a6:	b662      	cpsie	i
 80089a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80089aa:	bf00      	nop
 80089ac:	e7fe      	b.n	80089ac <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d10c      	bne.n	80089ce <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 80089b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b8:	b672      	cpsid	i
 80089ba:	f383 8811 	msr	BASEPRI, r3
 80089be:	f3bf 8f6f 	isb	sy
 80089c2:	f3bf 8f4f 	dsb	sy
 80089c6:	b662      	cpsie	i
 80089c8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80089ca:	bf00      	nop
 80089cc:	e7fe      	b.n	80089cc <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d002      	beq.n	80089da <xQueueGenericCreateStatic+0x5a>
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d001      	beq.n	80089de <xQueueGenericCreateStatic+0x5e>
 80089da:	2301      	movs	r3, #1
 80089dc:	e000      	b.n	80089e0 <xQueueGenericCreateStatic+0x60>
 80089de:	2300      	movs	r3, #0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d10c      	bne.n	80089fe <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80089e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e8:	b672      	cpsid	i
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	b662      	cpsie	i
 80089f8:	623b      	str	r3, [r7, #32]
}
 80089fa:	bf00      	nop
 80089fc:	e7fe      	b.n	80089fc <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d102      	bne.n	8008a0a <xQueueGenericCreateStatic+0x8a>
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d101      	bne.n	8008a0e <xQueueGenericCreateStatic+0x8e>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e000      	b.n	8008a10 <xQueueGenericCreateStatic+0x90>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10c      	bne.n	8008a2e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	b672      	cpsid	i
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	b662      	cpsie	i
 8008a28:	61fb      	str	r3, [r7, #28]
}
 8008a2a:	bf00      	nop
 8008a2c:	e7fe      	b.n	8008a2c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008a2e:	2350      	movs	r3, #80	; 0x50
 8008a30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b50      	cmp	r3, #80	; 0x50
 8008a36:	d00c      	beq.n	8008a52 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8008a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a3c:	b672      	cpsid	i
 8008a3e:	f383 8811 	msr	BASEPRI, r3
 8008a42:	f3bf 8f6f 	isb	sy
 8008a46:	f3bf 8f4f 	dsb	sy
 8008a4a:	b662      	cpsie	i
 8008a4c:	61bb      	str	r3, [r7, #24]
}
 8008a4e:	bf00      	nop
 8008a50:	e7fe      	b.n	8008a50 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008a52:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00d      	beq.n	8008a7a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a66:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a6c:	9300      	str	r3, [sp, #0]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	68b9      	ldr	r1, [r7, #8]
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f000 f847 	bl	8008b08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3730      	adds	r7, #48	; 0x30
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b08a      	sub	sp, #40	; 0x28
 8008a88:	af02      	add	r7, sp, #8
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	4613      	mov	r3, r2
 8008a90:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d10c      	bne.n	8008ab2 <xQueueGenericCreate+0x2e>
	__asm volatile
 8008a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9c:	b672      	cpsid	i
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	b662      	cpsie	i
 8008aac:	613b      	str	r3, [r7, #16]
}
 8008aae:	bf00      	nop
 8008ab0:	e7fe      	b.n	8008ab0 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d102      	bne.n	8008abe <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	e004      	b.n	8008ac8 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	fb02 f303 	mul.w	r3, r2, r3
 8008ac6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	3350      	adds	r3, #80	; 0x50
 8008acc:	4618      	mov	r0, r3
 8008ace:	f002 f949 	bl	800ad64 <pvPortMalloc>
 8008ad2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d011      	beq.n	8008afe <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ada:	69bb      	ldr	r3, [r7, #24]
 8008adc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	3350      	adds	r3, #80	; 0x50
 8008ae2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008aec:	79fa      	ldrb	r2, [r7, #7]
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	4613      	mov	r3, r2
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	68b9      	ldr	r1, [r7, #8]
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 f805 	bl	8008b08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008afe:	69bb      	ldr	r3, [r7, #24]
	}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3720      	adds	r7, #32
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	60b9      	str	r1, [r7, #8]
 8008b12:	607a      	str	r2, [r7, #4]
 8008b14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d103      	bne.n	8008b24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	69ba      	ldr	r2, [r7, #24]
 8008b20:	601a      	str	r2, [r3, #0]
 8008b22:	e002      	b.n	8008b2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	68ba      	ldr	r2, [r7, #8]
 8008b34:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008b36:	2101      	movs	r1, #1
 8008b38:	69b8      	ldr	r0, [r7, #24]
 8008b3a:	f7ff feb7 	bl	80088ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008b3e:	69bb      	ldr	r3, [r7, #24]
 8008b40:	78fa      	ldrb	r2, [r7, #3]
 8008b42:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008b46:	bf00      	nop
 8008b48:	3710      	adds	r7, #16
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b082      	sub	sp, #8
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00e      	beq.n	8008b7a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008b6e:	2300      	movs	r3, #0
 8008b70:	2200      	movs	r2, #0
 8008b72:	2100      	movs	r1, #0
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f81d 	bl	8008bb4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008b7a:	bf00      	nop
 8008b7c:	3708      	adds	r7, #8
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b086      	sub	sp, #24
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	4603      	mov	r3, r0
 8008b8a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	2300      	movs	r3, #0
 8008b92:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	461a      	mov	r2, r3
 8008b98:	6939      	ldr	r1, [r7, #16]
 8008b9a:	6978      	ldr	r0, [r7, #20]
 8008b9c:	f7ff ff72 	bl	8008a84 <xQueueGenericCreate>
 8008ba0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f7ff ffd3 	bl	8008b4e <prvInitialiseMutex>

		return xNewQueue;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
	}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3718      	adds	r7, #24
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
	...

08008bb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b08e      	sub	sp, #56	; 0x38
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
 8008bc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10c      	bne.n	8008bea <xQueueGenericSend+0x36>
	__asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd4:	b672      	cpsid	i
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	b662      	cpsie	i
 8008be4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008be6:	bf00      	nop
 8008be8:	e7fe      	b.n	8008be8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d103      	bne.n	8008bf8 <xQueueGenericSend+0x44>
 8008bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d101      	bne.n	8008bfc <xQueueGenericSend+0x48>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e000      	b.n	8008bfe <xQueueGenericSend+0x4a>
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10c      	bne.n	8008c1c <xQueueGenericSend+0x68>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c06:	b672      	cpsid	i
 8008c08:	f383 8811 	msr	BASEPRI, r3
 8008c0c:	f3bf 8f6f 	isb	sy
 8008c10:	f3bf 8f4f 	dsb	sy
 8008c14:	b662      	cpsie	i
 8008c16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008c18:	bf00      	nop
 8008c1a:	e7fe      	b.n	8008c1a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d103      	bne.n	8008c2a <xQueueGenericSend+0x76>
 8008c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d101      	bne.n	8008c2e <xQueueGenericSend+0x7a>
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e000      	b.n	8008c30 <xQueueGenericSend+0x7c>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d10c      	bne.n	8008c4e <xQueueGenericSend+0x9a>
	__asm volatile
 8008c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c38:	b672      	cpsid	i
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	b662      	cpsie	i
 8008c48:	623b      	str	r3, [r7, #32]
}
 8008c4a:	bf00      	nop
 8008c4c:	e7fe      	b.n	8008c4c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c4e:	f001 fa13 	bl	800a078 <xTaskGetSchedulerState>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d102      	bne.n	8008c5e <xQueueGenericSend+0xaa>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d101      	bne.n	8008c62 <xQueueGenericSend+0xae>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e000      	b.n	8008c64 <xQueueGenericSend+0xb0>
 8008c62:	2300      	movs	r3, #0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10c      	bne.n	8008c82 <xQueueGenericSend+0xce>
	__asm volatile
 8008c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6c:	b672      	cpsid	i
 8008c6e:	f383 8811 	msr	BASEPRI, r3
 8008c72:	f3bf 8f6f 	isb	sy
 8008c76:	f3bf 8f4f 	dsb	sy
 8008c7a:	b662      	cpsie	i
 8008c7c:	61fb      	str	r3, [r7, #28]
}
 8008c7e:	bf00      	nop
 8008c80:	e7fe      	b.n	8008c80 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c82:	f001 ff43 	bl	800ab0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d302      	bcc.n	8008c98 <xQueueGenericSend+0xe4>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b02      	cmp	r3, #2
 8008c96:	d129      	bne.n	8008cec <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c98:	683a      	ldr	r2, [r7, #0]
 8008c9a:	68b9      	ldr	r1, [r7, #8]
 8008c9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c9e:	f000 fa15 	bl	80090cc <prvCopyDataToQueue>
 8008ca2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d010      	beq.n	8008cce <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cae:	3324      	adds	r3, #36	; 0x24
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f001 f817 	bl	8009ce4 <xTaskRemoveFromEventList>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d013      	beq.n	8008ce4 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008cbc:	4b3f      	ldr	r3, [pc, #252]	; (8008dbc <xQueueGenericSend+0x208>)
 8008cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	e00a      	b.n	8008ce4 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d007      	beq.n	8008ce4 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008cd4:	4b39      	ldr	r3, [pc, #228]	; (8008dbc <xQueueGenericSend+0x208>)
 8008cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ce4:	f001 ff46 	bl	800ab74 <vPortExitCritical>
				return pdPASS;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e063      	b.n	8008db4 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d103      	bne.n	8008cfa <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008cf2:	f001 ff3f 	bl	800ab74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	e05c      	b.n	8008db4 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d106      	bne.n	8008d0e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d00:	f107 0314 	add.w	r3, r7, #20
 8008d04:	4618      	mov	r0, r3
 8008d06:	f001 f853 	bl	8009db0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d0e:	f001 ff31 	bl	800ab74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d12:	f000 fdb3 	bl	800987c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d16:	f001 fef9 	bl	800ab0c <vPortEnterCritical>
 8008d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d20:	b25b      	sxtb	r3, r3
 8008d22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d26:	d103      	bne.n	8008d30 <xQueueGenericSend+0x17c>
 8008d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d36:	b25b      	sxtb	r3, r3
 8008d38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d3c:	d103      	bne.n	8008d46 <xQueueGenericSend+0x192>
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d46:	f001 ff15 	bl	800ab74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d4a:	1d3a      	adds	r2, r7, #4
 8008d4c:	f107 0314 	add.w	r3, r7, #20
 8008d50:	4611      	mov	r1, r2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f001 f842 	bl	8009ddc <xTaskCheckForTimeOut>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d124      	bne.n	8008da8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d60:	f000 faac 	bl	80092bc <prvIsQueueFull>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d018      	beq.n	8008d9c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6c:	3310      	adds	r3, #16
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	4611      	mov	r1, r2
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 ff62 	bl	8009c3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d7a:	f000 fa37 	bl	80091ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d7e:	f000 fd8b 	bl	8009898 <xTaskResumeAll>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f47f af7c 	bne.w	8008c82 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8008d8a:	4b0c      	ldr	r3, [pc, #48]	; (8008dbc <xQueueGenericSend+0x208>)
 8008d8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d90:	601a      	str	r2, [r3, #0]
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	e772      	b.n	8008c82 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008d9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d9e:	f000 fa25 	bl	80091ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008da2:	f000 fd79 	bl	8009898 <xTaskResumeAll>
 8008da6:	e76c      	b.n	8008c82 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008da8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008daa:	f000 fa1f 	bl	80091ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dae:	f000 fd73 	bl	8009898 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008db2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3738      	adds	r7, #56	; 0x38
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	e000ed04 	.word	0xe000ed04

08008dc0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b08e      	sub	sp, #56	; 0x38
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d10c      	bne.n	8008df2 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8008dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ddc:	b672      	cpsid	i
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	b662      	cpsie	i
 8008dec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008dee:	bf00      	nop
 8008df0:	e7fe      	b.n	8008df0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d103      	bne.n	8008e00 <xQueueGenericSendFromISR+0x40>
 8008df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d101      	bne.n	8008e04 <xQueueGenericSendFromISR+0x44>
 8008e00:	2301      	movs	r3, #1
 8008e02:	e000      	b.n	8008e06 <xQueueGenericSendFromISR+0x46>
 8008e04:	2300      	movs	r3, #0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10c      	bne.n	8008e24 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0e:	b672      	cpsid	i
 8008e10:	f383 8811 	msr	BASEPRI, r3
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	b662      	cpsie	i
 8008e1e:	623b      	str	r3, [r7, #32]
}
 8008e20:	bf00      	nop
 8008e22:	e7fe      	b.n	8008e22 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d103      	bne.n	8008e32 <xQueueGenericSendFromISR+0x72>
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d101      	bne.n	8008e36 <xQueueGenericSendFromISR+0x76>
 8008e32:	2301      	movs	r3, #1
 8008e34:	e000      	b.n	8008e38 <xQueueGenericSendFromISR+0x78>
 8008e36:	2300      	movs	r3, #0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10c      	bne.n	8008e56 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8008e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e40:	b672      	cpsid	i
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	b662      	cpsie	i
 8008e50:	61fb      	str	r3, [r7, #28]
}
 8008e52:	bf00      	nop
 8008e54:	e7fe      	b.n	8008e54 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e56:	f001 ff41 	bl	800acdc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e5a:	f3ef 8211 	mrs	r2, BASEPRI
 8008e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e62:	b672      	cpsid	i
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	b662      	cpsie	i
 8008e72:	61ba      	str	r2, [r7, #24]
 8008e74:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e76:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e78:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d302      	bcc.n	8008e8c <xQueueGenericSendFromISR+0xcc>
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d12c      	bne.n	8008ee6 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e96:	683a      	ldr	r2, [r7, #0]
 8008e98:	68b9      	ldr	r1, [r7, #8]
 8008e9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e9c:	f000 f916 	bl	80090cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ea0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ea8:	d112      	bne.n	8008ed0 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d016      	beq.n	8008ee0 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb4:	3324      	adds	r3, #36	; 0x24
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f000 ff14 	bl	8009ce4 <xTaskRemoveFromEventList>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d00e      	beq.n	8008ee0 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00b      	beq.n	8008ee0 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	601a      	str	r2, [r3, #0]
 8008ece:	e007      	b.n	8008ee0 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ed0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	b25a      	sxtb	r2, r3
 8008eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008edc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008ee4:	e001      	b.n	8008eea <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	637b      	str	r3, [r7, #52]	; 0x34
 8008eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eec:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008ef4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3738      	adds	r7, #56	; 0x38
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b08c      	sub	sp, #48	; 0x30
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d10c      	bne.n	8008f34 <xQueueReceive+0x34>
	__asm volatile
 8008f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1e:	b672      	cpsid	i
 8008f20:	f383 8811 	msr	BASEPRI, r3
 8008f24:	f3bf 8f6f 	isb	sy
 8008f28:	f3bf 8f4f 	dsb	sy
 8008f2c:	b662      	cpsie	i
 8008f2e:	623b      	str	r3, [r7, #32]
}
 8008f30:	bf00      	nop
 8008f32:	e7fe      	b.n	8008f32 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d103      	bne.n	8008f42 <xQueueReceive+0x42>
 8008f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <xQueueReceive+0x46>
 8008f42:	2301      	movs	r3, #1
 8008f44:	e000      	b.n	8008f48 <xQueueReceive+0x48>
 8008f46:	2300      	movs	r3, #0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d10c      	bne.n	8008f66 <xQueueReceive+0x66>
	__asm volatile
 8008f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f50:	b672      	cpsid	i
 8008f52:	f383 8811 	msr	BASEPRI, r3
 8008f56:	f3bf 8f6f 	isb	sy
 8008f5a:	f3bf 8f4f 	dsb	sy
 8008f5e:	b662      	cpsie	i
 8008f60:	61fb      	str	r3, [r7, #28]
}
 8008f62:	bf00      	nop
 8008f64:	e7fe      	b.n	8008f64 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f66:	f001 f887 	bl	800a078 <xTaskGetSchedulerState>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d102      	bne.n	8008f76 <xQueueReceive+0x76>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <xQueueReceive+0x7a>
 8008f76:	2301      	movs	r3, #1
 8008f78:	e000      	b.n	8008f7c <xQueueReceive+0x7c>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10c      	bne.n	8008f9a <xQueueReceive+0x9a>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f84:	b672      	cpsid	i
 8008f86:	f383 8811 	msr	BASEPRI, r3
 8008f8a:	f3bf 8f6f 	isb	sy
 8008f8e:	f3bf 8f4f 	dsb	sy
 8008f92:	b662      	cpsie	i
 8008f94:	61bb      	str	r3, [r7, #24]
}
 8008f96:	bf00      	nop
 8008f98:	e7fe      	b.n	8008f98 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f9a:	f001 fdb7 	bl	800ab0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d01f      	beq.n	8008fea <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008faa:	68b9      	ldr	r1, [r7, #8]
 8008fac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fae:	f000 f8f7 	bl	80091a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb4:	1e5a      	subs	r2, r3, #1
 8008fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d00f      	beq.n	8008fe2 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc4:	3310      	adds	r3, #16
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 fe8c 	bl	8009ce4 <xTaskRemoveFromEventList>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d007      	beq.n	8008fe2 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008fd2:	4b3d      	ldr	r3, [pc, #244]	; (80090c8 <xQueueReceive+0x1c8>)
 8008fd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008fe2:	f001 fdc7 	bl	800ab74 <vPortExitCritical>
				return pdPASS;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e069      	b.n	80090be <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d103      	bne.n	8008ff8 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ff0:	f001 fdc0 	bl	800ab74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	e062      	b.n	80090be <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d106      	bne.n	800900c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ffe:	f107 0310 	add.w	r3, r7, #16
 8009002:	4618      	mov	r0, r3
 8009004:	f000 fed4 	bl	8009db0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009008:	2301      	movs	r3, #1
 800900a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800900c:	f001 fdb2 	bl	800ab74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009010:	f000 fc34 	bl	800987c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009014:	f001 fd7a 	bl	800ab0c <vPortEnterCritical>
 8009018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800901e:	b25b      	sxtb	r3, r3
 8009020:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009024:	d103      	bne.n	800902e <xQueueReceive+0x12e>
 8009026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009028:	2200      	movs	r2, #0
 800902a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800902e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009030:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009034:	b25b      	sxtb	r3, r3
 8009036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800903a:	d103      	bne.n	8009044 <xQueueReceive+0x144>
 800903c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903e:	2200      	movs	r2, #0
 8009040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009044:	f001 fd96 	bl	800ab74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009048:	1d3a      	adds	r2, r7, #4
 800904a:	f107 0310 	add.w	r3, r7, #16
 800904e:	4611      	mov	r1, r2
 8009050:	4618      	mov	r0, r3
 8009052:	f000 fec3 	bl	8009ddc <xTaskCheckForTimeOut>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d123      	bne.n	80090a4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800905c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800905e:	f000 f917 	bl	8009290 <prvIsQueueEmpty>
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d017      	beq.n	8009098 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906a:	3324      	adds	r3, #36	; 0x24
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	4611      	mov	r1, r2
 8009070:	4618      	mov	r0, r3
 8009072:	f000 fde3 	bl	8009c3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009078:	f000 f8b8 	bl	80091ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800907c:	f000 fc0c 	bl	8009898 <xTaskResumeAll>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d189      	bne.n	8008f9a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8009086:	4b10      	ldr	r3, [pc, #64]	; (80090c8 <xQueueReceive+0x1c8>)
 8009088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800908c:	601a      	str	r2, [r3, #0]
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	e780      	b.n	8008f9a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800909a:	f000 f8a7 	bl	80091ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800909e:	f000 fbfb 	bl	8009898 <xTaskResumeAll>
 80090a2:	e77a      	b.n	8008f9a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80090a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090a6:	f000 f8a1 	bl	80091ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090aa:	f000 fbf5 	bl	8009898 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090b0:	f000 f8ee 	bl	8009290 <prvIsQueueEmpty>
 80090b4:	4603      	mov	r3, r0
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f43f af6f 	beq.w	8008f9a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3730      	adds	r7, #48	; 0x30
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	e000ed04 	.word	0xe000ed04

080090cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b086      	sub	sp, #24
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80090d8:	2300      	movs	r3, #0
 80090da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10d      	bne.n	8009106 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d14d      	bne.n	800918e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 ffdc 	bl	800a0b4 <xTaskPriorityDisinherit>
 80090fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	609a      	str	r2, [r3, #8]
 8009104:	e043      	b.n	800918e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d119      	bne.n	8009140 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6858      	ldr	r0, [r3, #4]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009114:	461a      	mov	r2, r3
 8009116:	68b9      	ldr	r1, [r7, #8]
 8009118:	f002 fa57 	bl	800b5ca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	685a      	ldr	r2, [r3, #4]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009124:	441a      	add	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	685a      	ldr	r2, [r3, #4]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	429a      	cmp	r2, r3
 8009134:	d32b      	bcc.n	800918e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	605a      	str	r2, [r3, #4]
 800913e:	e026      	b.n	800918e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68d8      	ldr	r0, [r3, #12]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009148:	461a      	mov	r2, r3
 800914a:	68b9      	ldr	r1, [r7, #8]
 800914c:	f002 fa3d 	bl	800b5ca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	68da      	ldr	r2, [r3, #12]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009158:	425b      	negs	r3, r3
 800915a:	441a      	add	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	68da      	ldr	r2, [r3, #12]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	429a      	cmp	r2, r3
 800916a:	d207      	bcs.n	800917c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	689a      	ldr	r2, [r3, #8]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009174:	425b      	negs	r3, r3
 8009176:	441a      	add	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b02      	cmp	r3, #2
 8009180:	d105      	bne.n	800918e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d002      	beq.n	800918e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	3b01      	subs	r3, #1
 800918c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	1c5a      	adds	r2, r3, #1
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009196:	697b      	ldr	r3, [r7, #20]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3718      	adds	r7, #24
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d018      	beq.n	80091e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	68da      	ldr	r2, [r3, #12]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ba:	441a      	add	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	68da      	ldr	r2, [r3, #12]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d303      	bcc.n	80091d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	68d9      	ldr	r1, [r3, #12]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091dc:	461a      	mov	r2, r3
 80091de:	6838      	ldr	r0, [r7, #0]
 80091e0:	f002 f9f3 	bl	800b5ca <memcpy>
	}
}
 80091e4:	bf00      	nop
 80091e6:	3708      	adds	r7, #8
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80091f4:	f001 fc8a 	bl	800ab0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009200:	e011      	b.n	8009226 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009206:	2b00      	cmp	r3, #0
 8009208:	d012      	beq.n	8009230 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	3324      	adds	r3, #36	; 0x24
 800920e:	4618      	mov	r0, r3
 8009210:	f000 fd68 	bl	8009ce4 <xTaskRemoveFromEventList>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800921a:	f000 fe45 	bl	8009ea8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800921e:	7bfb      	ldrb	r3, [r7, #15]
 8009220:	3b01      	subs	r3, #1
 8009222:	b2db      	uxtb	r3, r3
 8009224:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800922a:	2b00      	cmp	r3, #0
 800922c:	dce9      	bgt.n	8009202 <prvUnlockQueue+0x16>
 800922e:	e000      	b.n	8009232 <prvUnlockQueue+0x46>
					break;
 8009230:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	22ff      	movs	r2, #255	; 0xff
 8009236:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800923a:	f001 fc9b 	bl	800ab74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800923e:	f001 fc65 	bl	800ab0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009248:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800924a:	e011      	b.n	8009270 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	691b      	ldr	r3, [r3, #16]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d012      	beq.n	800927a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	3310      	adds	r3, #16
 8009258:	4618      	mov	r0, r3
 800925a:	f000 fd43 	bl	8009ce4 <xTaskRemoveFromEventList>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d001      	beq.n	8009268 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009264:	f000 fe20 	bl	8009ea8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009268:	7bbb      	ldrb	r3, [r7, #14]
 800926a:	3b01      	subs	r3, #1
 800926c:	b2db      	uxtb	r3, r3
 800926e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009270:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009274:	2b00      	cmp	r3, #0
 8009276:	dce9      	bgt.n	800924c <prvUnlockQueue+0x60>
 8009278:	e000      	b.n	800927c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800927a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	22ff      	movs	r2, #255	; 0xff
 8009280:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009284:	f001 fc76 	bl	800ab74 <vPortExitCritical>
}
 8009288:	bf00      	nop
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009298:	f001 fc38 	bl	800ab0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d102      	bne.n	80092aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092a4:	2301      	movs	r3, #1
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	e001      	b.n	80092ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092aa:	2300      	movs	r3, #0
 80092ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ae:	f001 fc61 	bl	800ab74 <vPortExitCritical>

	return xReturn;
 80092b2:	68fb      	ldr	r3, [r7, #12]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092c4:	f001 fc22 	bl	800ab0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d102      	bne.n	80092da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092d4:	2301      	movs	r3, #1
 80092d6:	60fb      	str	r3, [r7, #12]
 80092d8:	e001      	b.n	80092de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092da:	2300      	movs	r3, #0
 80092dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092de:	f001 fc49 	bl	800ab74 <vPortExitCritical>

	return xReturn;
 80092e2:	68fb      	ldr	r3, [r7, #12]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80092ec:	b480      	push	{r7}
 80092ee:	b085      	sub	sp, #20
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092f6:	2300      	movs	r3, #0
 80092f8:	60fb      	str	r3, [r7, #12]
 80092fa:	e014      	b.n	8009326 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80092fc:	4a0f      	ldr	r2, [pc, #60]	; (800933c <vQueueAddToRegistry+0x50>)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d10b      	bne.n	8009320 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009308:	490c      	ldr	r1, [pc, #48]	; (800933c <vQueueAddToRegistry+0x50>)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009312:	4a0a      	ldr	r2, [pc, #40]	; (800933c <vQueueAddToRegistry+0x50>)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	4413      	add	r3, r2
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800931e:	e006      	b.n	800932e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	3301      	adds	r3, #1
 8009324:	60fb      	str	r3, [r7, #12]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2b07      	cmp	r3, #7
 800932a:	d9e7      	bls.n	80092fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800932c:	bf00      	nop
 800932e:	bf00      	nop
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	20000eb0 	.word	0x20000eb0

08009340 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af00      	add	r7, sp, #0
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009350:	f001 fbdc 	bl	800ab0c <vPortEnterCritical>
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800935a:	b25b      	sxtb	r3, r3
 800935c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009360:	d103      	bne.n	800936a <vQueueWaitForMessageRestricted+0x2a>
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	2200      	movs	r2, #0
 8009366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009370:	b25b      	sxtb	r3, r3
 8009372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009376:	d103      	bne.n	8009380 <vQueueWaitForMessageRestricted+0x40>
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	2200      	movs	r2, #0
 800937c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009380:	f001 fbf8 	bl	800ab74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009388:	2b00      	cmp	r3, #0
 800938a:	d106      	bne.n	800939a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	3324      	adds	r3, #36	; 0x24
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	68b9      	ldr	r1, [r7, #8]
 8009394:	4618      	mov	r0, r3
 8009396:	f000 fc77 	bl	8009c88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800939a:	6978      	ldr	r0, [r7, #20]
 800939c:	f7ff ff26 	bl	80091ec <prvUnlockQueue>
	}
 80093a0:	bf00      	nop
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08e      	sub	sp, #56	; 0x38
 80093ac:	af04      	add	r7, sp, #16
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
 80093b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10c      	bne.n	80093d6 <xTaskCreateStatic+0x2e>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c0:	b672      	cpsid	i
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	b662      	cpsie	i
 80093d0:	623b      	str	r3, [r7, #32]
}
 80093d2:	bf00      	nop
 80093d4:	e7fe      	b.n	80093d4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80093d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d10c      	bne.n	80093f6 <xTaskCreateStatic+0x4e>
	__asm volatile
 80093dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e0:	b672      	cpsid	i
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	b662      	cpsie	i
 80093f0:	61fb      	str	r3, [r7, #28]
}
 80093f2:	bf00      	nop
 80093f4:	e7fe      	b.n	80093f4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80093f6:	23a8      	movs	r3, #168	; 0xa8
 80093f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	2ba8      	cmp	r3, #168	; 0xa8
 80093fe:	d00c      	beq.n	800941a <xTaskCreateStatic+0x72>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009404:	b672      	cpsid	i
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	b662      	cpsie	i
 8009414:	61bb      	str	r3, [r7, #24]
}
 8009416:	bf00      	nop
 8009418:	e7fe      	b.n	8009418 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800941a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800941c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941e:	2b00      	cmp	r3, #0
 8009420:	d01e      	beq.n	8009460 <xTaskCreateStatic+0xb8>
 8009422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009424:	2b00      	cmp	r3, #0
 8009426:	d01b      	beq.n	8009460 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800942a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800942c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009430:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009434:	2202      	movs	r2, #2
 8009436:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800943a:	2300      	movs	r3, #0
 800943c:	9303      	str	r3, [sp, #12]
 800943e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009440:	9302      	str	r3, [sp, #8]
 8009442:	f107 0314 	add.w	r3, r7, #20
 8009446:	9301      	str	r3, [sp, #4]
 8009448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	68b9      	ldr	r1, [r7, #8]
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f000 f850 	bl	80094f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009458:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800945a:	f000 f8f5 	bl	8009648 <prvAddNewTaskToReadyList>
 800945e:	e001      	b.n	8009464 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8009460:	2300      	movs	r3, #0
 8009462:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009464:	697b      	ldr	r3, [r7, #20]
	}
 8009466:	4618      	mov	r0, r3
 8009468:	3728      	adds	r7, #40	; 0x28
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800946e:	b580      	push	{r7, lr}
 8009470:	b08c      	sub	sp, #48	; 0x30
 8009472:	af04      	add	r7, sp, #16
 8009474:	60f8      	str	r0, [r7, #12]
 8009476:	60b9      	str	r1, [r7, #8]
 8009478:	603b      	str	r3, [r7, #0]
 800947a:	4613      	mov	r3, r2
 800947c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	009b      	lsls	r3, r3, #2
 8009482:	4618      	mov	r0, r3
 8009484:	f001 fc6e 	bl	800ad64 <pvPortMalloc>
 8009488:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00e      	beq.n	80094ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009490:	20a8      	movs	r0, #168	; 0xa8
 8009492:	f001 fc67 	bl	800ad64 <pvPortMalloc>
 8009496:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d003      	beq.n	80094a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	697a      	ldr	r2, [r7, #20]
 80094a2:	631a      	str	r2, [r3, #48]	; 0x30
 80094a4:	e005      	b.n	80094b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094a6:	6978      	ldr	r0, [r7, #20]
 80094a8:	f001 fd26 	bl	800aef8 <vPortFree>
 80094ac:	e001      	b.n	80094b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094ae:	2300      	movs	r3, #0
 80094b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d017      	beq.n	80094e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80094c0:	88fa      	ldrh	r2, [r7, #6]
 80094c2:	2300      	movs	r3, #0
 80094c4:	9303      	str	r3, [sp, #12]
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	9302      	str	r3, [sp, #8]
 80094ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094cc:	9301      	str	r3, [sp, #4]
 80094ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d0:	9300      	str	r3, [sp, #0]
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	68b9      	ldr	r1, [r7, #8]
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 f80e 	bl	80094f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094dc:	69f8      	ldr	r0, [r7, #28]
 80094de:	f000 f8b3 	bl	8009648 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80094e2:	2301      	movs	r3, #1
 80094e4:	61bb      	str	r3, [r7, #24]
 80094e6:	e002      	b.n	80094ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80094e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80094ee:	69bb      	ldr	r3, [r7, #24]
	}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3720      	adds	r7, #32
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b088      	sub	sp, #32
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	607a      	str	r2, [r7, #4]
 8009504:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	461a      	mov	r2, r3
 8009510:	21a5      	movs	r1, #165	; 0xa5
 8009512:	f001 ffbf 	bl	800b494 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800951a:	6879      	ldr	r1, [r7, #4]
 800951c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009520:	440b      	add	r3, r1
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009528:	69bb      	ldr	r3, [r7, #24]
 800952a:	f023 0307 	bic.w	r3, r3, #7
 800952e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00c      	beq.n	8009554 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800953a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800953e:	b672      	cpsid	i
 8009540:	f383 8811 	msr	BASEPRI, r3
 8009544:	f3bf 8f6f 	isb	sy
 8009548:	f3bf 8f4f 	dsb	sy
 800954c:	b662      	cpsie	i
 800954e:	617b      	str	r3, [r7, #20]
}
 8009550:	bf00      	nop
 8009552:	e7fe      	b.n	8009552 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d01f      	beq.n	800959a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800955a:	2300      	movs	r3, #0
 800955c:	61fb      	str	r3, [r7, #28]
 800955e:	e012      	b.n	8009586 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	4413      	add	r3, r2
 8009566:	7819      	ldrb	r1, [r3, #0]
 8009568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	4413      	add	r3, r2
 800956e:	3334      	adds	r3, #52	; 0x34
 8009570:	460a      	mov	r2, r1
 8009572:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	4413      	add	r3, r2
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d006      	beq.n	800958e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	3301      	adds	r3, #1
 8009584:	61fb      	str	r3, [r7, #28]
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	2b0f      	cmp	r3, #15
 800958a:	d9e9      	bls.n	8009560 <prvInitialiseNewTask+0x68>
 800958c:	e000      	b.n	8009590 <prvInitialiseNewTask+0x98>
			{
				break;
 800958e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009592:	2200      	movs	r2, #0
 8009594:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009598:	e003      	b.n	80095a2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800959a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959c:	2200      	movs	r2, #0
 800959e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a4:	2b37      	cmp	r3, #55	; 0x37
 80095a6:	d901      	bls.n	80095ac <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095a8:	2337      	movs	r3, #55	; 0x37
 80095aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ba:	2200      	movs	r2, #0
 80095bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c0:	3304      	adds	r3, #4
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7ff f8de 	bl	8008784 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ca:	3318      	adds	r3, #24
 80095cc:	4618      	mov	r0, r3
 80095ce:	f7ff f8d9 	bl	8008784 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80095de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80095e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ea:	2200      	movs	r2, #0
 80095ec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80095f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f2:	2200      	movs	r2, #0
 80095f4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80095f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095fa:	3354      	adds	r3, #84	; 0x54
 80095fc:	224c      	movs	r2, #76	; 0x4c
 80095fe:	2100      	movs	r1, #0
 8009600:	4618      	mov	r0, r3
 8009602:	f001 ff47 	bl	800b494 <memset>
 8009606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009608:	4a0c      	ldr	r2, [pc, #48]	; (800963c <prvInitialiseNewTask+0x144>)
 800960a:	659a      	str	r2, [r3, #88]	; 0x58
 800960c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800960e:	4a0c      	ldr	r2, [pc, #48]	; (8009640 <prvInitialiseNewTask+0x148>)
 8009610:	65da      	str	r2, [r3, #92]	; 0x5c
 8009612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009614:	4a0b      	ldr	r2, [pc, #44]	; (8009644 <prvInitialiseNewTask+0x14c>)
 8009616:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009618:	683a      	ldr	r2, [r7, #0]
 800961a:	68f9      	ldr	r1, [r7, #12]
 800961c:	69b8      	ldr	r0, [r7, #24]
 800961e:	f001 f96b 	bl	800a8f8 <pxPortInitialiseStack>
 8009622:	4602      	mov	r2, r0
 8009624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009626:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800962a:	2b00      	cmp	r3, #0
 800962c:	d002      	beq.n	8009634 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800962e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009632:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009634:	bf00      	nop
 8009636:	3720      	adds	r7, #32
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	20005144 	.word	0x20005144
 8009640:	200051ac 	.word	0x200051ac
 8009644:	20005214 	.word	0x20005214

08009648 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009650:	f001 fa5c 	bl	800ab0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009654:	4b2d      	ldr	r3, [pc, #180]	; (800970c <prvAddNewTaskToReadyList+0xc4>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	3301      	adds	r3, #1
 800965a:	4a2c      	ldr	r2, [pc, #176]	; (800970c <prvAddNewTaskToReadyList+0xc4>)
 800965c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800965e:	4b2c      	ldr	r3, [pc, #176]	; (8009710 <prvAddNewTaskToReadyList+0xc8>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d109      	bne.n	800967a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009666:	4a2a      	ldr	r2, [pc, #168]	; (8009710 <prvAddNewTaskToReadyList+0xc8>)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800966c:	4b27      	ldr	r3, [pc, #156]	; (800970c <prvAddNewTaskToReadyList+0xc4>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b01      	cmp	r3, #1
 8009672:	d110      	bne.n	8009696 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009674:	f000 fc3c 	bl	8009ef0 <prvInitialiseTaskLists>
 8009678:	e00d      	b.n	8009696 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800967a:	4b26      	ldr	r3, [pc, #152]	; (8009714 <prvAddNewTaskToReadyList+0xcc>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d109      	bne.n	8009696 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009682:	4b23      	ldr	r3, [pc, #140]	; (8009710 <prvAddNewTaskToReadyList+0xc8>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800968c:	429a      	cmp	r2, r3
 800968e:	d802      	bhi.n	8009696 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009690:	4a1f      	ldr	r2, [pc, #124]	; (8009710 <prvAddNewTaskToReadyList+0xc8>)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009696:	4b20      	ldr	r3, [pc, #128]	; (8009718 <prvAddNewTaskToReadyList+0xd0>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	3301      	adds	r3, #1
 800969c:	4a1e      	ldr	r2, [pc, #120]	; (8009718 <prvAddNewTaskToReadyList+0xd0>)
 800969e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096a0:	4b1d      	ldr	r3, [pc, #116]	; (8009718 <prvAddNewTaskToReadyList+0xd0>)
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ac:	4b1b      	ldr	r3, [pc, #108]	; (800971c <prvAddNewTaskToReadyList+0xd4>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d903      	bls.n	80096bc <prvAddNewTaskToReadyList+0x74>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b8:	4a18      	ldr	r2, [pc, #96]	; (800971c <prvAddNewTaskToReadyList+0xd4>)
 80096ba:	6013      	str	r3, [r2, #0]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096c0:	4613      	mov	r3, r2
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	4413      	add	r3, r2
 80096c6:	009b      	lsls	r3, r3, #2
 80096c8:	4a15      	ldr	r2, [pc, #84]	; (8009720 <prvAddNewTaskToReadyList+0xd8>)
 80096ca:	441a      	add	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	3304      	adds	r3, #4
 80096d0:	4619      	mov	r1, r3
 80096d2:	4610      	mov	r0, r2
 80096d4:	f7ff f863 	bl	800879e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096d8:	f001 fa4c 	bl	800ab74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80096dc:	4b0d      	ldr	r3, [pc, #52]	; (8009714 <prvAddNewTaskToReadyList+0xcc>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00e      	beq.n	8009702 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096e4:	4b0a      	ldr	r3, [pc, #40]	; (8009710 <prvAddNewTaskToReadyList+0xc8>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d207      	bcs.n	8009702 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80096f2:	4b0c      	ldr	r3, [pc, #48]	; (8009724 <prvAddNewTaskToReadyList+0xdc>)
 80096f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096f8:	601a      	str	r2, [r3, #0]
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009702:	bf00      	nop
 8009704:	3708      	adds	r7, #8
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	200013c4 	.word	0x200013c4
 8009710:	20000ef0 	.word	0x20000ef0
 8009714:	200013d0 	.word	0x200013d0
 8009718:	200013e0 	.word	0x200013e0
 800971c:	200013cc 	.word	0x200013cc
 8009720:	20000ef4 	.word	0x20000ef4
 8009724:	e000ed04 	.word	0xe000ed04

08009728 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009730:	2300      	movs	r3, #0
 8009732:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d019      	beq.n	800976e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800973a:	4b14      	ldr	r3, [pc, #80]	; (800978c <vTaskDelay+0x64>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00c      	beq.n	800975c <vTaskDelay+0x34>
	__asm volatile
 8009742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009746:	b672      	cpsid	i
 8009748:	f383 8811 	msr	BASEPRI, r3
 800974c:	f3bf 8f6f 	isb	sy
 8009750:	f3bf 8f4f 	dsb	sy
 8009754:	b662      	cpsie	i
 8009756:	60bb      	str	r3, [r7, #8]
}
 8009758:	bf00      	nop
 800975a:	e7fe      	b.n	800975a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800975c:	f000 f88e 	bl	800987c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009760:	2100      	movs	r1, #0
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 fd18 	bl	800a198 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009768:	f000 f896 	bl	8009898 <xTaskResumeAll>
 800976c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d107      	bne.n	8009784 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8009774:	4b06      	ldr	r3, [pc, #24]	; (8009790 <vTaskDelay+0x68>)
 8009776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009784:	bf00      	nop
 8009786:	3710      	adds	r7, #16
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}
 800978c:	200013ec 	.word	0x200013ec
 8009790:	e000ed04 	.word	0xe000ed04

08009794 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b08a      	sub	sp, #40	; 0x28
 8009798:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800979a:	2300      	movs	r3, #0
 800979c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800979e:	2300      	movs	r3, #0
 80097a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80097a2:	463a      	mov	r2, r7
 80097a4:	1d39      	adds	r1, r7, #4
 80097a6:	f107 0308 	add.w	r3, r7, #8
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7fe ff96 	bl	80086dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80097b0:	6839      	ldr	r1, [r7, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	68ba      	ldr	r2, [r7, #8]
 80097b6:	9202      	str	r2, [sp, #8]
 80097b8:	9301      	str	r3, [sp, #4]
 80097ba:	2300      	movs	r3, #0
 80097bc:	9300      	str	r3, [sp, #0]
 80097be:	2300      	movs	r3, #0
 80097c0:	460a      	mov	r2, r1
 80097c2:	4926      	ldr	r1, [pc, #152]	; (800985c <vTaskStartScheduler+0xc8>)
 80097c4:	4826      	ldr	r0, [pc, #152]	; (8009860 <vTaskStartScheduler+0xcc>)
 80097c6:	f7ff fdef 	bl	80093a8 <xTaskCreateStatic>
 80097ca:	4603      	mov	r3, r0
 80097cc:	4a25      	ldr	r2, [pc, #148]	; (8009864 <vTaskStartScheduler+0xd0>)
 80097ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80097d0:	4b24      	ldr	r3, [pc, #144]	; (8009864 <vTaskStartScheduler+0xd0>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d002      	beq.n	80097de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80097d8:	2301      	movs	r3, #1
 80097da:	617b      	str	r3, [r7, #20]
 80097dc:	e001      	b.n	80097e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80097de:	2300      	movs	r3, #0
 80097e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d102      	bne.n	80097ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80097e8:	f000 fd2a 	bl	800a240 <xTimerCreateTimerTask>
 80097ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d11d      	bne.n	8009830 <vTaskStartScheduler+0x9c>
	__asm volatile
 80097f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f8:	b672      	cpsid	i
 80097fa:	f383 8811 	msr	BASEPRI, r3
 80097fe:	f3bf 8f6f 	isb	sy
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	b662      	cpsie	i
 8009808:	613b      	str	r3, [r7, #16]
}
 800980a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800980c:	4b16      	ldr	r3, [pc, #88]	; (8009868 <vTaskStartScheduler+0xd4>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	3354      	adds	r3, #84	; 0x54
 8009812:	4a16      	ldr	r2, [pc, #88]	; (800986c <vTaskStartScheduler+0xd8>)
 8009814:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009816:	4b16      	ldr	r3, [pc, #88]	; (8009870 <vTaskStartScheduler+0xdc>)
 8009818:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800981c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800981e:	4b15      	ldr	r3, [pc, #84]	; (8009874 <vTaskStartScheduler+0xe0>)
 8009820:	2201      	movs	r2, #1
 8009822:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009824:	4b14      	ldr	r3, [pc, #80]	; (8009878 <vTaskStartScheduler+0xe4>)
 8009826:	2200      	movs	r2, #0
 8009828:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800982a:	f001 f8f1 	bl	800aa10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800982e:	e010      	b.n	8009852 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009836:	d10c      	bne.n	8009852 <vTaskStartScheduler+0xbe>
	__asm volatile
 8009838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800983c:	b672      	cpsid	i
 800983e:	f383 8811 	msr	BASEPRI, r3
 8009842:	f3bf 8f6f 	isb	sy
 8009846:	f3bf 8f4f 	dsb	sy
 800984a:	b662      	cpsie	i
 800984c:	60fb      	str	r3, [r7, #12]
}
 800984e:	bf00      	nop
 8009850:	e7fe      	b.n	8009850 <vTaskStartScheduler+0xbc>
}
 8009852:	bf00      	nop
 8009854:	3718      	adds	r7, #24
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	0800c248 	.word	0x0800c248
 8009860:	08009ec1 	.word	0x08009ec1
 8009864:	200013e8 	.word	0x200013e8
 8009868:	20000ef0 	.word	0x20000ef0
 800986c:	20000088 	.word	0x20000088
 8009870:	200013e4 	.word	0x200013e4
 8009874:	200013d0 	.word	0x200013d0
 8009878:	200013c8 	.word	0x200013c8

0800987c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800987c:	b480      	push	{r7}
 800987e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009880:	4b04      	ldr	r3, [pc, #16]	; (8009894 <vTaskSuspendAll+0x18>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	3301      	adds	r3, #1
 8009886:	4a03      	ldr	r2, [pc, #12]	; (8009894 <vTaskSuspendAll+0x18>)
 8009888:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800988a:	bf00      	nop
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr
 8009894:	200013ec 	.word	0x200013ec

08009898 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800989e:	2300      	movs	r3, #0
 80098a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80098a2:	2300      	movs	r3, #0
 80098a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098a6:	4b43      	ldr	r3, [pc, #268]	; (80099b4 <xTaskResumeAll+0x11c>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d10c      	bne.n	80098c8 <xTaskResumeAll+0x30>
	__asm volatile
 80098ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b2:	b672      	cpsid	i
 80098b4:	f383 8811 	msr	BASEPRI, r3
 80098b8:	f3bf 8f6f 	isb	sy
 80098bc:	f3bf 8f4f 	dsb	sy
 80098c0:	b662      	cpsie	i
 80098c2:	603b      	str	r3, [r7, #0]
}
 80098c4:	bf00      	nop
 80098c6:	e7fe      	b.n	80098c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80098c8:	f001 f920 	bl	800ab0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80098cc:	4b39      	ldr	r3, [pc, #228]	; (80099b4 <xTaskResumeAll+0x11c>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	4a38      	ldr	r2, [pc, #224]	; (80099b4 <xTaskResumeAll+0x11c>)
 80098d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098d6:	4b37      	ldr	r3, [pc, #220]	; (80099b4 <xTaskResumeAll+0x11c>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d162      	bne.n	80099a4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80098de:	4b36      	ldr	r3, [pc, #216]	; (80099b8 <xTaskResumeAll+0x120>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d05e      	beq.n	80099a4 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098e6:	e02f      	b.n	8009948 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098e8:	4b34      	ldr	r3, [pc, #208]	; (80099bc <xTaskResumeAll+0x124>)
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3318      	adds	r3, #24
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7fe ffaf 	bl	8008858 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	3304      	adds	r3, #4
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fe ffaa 	bl	8008858 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009908:	4b2d      	ldr	r3, [pc, #180]	; (80099c0 <xTaskResumeAll+0x128>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	429a      	cmp	r2, r3
 800990e:	d903      	bls.n	8009918 <xTaskResumeAll+0x80>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009914:	4a2a      	ldr	r2, [pc, #168]	; (80099c0 <xTaskResumeAll+0x128>)
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800991c:	4613      	mov	r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	4413      	add	r3, r2
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	4a27      	ldr	r2, [pc, #156]	; (80099c4 <xTaskResumeAll+0x12c>)
 8009926:	441a      	add	r2, r3
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	3304      	adds	r3, #4
 800992c:	4619      	mov	r1, r3
 800992e:	4610      	mov	r0, r2
 8009930:	f7fe ff35 	bl	800879e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009938:	4b23      	ldr	r3, [pc, #140]	; (80099c8 <xTaskResumeAll+0x130>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800993e:	429a      	cmp	r2, r3
 8009940:	d302      	bcc.n	8009948 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009942:	4b22      	ldr	r3, [pc, #136]	; (80099cc <xTaskResumeAll+0x134>)
 8009944:	2201      	movs	r2, #1
 8009946:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009948:	4b1c      	ldr	r3, [pc, #112]	; (80099bc <xTaskResumeAll+0x124>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1cb      	bne.n	80098e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009956:	f000 fb6f 	bl	800a038 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800995a:	4b1d      	ldr	r3, [pc, #116]	; (80099d0 <xTaskResumeAll+0x138>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d010      	beq.n	8009988 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009966:	f000 f847 	bl	80099f8 <xTaskIncrementTick>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009970:	4b16      	ldr	r3, [pc, #88]	; (80099cc <xTaskResumeAll+0x134>)
 8009972:	2201      	movs	r2, #1
 8009974:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	3b01      	subs	r3, #1
 800997a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1f1      	bne.n	8009966 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009982:	4b13      	ldr	r3, [pc, #76]	; (80099d0 <xTaskResumeAll+0x138>)
 8009984:	2200      	movs	r2, #0
 8009986:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009988:	4b10      	ldr	r3, [pc, #64]	; (80099cc <xTaskResumeAll+0x134>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d009      	beq.n	80099a4 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009990:	2301      	movs	r3, #1
 8009992:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009994:	4b0f      	ldr	r3, [pc, #60]	; (80099d4 <xTaskResumeAll+0x13c>)
 8009996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800999a:	601a      	str	r2, [r3, #0]
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099a4:	f001 f8e6 	bl	800ab74 <vPortExitCritical>

	return xAlreadyYielded;
 80099a8:	68bb      	ldr	r3, [r7, #8]
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	200013ec 	.word	0x200013ec
 80099b8:	200013c4 	.word	0x200013c4
 80099bc:	20001384 	.word	0x20001384
 80099c0:	200013cc 	.word	0x200013cc
 80099c4:	20000ef4 	.word	0x20000ef4
 80099c8:	20000ef0 	.word	0x20000ef0
 80099cc:	200013d8 	.word	0x200013d8
 80099d0:	200013d4 	.word	0x200013d4
 80099d4:	e000ed04 	.word	0xe000ed04

080099d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80099de:	4b05      	ldr	r3, [pc, #20]	; (80099f4 <xTaskGetTickCount+0x1c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80099e4:	687b      	ldr	r3, [r7, #4]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	370c      	adds	r7, #12
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr
 80099f2:	bf00      	nop
 80099f4:	200013c8 	.word	0x200013c8

080099f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099fe:	2300      	movs	r3, #0
 8009a00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a02:	4b50      	ldr	r3, [pc, #320]	; (8009b44 <xTaskIncrementTick+0x14c>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	f040 808b 	bne.w	8009b22 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a0c:	4b4e      	ldr	r3, [pc, #312]	; (8009b48 <xTaskIncrementTick+0x150>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3301      	adds	r3, #1
 8009a12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a14:	4a4c      	ldr	r2, [pc, #304]	; (8009b48 <xTaskIncrementTick+0x150>)
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d122      	bne.n	8009a66 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a20:	4b4a      	ldr	r3, [pc, #296]	; (8009b4c <xTaskIncrementTick+0x154>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00c      	beq.n	8009a44 <xTaskIncrementTick+0x4c>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2e:	b672      	cpsid	i
 8009a30:	f383 8811 	msr	BASEPRI, r3
 8009a34:	f3bf 8f6f 	isb	sy
 8009a38:	f3bf 8f4f 	dsb	sy
 8009a3c:	b662      	cpsie	i
 8009a3e:	603b      	str	r3, [r7, #0]
}
 8009a40:	bf00      	nop
 8009a42:	e7fe      	b.n	8009a42 <xTaskIncrementTick+0x4a>
 8009a44:	4b41      	ldr	r3, [pc, #260]	; (8009b4c <xTaskIncrementTick+0x154>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60fb      	str	r3, [r7, #12]
 8009a4a:	4b41      	ldr	r3, [pc, #260]	; (8009b50 <xTaskIncrementTick+0x158>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a3f      	ldr	r2, [pc, #252]	; (8009b4c <xTaskIncrementTick+0x154>)
 8009a50:	6013      	str	r3, [r2, #0]
 8009a52:	4a3f      	ldr	r2, [pc, #252]	; (8009b50 <xTaskIncrementTick+0x158>)
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6013      	str	r3, [r2, #0]
 8009a58:	4b3e      	ldr	r3, [pc, #248]	; (8009b54 <xTaskIncrementTick+0x15c>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	4a3d      	ldr	r2, [pc, #244]	; (8009b54 <xTaskIncrementTick+0x15c>)
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	f000 fae9 	bl	800a038 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a66:	4b3c      	ldr	r3, [pc, #240]	; (8009b58 <xTaskIncrementTick+0x160>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d349      	bcc.n	8009b04 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a70:	4b36      	ldr	r3, [pc, #216]	; (8009b4c <xTaskIncrementTick+0x154>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d104      	bne.n	8009a84 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a7a:	4b37      	ldr	r3, [pc, #220]	; (8009b58 <xTaskIncrementTick+0x160>)
 8009a7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a80:	601a      	str	r2, [r3, #0]
					break;
 8009a82:	e03f      	b.n	8009b04 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a84:	4b31      	ldr	r3, [pc, #196]	; (8009b4c <xTaskIncrementTick+0x154>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d203      	bcs.n	8009aa4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a9c:	4a2e      	ldr	r2, [pc, #184]	; (8009b58 <xTaskIncrementTick+0x160>)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009aa2:	e02f      	b.n	8009b04 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	3304      	adds	r3, #4
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7fe fed5 	bl	8008858 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d004      	beq.n	8009ac0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	3318      	adds	r3, #24
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7fe fecc 	bl	8008858 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ac4:	4b25      	ldr	r3, [pc, #148]	; (8009b5c <xTaskIncrementTick+0x164>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d903      	bls.n	8009ad4 <xTaskIncrementTick+0xdc>
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad0:	4a22      	ldr	r2, [pc, #136]	; (8009b5c <xTaskIncrementTick+0x164>)
 8009ad2:	6013      	str	r3, [r2, #0]
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad8:	4613      	mov	r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	4413      	add	r3, r2
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4a1f      	ldr	r2, [pc, #124]	; (8009b60 <xTaskIncrementTick+0x168>)
 8009ae2:	441a      	add	r2, r3
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	3304      	adds	r3, #4
 8009ae8:	4619      	mov	r1, r3
 8009aea:	4610      	mov	r0, r2
 8009aec:	f7fe fe57 	bl	800879e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009af4:	4b1b      	ldr	r3, [pc, #108]	; (8009b64 <xTaskIncrementTick+0x16c>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d3b8      	bcc.n	8009a70 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8009afe:	2301      	movs	r3, #1
 8009b00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b02:	e7b5      	b.n	8009a70 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b04:	4b17      	ldr	r3, [pc, #92]	; (8009b64 <xTaskIncrementTick+0x16c>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b0a:	4915      	ldr	r1, [pc, #84]	; (8009b60 <xTaskIncrementTick+0x168>)
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4413      	add	r3, r2
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	440b      	add	r3, r1
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d907      	bls.n	8009b2c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	617b      	str	r3, [r7, #20]
 8009b20:	e004      	b.n	8009b2c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009b22:	4b11      	ldr	r3, [pc, #68]	; (8009b68 <xTaskIncrementTick+0x170>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3301      	adds	r3, #1
 8009b28:	4a0f      	ldr	r2, [pc, #60]	; (8009b68 <xTaskIncrementTick+0x170>)
 8009b2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009b2c:	4b0f      	ldr	r3, [pc, #60]	; (8009b6c <xTaskIncrementTick+0x174>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d001      	beq.n	8009b38 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009b34:	2301      	movs	r3, #1
 8009b36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009b38:	697b      	ldr	r3, [r7, #20]
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3718      	adds	r7, #24
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	200013ec 	.word	0x200013ec
 8009b48:	200013c8 	.word	0x200013c8
 8009b4c:	2000137c 	.word	0x2000137c
 8009b50:	20001380 	.word	0x20001380
 8009b54:	200013dc 	.word	0x200013dc
 8009b58:	200013e4 	.word	0x200013e4
 8009b5c:	200013cc 	.word	0x200013cc
 8009b60:	20000ef4 	.word	0x20000ef4
 8009b64:	20000ef0 	.word	0x20000ef0
 8009b68:	200013d4 	.word	0x200013d4
 8009b6c:	200013d8 	.word	0x200013d8

08009b70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b76:	4b2b      	ldr	r3, [pc, #172]	; (8009c24 <vTaskSwitchContext+0xb4>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d003      	beq.n	8009b86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b7e:	4b2a      	ldr	r3, [pc, #168]	; (8009c28 <vTaskSwitchContext+0xb8>)
 8009b80:	2201      	movs	r2, #1
 8009b82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b84:	e048      	b.n	8009c18 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 8009b86:	4b28      	ldr	r3, [pc, #160]	; (8009c28 <vTaskSwitchContext+0xb8>)
 8009b88:	2200      	movs	r2, #0
 8009b8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b8c:	4b27      	ldr	r3, [pc, #156]	; (8009c2c <vTaskSwitchContext+0xbc>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	60fb      	str	r3, [r7, #12]
 8009b92:	e012      	b.n	8009bba <vTaskSwitchContext+0x4a>
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d10c      	bne.n	8009bb4 <vTaskSwitchContext+0x44>
	__asm volatile
 8009b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9e:	b672      	cpsid	i
 8009ba0:	f383 8811 	msr	BASEPRI, r3
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	f3bf 8f4f 	dsb	sy
 8009bac:	b662      	cpsie	i
 8009bae:	607b      	str	r3, [r7, #4]
}
 8009bb0:	bf00      	nop
 8009bb2:	e7fe      	b.n	8009bb2 <vTaskSwitchContext+0x42>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	3b01      	subs	r3, #1
 8009bb8:	60fb      	str	r3, [r7, #12]
 8009bba:	491d      	ldr	r1, [pc, #116]	; (8009c30 <vTaskSwitchContext+0xc0>)
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4413      	add	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	440b      	add	r3, r1
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d0e2      	beq.n	8009b94 <vTaskSwitchContext+0x24>
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4a15      	ldr	r2, [pc, #84]	; (8009c30 <vTaskSwitchContext+0xc0>)
 8009bda:	4413      	add	r3, r2
 8009bdc:	60bb      	str	r3, [r7, #8]
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	685a      	ldr	r2, [r3, #4]
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	605a      	str	r2, [r3, #4]
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	3308      	adds	r3, #8
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d104      	bne.n	8009bfe <vTaskSwitchContext+0x8e>
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	685a      	ldr	r2, [r3, #4]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	605a      	str	r2, [r3, #4]
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	4a0b      	ldr	r2, [pc, #44]	; (8009c34 <vTaskSwitchContext+0xc4>)
 8009c06:	6013      	str	r3, [r2, #0]
 8009c08:	4a08      	ldr	r2, [pc, #32]	; (8009c2c <vTaskSwitchContext+0xbc>)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c0e:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <vTaskSwitchContext+0xc4>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	3354      	adds	r3, #84	; 0x54
 8009c14:	4a08      	ldr	r2, [pc, #32]	; (8009c38 <vTaskSwitchContext+0xc8>)
 8009c16:	6013      	str	r3, [r2, #0]
}
 8009c18:	bf00      	nop
 8009c1a:	3714      	adds	r7, #20
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr
 8009c24:	200013ec 	.word	0x200013ec
 8009c28:	200013d8 	.word	0x200013d8
 8009c2c:	200013cc 	.word	0x200013cc
 8009c30:	20000ef4 	.word	0x20000ef4
 8009c34:	20000ef0 	.word	0x20000ef0
 8009c38:	20000088 	.word	0x20000088

08009c3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d10c      	bne.n	8009c66 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c50:	b672      	cpsid	i
 8009c52:	f383 8811 	msr	BASEPRI, r3
 8009c56:	f3bf 8f6f 	isb	sy
 8009c5a:	f3bf 8f4f 	dsb	sy
 8009c5e:	b662      	cpsie	i
 8009c60:	60fb      	str	r3, [r7, #12]
}
 8009c62:	bf00      	nop
 8009c64:	e7fe      	b.n	8009c64 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c66:	4b07      	ldr	r3, [pc, #28]	; (8009c84 <vTaskPlaceOnEventList+0x48>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3318      	adds	r3, #24
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f7fe fdb9 	bl	80087e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c74:	2101      	movs	r1, #1
 8009c76:	6838      	ldr	r0, [r7, #0]
 8009c78:	f000 fa8e 	bl	800a198 <prvAddCurrentTaskToDelayedList>
}
 8009c7c:	bf00      	nop
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}
 8009c84:	20000ef0 	.word	0x20000ef0

08009c88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b086      	sub	sp, #24
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	60b9      	str	r1, [r7, #8]
 8009c92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d10c      	bne.n	8009cb4 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c9e:	b672      	cpsid	i
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	b662      	cpsie	i
 8009cae:	617b      	str	r3, [r7, #20]
}
 8009cb0:	bf00      	nop
 8009cb2:	e7fe      	b.n	8009cb2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cb4:	4b0a      	ldr	r3, [pc, #40]	; (8009ce0 <vTaskPlaceOnEventListRestricted+0x58>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	3318      	adds	r3, #24
 8009cba:	4619      	mov	r1, r3
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f7fe fd6e 	bl	800879e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d002      	beq.n	8009cce <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009cc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ccc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009cce:	6879      	ldr	r1, [r7, #4]
 8009cd0:	68b8      	ldr	r0, [r7, #8]
 8009cd2:	f000 fa61 	bl	800a198 <prvAddCurrentTaskToDelayedList>
	}
 8009cd6:	bf00      	nop
 8009cd8:	3718      	adds	r7, #24
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	20000ef0 	.word	0x20000ef0

08009ce4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b086      	sub	sp, #24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	68db      	ldr	r3, [r3, #12]
 8009cf0:	68db      	ldr	r3, [r3, #12]
 8009cf2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d10c      	bne.n	8009d14 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8009cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfe:	b672      	cpsid	i
 8009d00:	f383 8811 	msr	BASEPRI, r3
 8009d04:	f3bf 8f6f 	isb	sy
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	b662      	cpsie	i
 8009d0e:	60fb      	str	r3, [r7, #12]
}
 8009d10:	bf00      	nop
 8009d12:	e7fe      	b.n	8009d12 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	3318      	adds	r3, #24
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fe fd9d 	bl	8008858 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d1e:	4b1e      	ldr	r3, [pc, #120]	; (8009d98 <xTaskRemoveFromEventList+0xb4>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d11d      	bne.n	8009d62 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	3304      	adds	r3, #4
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7fe fd94 	bl	8008858 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d34:	4b19      	ldr	r3, [pc, #100]	; (8009d9c <xTaskRemoveFromEventList+0xb8>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d903      	bls.n	8009d44 <xTaskRemoveFromEventList+0x60>
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d40:	4a16      	ldr	r2, [pc, #88]	; (8009d9c <xTaskRemoveFromEventList+0xb8>)
 8009d42:	6013      	str	r3, [r2, #0]
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d48:	4613      	mov	r3, r2
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	4413      	add	r3, r2
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	4a13      	ldr	r2, [pc, #76]	; (8009da0 <xTaskRemoveFromEventList+0xbc>)
 8009d52:	441a      	add	r2, r3
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	3304      	adds	r3, #4
 8009d58:	4619      	mov	r1, r3
 8009d5a:	4610      	mov	r0, r2
 8009d5c:	f7fe fd1f 	bl	800879e <vListInsertEnd>
 8009d60:	e005      	b.n	8009d6e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	3318      	adds	r3, #24
 8009d66:	4619      	mov	r1, r3
 8009d68:	480e      	ldr	r0, [pc, #56]	; (8009da4 <xTaskRemoveFromEventList+0xc0>)
 8009d6a:	f7fe fd18 	bl	800879e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d72:	4b0d      	ldr	r3, [pc, #52]	; (8009da8 <xTaskRemoveFromEventList+0xc4>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d905      	bls.n	8009d88 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d80:	4b0a      	ldr	r3, [pc, #40]	; (8009dac <xTaskRemoveFromEventList+0xc8>)
 8009d82:	2201      	movs	r2, #1
 8009d84:	601a      	str	r2, [r3, #0]
 8009d86:	e001      	b.n	8009d8c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d8c:	697b      	ldr	r3, [r7, #20]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3718      	adds	r7, #24
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	200013ec 	.word	0x200013ec
 8009d9c:	200013cc 	.word	0x200013cc
 8009da0:	20000ef4 	.word	0x20000ef4
 8009da4:	20001384 	.word	0x20001384
 8009da8:	20000ef0 	.word	0x20000ef0
 8009dac:	200013d8 	.word	0x200013d8

08009db0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009db8:	4b06      	ldr	r3, [pc, #24]	; (8009dd4 <vTaskInternalSetTimeOutState+0x24>)
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009dc0:	4b05      	ldr	r3, [pc, #20]	; (8009dd8 <vTaskInternalSetTimeOutState+0x28>)
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	605a      	str	r2, [r3, #4]
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	200013dc 	.word	0x200013dc
 8009dd8:	200013c8 	.word	0x200013c8

08009ddc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b088      	sub	sp, #32
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10c      	bne.n	8009e06 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df0:	b672      	cpsid	i
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	b662      	cpsie	i
 8009e00:	613b      	str	r3, [r7, #16]
}
 8009e02:	bf00      	nop
 8009e04:	e7fe      	b.n	8009e04 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10c      	bne.n	8009e26 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e10:	b672      	cpsid	i
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	b662      	cpsie	i
 8009e20:	60fb      	str	r3, [r7, #12]
}
 8009e22:	bf00      	nop
 8009e24:	e7fe      	b.n	8009e24 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8009e26:	f000 fe71 	bl	800ab0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e2a:	4b1d      	ldr	r3, [pc, #116]	; (8009ea0 <xTaskCheckForTimeOut+0xc4>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	69ba      	ldr	r2, [r7, #24]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e42:	d102      	bne.n	8009e4a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e44:	2300      	movs	r3, #0
 8009e46:	61fb      	str	r3, [r7, #28]
 8009e48:	e023      	b.n	8009e92 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	4b15      	ldr	r3, [pc, #84]	; (8009ea4 <xTaskCheckForTimeOut+0xc8>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d007      	beq.n	8009e66 <xTaskCheckForTimeOut+0x8a>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	69ba      	ldr	r2, [r7, #24]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d302      	bcc.n	8009e66 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e60:	2301      	movs	r3, #1
 8009e62:	61fb      	str	r3, [r7, #28]
 8009e64:	e015      	b.n	8009e92 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	697a      	ldr	r2, [r7, #20]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d20b      	bcs.n	8009e88 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	1ad2      	subs	r2, r2, r3
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f7ff ff97 	bl	8009db0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e82:	2300      	movs	r3, #0
 8009e84:	61fb      	str	r3, [r7, #28]
 8009e86:	e004      	b.n	8009e92 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e92:	f000 fe6f 	bl	800ab74 <vPortExitCritical>

	return xReturn;
 8009e96:	69fb      	ldr	r3, [r7, #28]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3720      	adds	r7, #32
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	200013c8 	.word	0x200013c8
 8009ea4:	200013dc 	.word	0x200013dc

08009ea8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009eac:	4b03      	ldr	r3, [pc, #12]	; (8009ebc <vTaskMissedYield+0x14>)
 8009eae:	2201      	movs	r2, #1
 8009eb0:	601a      	str	r2, [r3, #0]
}
 8009eb2:	bf00      	nop
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr
 8009ebc:	200013d8 	.word	0x200013d8

08009ec0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ec8:	f000 f852 	bl	8009f70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ecc:	4b06      	ldr	r3, [pc, #24]	; (8009ee8 <prvIdleTask+0x28>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d9f9      	bls.n	8009ec8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ed4:	4b05      	ldr	r3, [pc, #20]	; (8009eec <prvIdleTask+0x2c>)
 8009ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eda:	601a      	str	r2, [r3, #0]
 8009edc:	f3bf 8f4f 	dsb	sy
 8009ee0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009ee4:	e7f0      	b.n	8009ec8 <prvIdleTask+0x8>
 8009ee6:	bf00      	nop
 8009ee8:	20000ef4 	.word	0x20000ef4
 8009eec:	e000ed04 	.word	0xe000ed04

08009ef0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b082      	sub	sp, #8
 8009ef4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	607b      	str	r3, [r7, #4]
 8009efa:	e00c      	b.n	8009f16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4a12      	ldr	r2, [pc, #72]	; (8009f50 <prvInitialiseTaskLists+0x60>)
 8009f08:	4413      	add	r3, r2
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7fe fc1a 	bl	8008744 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	3301      	adds	r3, #1
 8009f14:	607b      	str	r3, [r7, #4]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2b37      	cmp	r3, #55	; 0x37
 8009f1a:	d9ef      	bls.n	8009efc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f1c:	480d      	ldr	r0, [pc, #52]	; (8009f54 <prvInitialiseTaskLists+0x64>)
 8009f1e:	f7fe fc11 	bl	8008744 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f22:	480d      	ldr	r0, [pc, #52]	; (8009f58 <prvInitialiseTaskLists+0x68>)
 8009f24:	f7fe fc0e 	bl	8008744 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f28:	480c      	ldr	r0, [pc, #48]	; (8009f5c <prvInitialiseTaskLists+0x6c>)
 8009f2a:	f7fe fc0b 	bl	8008744 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f2e:	480c      	ldr	r0, [pc, #48]	; (8009f60 <prvInitialiseTaskLists+0x70>)
 8009f30:	f7fe fc08 	bl	8008744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f34:	480b      	ldr	r0, [pc, #44]	; (8009f64 <prvInitialiseTaskLists+0x74>)
 8009f36:	f7fe fc05 	bl	8008744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f3a:	4b0b      	ldr	r3, [pc, #44]	; (8009f68 <prvInitialiseTaskLists+0x78>)
 8009f3c:	4a05      	ldr	r2, [pc, #20]	; (8009f54 <prvInitialiseTaskLists+0x64>)
 8009f3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f40:	4b0a      	ldr	r3, [pc, #40]	; (8009f6c <prvInitialiseTaskLists+0x7c>)
 8009f42:	4a05      	ldr	r2, [pc, #20]	; (8009f58 <prvInitialiseTaskLists+0x68>)
 8009f44:	601a      	str	r2, [r3, #0]
}
 8009f46:	bf00      	nop
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	20000ef4 	.word	0x20000ef4
 8009f54:	20001354 	.word	0x20001354
 8009f58:	20001368 	.word	0x20001368
 8009f5c:	20001384 	.word	0x20001384
 8009f60:	20001398 	.word	0x20001398
 8009f64:	200013b0 	.word	0x200013b0
 8009f68:	2000137c 	.word	0x2000137c
 8009f6c:	20001380 	.word	0x20001380

08009f70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f76:	e019      	b.n	8009fac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f78:	f000 fdc8 	bl	800ab0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f7c:	4b10      	ldr	r3, [pc, #64]	; (8009fc0 <prvCheckTasksWaitingTermination+0x50>)
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	68db      	ldr	r3, [r3, #12]
 8009f82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	3304      	adds	r3, #4
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe fc65 	bl	8008858 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f8e:	4b0d      	ldr	r3, [pc, #52]	; (8009fc4 <prvCheckTasksWaitingTermination+0x54>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	3b01      	subs	r3, #1
 8009f94:	4a0b      	ldr	r2, [pc, #44]	; (8009fc4 <prvCheckTasksWaitingTermination+0x54>)
 8009f96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f98:	4b0b      	ldr	r3, [pc, #44]	; (8009fc8 <prvCheckTasksWaitingTermination+0x58>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	3b01      	subs	r3, #1
 8009f9e:	4a0a      	ldr	r2, [pc, #40]	; (8009fc8 <prvCheckTasksWaitingTermination+0x58>)
 8009fa0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009fa2:	f000 fde7 	bl	800ab74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 f810 	bl	8009fcc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fac:	4b06      	ldr	r3, [pc, #24]	; (8009fc8 <prvCheckTasksWaitingTermination+0x58>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d1e1      	bne.n	8009f78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	20001398 	.word	0x20001398
 8009fc4:	200013c4 	.word	0x200013c4
 8009fc8:	200013ac 	.word	0x200013ac

08009fcc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	3354      	adds	r3, #84	; 0x54
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f001 fa63 	bl	800b4a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d108      	bne.n	8009ffa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fec:	4618      	mov	r0, r3
 8009fee:	f000 ff83 	bl	800aef8 <vPortFree>
				vPortFree( pxTCB );
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 ff80 	bl	800aef8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009ff8:	e01a      	b.n	800a030 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a000:	2b01      	cmp	r3, #1
 800a002:	d103      	bne.n	800a00c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 ff77 	bl	800aef8 <vPortFree>
	}
 800a00a:	e011      	b.n	800a030 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a012:	2b02      	cmp	r3, #2
 800a014:	d00c      	beq.n	800a030 <prvDeleteTCB+0x64>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a01a:	b672      	cpsid	i
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	b662      	cpsie	i
 800a02a:	60fb      	str	r3, [r7, #12]
}
 800a02c:	bf00      	nop
 800a02e:	e7fe      	b.n	800a02e <prvDeleteTCB+0x62>
	}
 800a030:	bf00      	nop
 800a032:	3710      	adds	r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a03e:	4b0c      	ldr	r3, [pc, #48]	; (800a070 <prvResetNextTaskUnblockTime+0x38>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d104      	bne.n	800a052 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a048:	4b0a      	ldr	r3, [pc, #40]	; (800a074 <prvResetNextTaskUnblockTime+0x3c>)
 800a04a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a04e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a050:	e008      	b.n	800a064 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a052:	4b07      	ldr	r3, [pc, #28]	; (800a070 <prvResetNextTaskUnblockTime+0x38>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	68db      	ldr	r3, [r3, #12]
 800a05a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	4a04      	ldr	r2, [pc, #16]	; (800a074 <prvResetNextTaskUnblockTime+0x3c>)
 800a062:	6013      	str	r3, [r2, #0]
}
 800a064:	bf00      	nop
 800a066:	370c      	adds	r7, #12
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr
 800a070:	2000137c 	.word	0x2000137c
 800a074:	200013e4 	.word	0x200013e4

0800a078 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a07e:	4b0b      	ldr	r3, [pc, #44]	; (800a0ac <xTaskGetSchedulerState+0x34>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d102      	bne.n	800a08c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a086:	2301      	movs	r3, #1
 800a088:	607b      	str	r3, [r7, #4]
 800a08a:	e008      	b.n	800a09e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a08c:	4b08      	ldr	r3, [pc, #32]	; (800a0b0 <xTaskGetSchedulerState+0x38>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d102      	bne.n	800a09a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a094:	2302      	movs	r3, #2
 800a096:	607b      	str	r3, [r7, #4]
 800a098:	e001      	b.n	800a09e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a09a:	2300      	movs	r3, #0
 800a09c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a09e:	687b      	ldr	r3, [r7, #4]
	}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	200013d0 	.word	0x200013d0
 800a0b0:	200013ec 	.word	0x200013ec

0800a0b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b086      	sub	sp, #24
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d05a      	beq.n	800a180 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a0ca:	4b30      	ldr	r3, [pc, #192]	; (800a18c <xTaskPriorityDisinherit+0xd8>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	693a      	ldr	r2, [r7, #16]
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d00c      	beq.n	800a0ee <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800a0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d8:	b672      	cpsid	i
 800a0da:	f383 8811 	msr	BASEPRI, r3
 800a0de:	f3bf 8f6f 	isb	sy
 800a0e2:	f3bf 8f4f 	dsb	sy
 800a0e6:	b662      	cpsie	i
 800a0e8:	60fb      	str	r3, [r7, #12]
}
 800a0ea:	bf00      	nop
 800a0ec:	e7fe      	b.n	800a0ec <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d10c      	bne.n	800a110 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fa:	b672      	cpsid	i
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	b662      	cpsie	i
 800a10a:	60bb      	str	r3, [r7, #8]
}
 800a10c:	bf00      	nop
 800a10e:	e7fe      	b.n	800a10e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a114:	1e5a      	subs	r2, r3, #1
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a122:	429a      	cmp	r2, r3
 800a124:	d02c      	beq.n	800a180 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d128      	bne.n	800a180 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	3304      	adds	r3, #4
 800a132:	4618      	mov	r0, r3
 800a134:	f7fe fb90 	bl	8008858 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a144:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a150:	4b0f      	ldr	r3, [pc, #60]	; (800a190 <xTaskPriorityDisinherit+0xdc>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	429a      	cmp	r2, r3
 800a156:	d903      	bls.n	800a160 <xTaskPriorityDisinherit+0xac>
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a15c:	4a0c      	ldr	r2, [pc, #48]	; (800a190 <xTaskPriorityDisinherit+0xdc>)
 800a15e:	6013      	str	r3, [r2, #0]
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a164:	4613      	mov	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	4413      	add	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	4a09      	ldr	r2, [pc, #36]	; (800a194 <xTaskPriorityDisinherit+0xe0>)
 800a16e:	441a      	add	r2, r3
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	3304      	adds	r3, #4
 800a174:	4619      	mov	r1, r3
 800a176:	4610      	mov	r0, r2
 800a178:	f7fe fb11 	bl	800879e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a17c:	2301      	movs	r3, #1
 800a17e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a180:	697b      	ldr	r3, [r7, #20]
	}
 800a182:	4618      	mov	r0, r3
 800a184:	3718      	adds	r7, #24
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	20000ef0 	.word	0x20000ef0
 800a190:	200013cc 	.word	0x200013cc
 800a194:	20000ef4 	.word	0x20000ef4

0800a198 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1a2:	4b21      	ldr	r3, [pc, #132]	; (800a228 <prvAddCurrentTaskToDelayedList+0x90>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1a8:	4b20      	ldr	r3, [pc, #128]	; (800a22c <prvAddCurrentTaskToDelayedList+0x94>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	3304      	adds	r3, #4
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7fe fb52 	bl	8008858 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ba:	d10a      	bne.n	800a1d2 <prvAddCurrentTaskToDelayedList+0x3a>
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d007      	beq.n	800a1d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1c2:	4b1a      	ldr	r3, [pc, #104]	; (800a22c <prvAddCurrentTaskToDelayedList+0x94>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3304      	adds	r3, #4
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4819      	ldr	r0, [pc, #100]	; (800a230 <prvAddCurrentTaskToDelayedList+0x98>)
 800a1cc:	f7fe fae7 	bl	800879e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a1d0:	e026      	b.n	800a220 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4413      	add	r3, r2
 800a1d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a1da:	4b14      	ldr	r3, [pc, #80]	; (800a22c <prvAddCurrentTaskToDelayedList+0x94>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d209      	bcs.n	800a1fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1ea:	4b12      	ldr	r3, [pc, #72]	; (800a234 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	4b0f      	ldr	r3, [pc, #60]	; (800a22c <prvAddCurrentTaskToDelayedList+0x94>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	3304      	adds	r3, #4
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	4610      	mov	r0, r2
 800a1f8:	f7fe faf5 	bl	80087e6 <vListInsert>
}
 800a1fc:	e010      	b.n	800a220 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1fe:	4b0e      	ldr	r3, [pc, #56]	; (800a238 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	4b0a      	ldr	r3, [pc, #40]	; (800a22c <prvAddCurrentTaskToDelayedList+0x94>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	3304      	adds	r3, #4
 800a208:	4619      	mov	r1, r3
 800a20a:	4610      	mov	r0, r2
 800a20c:	f7fe faeb 	bl	80087e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a210:	4b0a      	ldr	r3, [pc, #40]	; (800a23c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	68ba      	ldr	r2, [r7, #8]
 800a216:	429a      	cmp	r2, r3
 800a218:	d202      	bcs.n	800a220 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a21a:	4a08      	ldr	r2, [pc, #32]	; (800a23c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	6013      	str	r3, [r2, #0]
}
 800a220:	bf00      	nop
 800a222:	3710      	adds	r7, #16
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}
 800a228:	200013c8 	.word	0x200013c8
 800a22c:	20000ef0 	.word	0x20000ef0
 800a230:	200013b0 	.word	0x200013b0
 800a234:	20001380 	.word	0x20001380
 800a238:	2000137c 	.word	0x2000137c
 800a23c:	200013e4 	.word	0x200013e4

0800a240 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b08a      	sub	sp, #40	; 0x28
 800a244:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a246:	2300      	movs	r3, #0
 800a248:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a24a:	f000 fb15 	bl	800a878 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a24e:	4b1d      	ldr	r3, [pc, #116]	; (800a2c4 <xTimerCreateTimerTask+0x84>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d021      	beq.n	800a29a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a256:	2300      	movs	r3, #0
 800a258:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a25a:	2300      	movs	r3, #0
 800a25c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a25e:	1d3a      	adds	r2, r7, #4
 800a260:	f107 0108 	add.w	r1, r7, #8
 800a264:	f107 030c 	add.w	r3, r7, #12
 800a268:	4618      	mov	r0, r3
 800a26a:	f7fe fa51 	bl	8008710 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a26e:	6879      	ldr	r1, [r7, #4]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	68fa      	ldr	r2, [r7, #12]
 800a274:	9202      	str	r2, [sp, #8]
 800a276:	9301      	str	r3, [sp, #4]
 800a278:	2302      	movs	r3, #2
 800a27a:	9300      	str	r3, [sp, #0]
 800a27c:	2300      	movs	r3, #0
 800a27e:	460a      	mov	r2, r1
 800a280:	4911      	ldr	r1, [pc, #68]	; (800a2c8 <xTimerCreateTimerTask+0x88>)
 800a282:	4812      	ldr	r0, [pc, #72]	; (800a2cc <xTimerCreateTimerTask+0x8c>)
 800a284:	f7ff f890 	bl	80093a8 <xTaskCreateStatic>
 800a288:	4603      	mov	r3, r0
 800a28a:	4a11      	ldr	r2, [pc, #68]	; (800a2d0 <xTimerCreateTimerTask+0x90>)
 800a28c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a28e:	4b10      	ldr	r3, [pc, #64]	; (800a2d0 <xTimerCreateTimerTask+0x90>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d001      	beq.n	800a29a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a296:	2301      	movs	r3, #1
 800a298:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d10c      	bne.n	800a2ba <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800a2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a4:	b672      	cpsid	i
 800a2a6:	f383 8811 	msr	BASEPRI, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 800a2ae:	f3bf 8f4f 	dsb	sy
 800a2b2:	b662      	cpsie	i
 800a2b4:	613b      	str	r3, [r7, #16]
}
 800a2b6:	bf00      	nop
 800a2b8:	e7fe      	b.n	800a2b8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800a2ba:	697b      	ldr	r3, [r7, #20]
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3718      	adds	r7, #24
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	20001420 	.word	0x20001420
 800a2c8:	0800c250 	.word	0x0800c250
 800a2cc:	0800a411 	.word	0x0800a411
 800a2d0:	20001424 	.word	0x20001424

0800a2d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b08a      	sub	sp, #40	; 0x28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	607a      	str	r2, [r7, #4]
 800a2e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10c      	bne.n	800a306 <xTimerGenericCommand+0x32>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f0:	b672      	cpsid	i
 800a2f2:	f383 8811 	msr	BASEPRI, r3
 800a2f6:	f3bf 8f6f 	isb	sy
 800a2fa:	f3bf 8f4f 	dsb	sy
 800a2fe:	b662      	cpsie	i
 800a300:	623b      	str	r3, [r7, #32]
}
 800a302:	bf00      	nop
 800a304:	e7fe      	b.n	800a304 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a306:	4b1a      	ldr	r3, [pc, #104]	; (800a370 <xTimerGenericCommand+0x9c>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d02a      	beq.n	800a364 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	2b05      	cmp	r3, #5
 800a31e:	dc18      	bgt.n	800a352 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a320:	f7ff feaa 	bl	800a078 <xTaskGetSchedulerState>
 800a324:	4603      	mov	r3, r0
 800a326:	2b02      	cmp	r3, #2
 800a328:	d109      	bne.n	800a33e <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a32a:	4b11      	ldr	r3, [pc, #68]	; (800a370 <xTimerGenericCommand+0x9c>)
 800a32c:	6818      	ldr	r0, [r3, #0]
 800a32e:	f107 0110 	add.w	r1, r7, #16
 800a332:	2300      	movs	r3, #0
 800a334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a336:	f7fe fc3d 	bl	8008bb4 <xQueueGenericSend>
 800a33a:	6278      	str	r0, [r7, #36]	; 0x24
 800a33c:	e012      	b.n	800a364 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a33e:	4b0c      	ldr	r3, [pc, #48]	; (800a370 <xTimerGenericCommand+0x9c>)
 800a340:	6818      	ldr	r0, [r3, #0]
 800a342:	f107 0110 	add.w	r1, r7, #16
 800a346:	2300      	movs	r3, #0
 800a348:	2200      	movs	r2, #0
 800a34a:	f7fe fc33 	bl	8008bb4 <xQueueGenericSend>
 800a34e:	6278      	str	r0, [r7, #36]	; 0x24
 800a350:	e008      	b.n	800a364 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a352:	4b07      	ldr	r3, [pc, #28]	; (800a370 <xTimerGenericCommand+0x9c>)
 800a354:	6818      	ldr	r0, [r3, #0]
 800a356:	f107 0110 	add.w	r1, r7, #16
 800a35a:	2300      	movs	r3, #0
 800a35c:	683a      	ldr	r2, [r7, #0]
 800a35e:	f7fe fd2f 	bl	8008dc0 <xQueueGenericSendFromISR>
 800a362:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a366:	4618      	mov	r0, r3
 800a368:	3728      	adds	r7, #40	; 0x28
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	20001420 	.word	0x20001420

0800a374 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b088      	sub	sp, #32
 800a378:	af02      	add	r7, sp, #8
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a37e:	4b23      	ldr	r3, [pc, #140]	; (800a40c <prvProcessExpiredTimer+0x98>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	68db      	ldr	r3, [r3, #12]
 800a386:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	3304      	adds	r3, #4
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7fe fa63 	bl	8008858 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a398:	f003 0304 	and.w	r3, r3, #4
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d024      	beq.n	800a3ea <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	699a      	ldr	r2, [r3, #24]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	18d1      	adds	r1, r2, r3
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	6978      	ldr	r0, [r7, #20]
 800a3ae:	f000 f8d3 	bl	800a558 <prvInsertTimerInActiveList>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d021      	beq.n	800a3fc <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	9300      	str	r3, [sp, #0]
 800a3bc:	2300      	movs	r3, #0
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	6978      	ldr	r0, [r7, #20]
 800a3c4:	f7ff ff86 	bl	800a2d4 <xTimerGenericCommand>
 800a3c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d115      	bne.n	800a3fc <prvProcessExpiredTimer+0x88>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d4:	b672      	cpsid	i
 800a3d6:	f383 8811 	msr	BASEPRI, r3
 800a3da:	f3bf 8f6f 	isb	sy
 800a3de:	f3bf 8f4f 	dsb	sy
 800a3e2:	b662      	cpsie	i
 800a3e4:	60fb      	str	r3, [r7, #12]
}
 800a3e6:	bf00      	nop
 800a3e8:	e7fe      	b.n	800a3e8 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3f0:	f023 0301 	bic.w	r3, r3, #1
 800a3f4:	b2da      	uxtb	r2, r3
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	6a1b      	ldr	r3, [r3, #32]
 800a400:	6978      	ldr	r0, [r7, #20]
 800a402:	4798      	blx	r3
}
 800a404:	bf00      	nop
 800a406:	3718      	adds	r7, #24
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	20001418 	.word	0x20001418

0800a410 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a418:	f107 0308 	add.w	r3, r7, #8
 800a41c:	4618      	mov	r0, r3
 800a41e:	f000 f857 	bl	800a4d0 <prvGetNextExpireTime>
 800a422:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	4619      	mov	r1, r3
 800a428:	68f8      	ldr	r0, [r7, #12]
 800a42a:	f000 f803 	bl	800a434 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a42e:	f000 f8d5 	bl	800a5dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a432:	e7f1      	b.n	800a418 <prvTimerTask+0x8>

0800a434 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a43e:	f7ff fa1d 	bl	800987c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a442:	f107 0308 	add.w	r3, r7, #8
 800a446:	4618      	mov	r0, r3
 800a448:	f000 f866 	bl	800a518 <prvSampleTimeNow>
 800a44c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d130      	bne.n	800a4b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d10a      	bne.n	800a470 <prvProcessTimerOrBlockTask+0x3c>
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d806      	bhi.n	800a470 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a462:	f7ff fa19 	bl	8009898 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a466:	68f9      	ldr	r1, [r7, #12]
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f7ff ff83 	bl	800a374 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a46e:	e024      	b.n	800a4ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d008      	beq.n	800a488 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a476:	4b13      	ldr	r3, [pc, #76]	; (800a4c4 <prvProcessTimerOrBlockTask+0x90>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d101      	bne.n	800a484 <prvProcessTimerOrBlockTask+0x50>
 800a480:	2301      	movs	r3, #1
 800a482:	e000      	b.n	800a486 <prvProcessTimerOrBlockTask+0x52>
 800a484:	2300      	movs	r3, #0
 800a486:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a488:	4b0f      	ldr	r3, [pc, #60]	; (800a4c8 <prvProcessTimerOrBlockTask+0x94>)
 800a48a:	6818      	ldr	r0, [r3, #0]
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	1ad3      	subs	r3, r2, r3
 800a492:	683a      	ldr	r2, [r7, #0]
 800a494:	4619      	mov	r1, r3
 800a496:	f7fe ff53 	bl	8009340 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a49a:	f7ff f9fd 	bl	8009898 <xTaskResumeAll>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d10a      	bne.n	800a4ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a4a4:	4b09      	ldr	r3, [pc, #36]	; (800a4cc <prvProcessTimerOrBlockTask+0x98>)
 800a4a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	f3bf 8f6f 	isb	sy
}
 800a4b4:	e001      	b.n	800a4ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a4b6:	f7ff f9ef 	bl	8009898 <xTaskResumeAll>
}
 800a4ba:	bf00      	nop
 800a4bc:	3710      	adds	r7, #16
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	2000141c 	.word	0x2000141c
 800a4c8:	20001420 	.word	0x20001420
 800a4cc:	e000ed04 	.word	0xe000ed04

0800a4d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a4d8:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <prvGetNextExpireTime+0x44>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <prvGetNextExpireTime+0x16>
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	e000      	b.n	800a4e8 <prvGetNextExpireTime+0x18>
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d105      	bne.n	800a500 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4f4:	4b07      	ldr	r3, [pc, #28]	; (800a514 <prvGetNextExpireTime+0x44>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	60fb      	str	r3, [r7, #12]
 800a4fe:	e001      	b.n	800a504 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a500:	2300      	movs	r3, #0
 800a502:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a504:	68fb      	ldr	r3, [r7, #12]
}
 800a506:	4618      	mov	r0, r3
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	20001418 	.word	0x20001418

0800a518 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a520:	f7ff fa5a 	bl	80099d8 <xTaskGetTickCount>
 800a524:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a526:	4b0b      	ldr	r3, [pc, #44]	; (800a554 <prvSampleTimeNow+0x3c>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d205      	bcs.n	800a53c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a530:	f000 f93c 	bl	800a7ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	601a      	str	r2, [r3, #0]
 800a53a:	e002      	b.n	800a542 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a542:	4a04      	ldr	r2, [pc, #16]	; (800a554 <prvSampleTimeNow+0x3c>)
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a548:	68fb      	ldr	r3, [r7, #12]
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3710      	adds	r7, #16
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
 800a552:	bf00      	nop
 800a554:	20001428 	.word	0x20001428

0800a558 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b086      	sub	sp, #24
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a566:	2300      	movs	r3, #0
 800a568:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	68ba      	ldr	r2, [r7, #8]
 800a56e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a576:	68ba      	ldr	r2, [r7, #8]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d812      	bhi.n	800a5a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	1ad2      	subs	r2, r2, r3
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	699b      	ldr	r3, [r3, #24]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d302      	bcc.n	800a592 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a58c:	2301      	movs	r3, #1
 800a58e:	617b      	str	r3, [r7, #20]
 800a590:	e01b      	b.n	800a5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a592:	4b10      	ldr	r3, [pc, #64]	; (800a5d4 <prvInsertTimerInActiveList+0x7c>)
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	3304      	adds	r3, #4
 800a59a:	4619      	mov	r1, r3
 800a59c:	4610      	mov	r0, r2
 800a59e:	f7fe f922 	bl	80087e6 <vListInsert>
 800a5a2:	e012      	b.n	800a5ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d206      	bcs.n	800a5ba <prvInsertTimerInActiveList+0x62>
 800a5ac:	68ba      	ldr	r2, [r7, #8]
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d302      	bcc.n	800a5ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	617b      	str	r3, [r7, #20]
 800a5b8:	e007      	b.n	800a5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5ba:	4b07      	ldr	r3, [pc, #28]	; (800a5d8 <prvInsertTimerInActiveList+0x80>)
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	f7fe f90e 	bl	80087e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a5ca:	697b      	ldr	r3, [r7, #20]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3718      	adds	r7, #24
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	2000141c 	.word	0x2000141c
 800a5d8:	20001418 	.word	0x20001418

0800a5dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b08e      	sub	sp, #56	; 0x38
 800a5e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5e2:	e0d0      	b.n	800a786 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	da1a      	bge.n	800a620 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a5ea:	1d3b      	adds	r3, r7, #4
 800a5ec:	3304      	adds	r3, #4
 800a5ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d10c      	bne.n	800a610 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800a5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fa:	b672      	cpsid	i
 800a5fc:	f383 8811 	msr	BASEPRI, r3
 800a600:	f3bf 8f6f 	isb	sy
 800a604:	f3bf 8f4f 	dsb	sy
 800a608:	b662      	cpsie	i
 800a60a:	61fb      	str	r3, [r7, #28]
}
 800a60c:	bf00      	nop
 800a60e:	e7fe      	b.n	800a60e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a616:	6850      	ldr	r0, [r2, #4]
 800a618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a61a:	6892      	ldr	r2, [r2, #8]
 800a61c:	4611      	mov	r1, r2
 800a61e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2b00      	cmp	r3, #0
 800a624:	f2c0 80af 	blt.w	800a786 <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a62e:	695b      	ldr	r3, [r3, #20]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d004      	beq.n	800a63e <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a636:	3304      	adds	r3, #4
 800a638:	4618      	mov	r0, r3
 800a63a:	f7fe f90d 	bl	8008858 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a63e:	463b      	mov	r3, r7
 800a640:	4618      	mov	r0, r3
 800a642:	f7ff ff69 	bl	800a518 <prvSampleTimeNow>
 800a646:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2b09      	cmp	r3, #9
 800a64c:	f200 809a 	bhi.w	800a784 <prvProcessReceivedCommands+0x1a8>
 800a650:	a201      	add	r2, pc, #4	; (adr r2, 800a658 <prvProcessReceivedCommands+0x7c>)
 800a652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a656:	bf00      	nop
 800a658:	0800a681 	.word	0x0800a681
 800a65c:	0800a681 	.word	0x0800a681
 800a660:	0800a681 	.word	0x0800a681
 800a664:	0800a6f9 	.word	0x0800a6f9
 800a668:	0800a70d 	.word	0x0800a70d
 800a66c:	0800a75b 	.word	0x0800a75b
 800a670:	0800a681 	.word	0x0800a681
 800a674:	0800a681 	.word	0x0800a681
 800a678:	0800a6f9 	.word	0x0800a6f9
 800a67c:	0800a70d 	.word	0x0800a70d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a686:	f043 0301 	orr.w	r3, r3, #1
 800a68a:	b2da      	uxtb	r2, r3
 800a68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a68e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a696:	699b      	ldr	r3, [r3, #24]
 800a698:	18d1      	adds	r1, r2, r3
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a69e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6a0:	f7ff ff5a 	bl	800a558 <prvInsertTimerInActiveList>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d06d      	beq.n	800a786 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ac:	6a1b      	ldr	r3, [r3, #32]
 800a6ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6b8:	f003 0304 	and.w	r3, r3, #4
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d062      	beq.n	800a786 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a6c0:	68ba      	ldr	r2, [r7, #8]
 800a6c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	441a      	add	r2, r3
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6d2:	f7ff fdff 	bl	800a2d4 <xTimerGenericCommand>
 800a6d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d153      	bne.n	800a786 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	b672      	cpsid	i
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	b662      	cpsie	i
 800a6f2:	61bb      	str	r3, [r7, #24]
}
 800a6f4:	bf00      	nop
 800a6f6:	e7fe      	b.n	800a6f6 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6fe:	f023 0301 	bic.w	r3, r3, #1
 800a702:	b2da      	uxtb	r2, r3
 800a704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a706:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a70a:	e03c      	b.n	800a786 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a712:	f043 0301 	orr.w	r3, r3, #1
 800a716:	b2da      	uxtb	r2, r3
 800a718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a71e:	68ba      	ldr	r2, [r7, #8]
 800a720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a722:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d10c      	bne.n	800a746 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800a72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a730:	b672      	cpsid	i
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	b662      	cpsie	i
 800a740:	617b      	str	r3, [r7, #20]
}
 800a742:	bf00      	nop
 800a744:	e7fe      	b.n	800a744 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a748:	699a      	ldr	r2, [r3, #24]
 800a74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74c:	18d1      	adds	r1, r2, r3
 800a74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a750:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a752:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a754:	f7ff ff00 	bl	800a558 <prvInsertTimerInActiveList>
					break;
 800a758:	e015      	b.n	800a786 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a75a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a760:	f003 0302 	and.w	r3, r3, #2
 800a764:	2b00      	cmp	r3, #0
 800a766:	d103      	bne.n	800a770 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800a768:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a76a:	f000 fbc5 	bl	800aef8 <vPortFree>
 800a76e:	e00a      	b.n	800a786 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a772:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a776:	f023 0301 	bic.w	r3, r3, #1
 800a77a:	b2da      	uxtb	r2, r3
 800a77c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a782:	e000      	b.n	800a786 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800a784:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a786:	4b08      	ldr	r3, [pc, #32]	; (800a7a8 <prvProcessReceivedCommands+0x1cc>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	1d39      	adds	r1, r7, #4
 800a78c:	2200      	movs	r2, #0
 800a78e:	4618      	mov	r0, r3
 800a790:	f7fe fbb6 	bl	8008f00 <xQueueReceive>
 800a794:	4603      	mov	r3, r0
 800a796:	2b00      	cmp	r3, #0
 800a798:	f47f af24 	bne.w	800a5e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a79c:	bf00      	nop
 800a79e:	bf00      	nop
 800a7a0:	3730      	adds	r7, #48	; 0x30
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	20001420 	.word	0x20001420

0800a7ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b088      	sub	sp, #32
 800a7b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a7b2:	e04a      	b.n	800a84a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7b4:	4b2e      	ldr	r3, [pc, #184]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7be:	4b2c      	ldr	r3, [pc, #176]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	3304      	adds	r3, #4
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fe f843 	bl	8008858 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	68f8      	ldr	r0, [r7, #12]
 800a7d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a7e0:	f003 0304 	and.w	r3, r3, #4
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d030      	beq.n	800a84a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	693a      	ldr	r2, [r7, #16]
 800a7ee:	4413      	add	r3, r2
 800a7f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a7f2:	68ba      	ldr	r2, [r7, #8]
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d90e      	bls.n	800a818 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	68ba      	ldr	r2, [r7, #8]
 800a7fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a806:	4b1a      	ldr	r3, [pc, #104]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	3304      	adds	r3, #4
 800a80e:	4619      	mov	r1, r3
 800a810:	4610      	mov	r0, r2
 800a812:	f7fd ffe8 	bl	80087e6 <vListInsert>
 800a816:	e018      	b.n	800a84a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a818:	2300      	movs	r3, #0
 800a81a:	9300      	str	r3, [sp, #0]
 800a81c:	2300      	movs	r3, #0
 800a81e:	693a      	ldr	r2, [r7, #16]
 800a820:	2100      	movs	r1, #0
 800a822:	68f8      	ldr	r0, [r7, #12]
 800a824:	f7ff fd56 	bl	800a2d4 <xTimerGenericCommand>
 800a828:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d10c      	bne.n	800a84a <prvSwitchTimerLists+0x9e>
	__asm volatile
 800a830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a834:	b672      	cpsid	i
 800a836:	f383 8811 	msr	BASEPRI, r3
 800a83a:	f3bf 8f6f 	isb	sy
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	b662      	cpsie	i
 800a844:	603b      	str	r3, [r7, #0]
}
 800a846:	bf00      	nop
 800a848:	e7fe      	b.n	800a848 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a84a:	4b09      	ldr	r3, [pc, #36]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d1af      	bne.n	800a7b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a854:	4b06      	ldr	r3, [pc, #24]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a85a:	4b06      	ldr	r3, [pc, #24]	; (800a874 <prvSwitchTimerLists+0xc8>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4a04      	ldr	r2, [pc, #16]	; (800a870 <prvSwitchTimerLists+0xc4>)
 800a860:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a862:	4a04      	ldr	r2, [pc, #16]	; (800a874 <prvSwitchTimerLists+0xc8>)
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	6013      	str	r3, [r2, #0]
}
 800a868:	bf00      	nop
 800a86a:	3718      	adds	r7, #24
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	20001418 	.word	0x20001418
 800a874:	2000141c 	.word	0x2000141c

0800a878 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b082      	sub	sp, #8
 800a87c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a87e:	f000 f945 	bl	800ab0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a882:	4b15      	ldr	r3, [pc, #84]	; (800a8d8 <prvCheckForValidListAndQueue+0x60>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d120      	bne.n	800a8cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a88a:	4814      	ldr	r0, [pc, #80]	; (800a8dc <prvCheckForValidListAndQueue+0x64>)
 800a88c:	f7fd ff5a 	bl	8008744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a890:	4813      	ldr	r0, [pc, #76]	; (800a8e0 <prvCheckForValidListAndQueue+0x68>)
 800a892:	f7fd ff57 	bl	8008744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a896:	4b13      	ldr	r3, [pc, #76]	; (800a8e4 <prvCheckForValidListAndQueue+0x6c>)
 800a898:	4a10      	ldr	r2, [pc, #64]	; (800a8dc <prvCheckForValidListAndQueue+0x64>)
 800a89a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a89c:	4b12      	ldr	r3, [pc, #72]	; (800a8e8 <prvCheckForValidListAndQueue+0x70>)
 800a89e:	4a10      	ldr	r2, [pc, #64]	; (800a8e0 <prvCheckForValidListAndQueue+0x68>)
 800a8a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	9300      	str	r3, [sp, #0]
 800a8a6:	4b11      	ldr	r3, [pc, #68]	; (800a8ec <prvCheckForValidListAndQueue+0x74>)
 800a8a8:	4a11      	ldr	r2, [pc, #68]	; (800a8f0 <prvCheckForValidListAndQueue+0x78>)
 800a8aa:	2110      	movs	r1, #16
 800a8ac:	200a      	movs	r0, #10
 800a8ae:	f7fe f867 	bl	8008980 <xQueueGenericCreateStatic>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	4a08      	ldr	r2, [pc, #32]	; (800a8d8 <prvCheckForValidListAndQueue+0x60>)
 800a8b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a8b8:	4b07      	ldr	r3, [pc, #28]	; (800a8d8 <prvCheckForValidListAndQueue+0x60>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d005      	beq.n	800a8cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a8c0:	4b05      	ldr	r3, [pc, #20]	; (800a8d8 <prvCheckForValidListAndQueue+0x60>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	490b      	ldr	r1, [pc, #44]	; (800a8f4 <prvCheckForValidListAndQueue+0x7c>)
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7fe fd10 	bl	80092ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8cc:	f000 f952 	bl	800ab74 <vPortExitCritical>
}
 800a8d0:	bf00      	nop
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	20001420 	.word	0x20001420
 800a8dc:	200013f0 	.word	0x200013f0
 800a8e0:	20001404 	.word	0x20001404
 800a8e4:	20001418 	.word	0x20001418
 800a8e8:	2000141c 	.word	0x2000141c
 800a8ec:	200014cc 	.word	0x200014cc
 800a8f0:	2000142c 	.word	0x2000142c
 800a8f4:	0800c258 	.word	0x0800c258

0800a8f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b085      	sub	sp, #20
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	60b9      	str	r1, [r7, #8]
 800a902:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	3b04      	subs	r3, #4
 800a908:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a910:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	3b04      	subs	r3, #4
 800a916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	f023 0201 	bic.w	r2, r3, #1
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	3b04      	subs	r3, #4
 800a926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a928:	4a0c      	ldr	r2, [pc, #48]	; (800a95c <pxPortInitialiseStack+0x64>)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	3b14      	subs	r3, #20
 800a932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	3b04      	subs	r3, #4
 800a93e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f06f 0202 	mvn.w	r2, #2
 800a946:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	3b20      	subs	r3, #32
 800a94c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a94e:	68fb      	ldr	r3, [r7, #12]
}
 800a950:	4618      	mov	r0, r3
 800a952:	3714      	adds	r7, #20
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	0800a961 	.word	0x0800a961

0800a960 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a960:	b480      	push	{r7}
 800a962:	b085      	sub	sp, #20
 800a964:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a966:	2300      	movs	r3, #0
 800a968:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a96a:	4b14      	ldr	r3, [pc, #80]	; (800a9bc <prvTaskExitError+0x5c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a972:	d00c      	beq.n	800a98e <prvTaskExitError+0x2e>
	__asm volatile
 800a974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a978:	b672      	cpsid	i
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	b662      	cpsie	i
 800a988:	60fb      	str	r3, [r7, #12]
}
 800a98a:	bf00      	nop
 800a98c:	e7fe      	b.n	800a98c <prvTaskExitError+0x2c>
	__asm volatile
 800a98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a992:	b672      	cpsid	i
 800a994:	f383 8811 	msr	BASEPRI, r3
 800a998:	f3bf 8f6f 	isb	sy
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	b662      	cpsie	i
 800a9a2:	60bb      	str	r3, [r7, #8]
}
 800a9a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a9a6:	bf00      	nop
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0fc      	beq.n	800a9a8 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a9ae:	bf00      	nop
 800a9b0:	bf00      	nop
 800a9b2:	3714      	adds	r7, #20
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr
 800a9bc:	2000002c 	.word	0x2000002c

0800a9c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a9c0:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <pxCurrentTCBConst2>)
 800a9c2:	6819      	ldr	r1, [r3, #0]
 800a9c4:	6808      	ldr	r0, [r1, #0]
 800a9c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ca:	f380 8809 	msr	PSP, r0
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f04f 0000 	mov.w	r0, #0
 800a9d6:	f380 8811 	msr	BASEPRI, r0
 800a9da:	4770      	bx	lr
 800a9dc:	f3af 8000 	nop.w

0800a9e0 <pxCurrentTCBConst2>:
 800a9e0:	20000ef0 	.word	0x20000ef0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a9e4:	bf00      	nop
 800a9e6:	bf00      	nop

0800a9e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a9e8:	4808      	ldr	r0, [pc, #32]	; (800aa0c <prvPortStartFirstTask+0x24>)
 800a9ea:	6800      	ldr	r0, [r0, #0]
 800a9ec:	6800      	ldr	r0, [r0, #0]
 800a9ee:	f380 8808 	msr	MSP, r0
 800a9f2:	f04f 0000 	mov.w	r0, #0
 800a9f6:	f380 8814 	msr	CONTROL, r0
 800a9fa:	b662      	cpsie	i
 800a9fc:	b661      	cpsie	f
 800a9fe:	f3bf 8f4f 	dsb	sy
 800aa02:	f3bf 8f6f 	isb	sy
 800aa06:	df00      	svc	0
 800aa08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa0a:	bf00      	nop
 800aa0c:	e000ed08 	.word	0xe000ed08

0800aa10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b084      	sub	sp, #16
 800aa14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa16:	4b37      	ldr	r3, [pc, #220]	; (800aaf4 <xPortStartScheduler+0xe4>)
 800aa18:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	22ff      	movs	r2, #255	; 0xff
 800aa26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	b2db      	uxtb	r3, r3
 800aa2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa30:	78fb      	ldrb	r3, [r7, #3]
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800aa38:	b2da      	uxtb	r2, r3
 800aa3a:	4b2f      	ldr	r3, [pc, #188]	; (800aaf8 <xPortStartScheduler+0xe8>)
 800aa3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa3e:	4b2f      	ldr	r3, [pc, #188]	; (800aafc <xPortStartScheduler+0xec>)
 800aa40:	2207      	movs	r2, #7
 800aa42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa44:	e009      	b.n	800aa5a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800aa46:	4b2d      	ldr	r3, [pc, #180]	; (800aafc <xPortStartScheduler+0xec>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	4a2b      	ldr	r2, [pc, #172]	; (800aafc <xPortStartScheduler+0xec>)
 800aa4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa50:	78fb      	ldrb	r3, [r7, #3]
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	005b      	lsls	r3, r3, #1
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa5a:	78fb      	ldrb	r3, [r7, #3]
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa62:	2b80      	cmp	r3, #128	; 0x80
 800aa64:	d0ef      	beq.n	800aa46 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa66:	4b25      	ldr	r3, [pc, #148]	; (800aafc <xPortStartScheduler+0xec>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f1c3 0307 	rsb	r3, r3, #7
 800aa6e:	2b04      	cmp	r3, #4
 800aa70:	d00c      	beq.n	800aa8c <xPortStartScheduler+0x7c>
	__asm volatile
 800aa72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa76:	b672      	cpsid	i
 800aa78:	f383 8811 	msr	BASEPRI, r3
 800aa7c:	f3bf 8f6f 	isb	sy
 800aa80:	f3bf 8f4f 	dsb	sy
 800aa84:	b662      	cpsie	i
 800aa86:	60bb      	str	r3, [r7, #8]
}
 800aa88:	bf00      	nop
 800aa8a:	e7fe      	b.n	800aa8a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa8c:	4b1b      	ldr	r3, [pc, #108]	; (800aafc <xPortStartScheduler+0xec>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	021b      	lsls	r3, r3, #8
 800aa92:	4a1a      	ldr	r2, [pc, #104]	; (800aafc <xPortStartScheduler+0xec>)
 800aa94:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa96:	4b19      	ldr	r3, [pc, #100]	; (800aafc <xPortStartScheduler+0xec>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aa9e:	4a17      	ldr	r2, [pc, #92]	; (800aafc <xPortStartScheduler+0xec>)
 800aaa0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	b2da      	uxtb	r2, r3
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aaaa:	4b15      	ldr	r3, [pc, #84]	; (800ab00 <xPortStartScheduler+0xf0>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a14      	ldr	r2, [pc, #80]	; (800ab00 <xPortStartScheduler+0xf0>)
 800aab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800aab4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aab6:	4b12      	ldr	r3, [pc, #72]	; (800ab00 <xPortStartScheduler+0xf0>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a11      	ldr	r2, [pc, #68]	; (800ab00 <xPortStartScheduler+0xf0>)
 800aabc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800aac0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aac2:	f000 f8dd 	bl	800ac80 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aac6:	4b0f      	ldr	r3, [pc, #60]	; (800ab04 <xPortStartScheduler+0xf4>)
 800aac8:	2200      	movs	r2, #0
 800aaca:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aacc:	f000 f8fc 	bl	800acc8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aad0:	4b0d      	ldr	r3, [pc, #52]	; (800ab08 <xPortStartScheduler+0xf8>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a0c      	ldr	r2, [pc, #48]	; (800ab08 <xPortStartScheduler+0xf8>)
 800aad6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aada:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aadc:	f7ff ff84 	bl	800a9e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aae0:	f7ff f846 	bl	8009b70 <vTaskSwitchContext>
	prvTaskExitError();
 800aae4:	f7ff ff3c 	bl	800a960 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3710      	adds	r7, #16
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	e000e400 	.word	0xe000e400
 800aaf8:	2000151c 	.word	0x2000151c
 800aafc:	20001520 	.word	0x20001520
 800ab00:	e000ed20 	.word	0xe000ed20
 800ab04:	2000002c 	.word	0x2000002c
 800ab08:	e000ef34 	.word	0xe000ef34

0800ab0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab16:	b672      	cpsid	i
 800ab18:	f383 8811 	msr	BASEPRI, r3
 800ab1c:	f3bf 8f6f 	isb	sy
 800ab20:	f3bf 8f4f 	dsb	sy
 800ab24:	b662      	cpsie	i
 800ab26:	607b      	str	r3, [r7, #4]
}
 800ab28:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab2a:	4b10      	ldr	r3, [pc, #64]	; (800ab6c <vPortEnterCritical+0x60>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	4a0e      	ldr	r2, [pc, #56]	; (800ab6c <vPortEnterCritical+0x60>)
 800ab32:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab34:	4b0d      	ldr	r3, [pc, #52]	; (800ab6c <vPortEnterCritical+0x60>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d111      	bne.n	800ab60 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab3c:	4b0c      	ldr	r3, [pc, #48]	; (800ab70 <vPortEnterCritical+0x64>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00c      	beq.n	800ab60 <vPortEnterCritical+0x54>
	__asm volatile
 800ab46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab4a:	b672      	cpsid	i
 800ab4c:	f383 8811 	msr	BASEPRI, r3
 800ab50:	f3bf 8f6f 	isb	sy
 800ab54:	f3bf 8f4f 	dsb	sy
 800ab58:	b662      	cpsie	i
 800ab5a:	603b      	str	r3, [r7, #0]
}
 800ab5c:	bf00      	nop
 800ab5e:	e7fe      	b.n	800ab5e <vPortEnterCritical+0x52>
	}
}
 800ab60:	bf00      	nop
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr
 800ab6c:	2000002c 	.word	0x2000002c
 800ab70:	e000ed04 	.word	0xe000ed04

0800ab74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab7a:	4b13      	ldr	r3, [pc, #76]	; (800abc8 <vPortExitCritical+0x54>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d10c      	bne.n	800ab9c <vPortExitCritical+0x28>
	__asm volatile
 800ab82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab86:	b672      	cpsid	i
 800ab88:	f383 8811 	msr	BASEPRI, r3
 800ab8c:	f3bf 8f6f 	isb	sy
 800ab90:	f3bf 8f4f 	dsb	sy
 800ab94:	b662      	cpsie	i
 800ab96:	607b      	str	r3, [r7, #4]
}
 800ab98:	bf00      	nop
 800ab9a:	e7fe      	b.n	800ab9a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ab9c:	4b0a      	ldr	r3, [pc, #40]	; (800abc8 <vPortExitCritical+0x54>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	4a09      	ldr	r2, [pc, #36]	; (800abc8 <vPortExitCritical+0x54>)
 800aba4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aba6:	4b08      	ldr	r3, [pc, #32]	; (800abc8 <vPortExitCritical+0x54>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d105      	bne.n	800abba <vPortExitCritical+0x46>
 800abae:	2300      	movs	r3, #0
 800abb0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	f383 8811 	msr	BASEPRI, r3
}
 800abb8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abba:	bf00      	nop
 800abbc:	370c      	adds	r7, #12
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
 800abc6:	bf00      	nop
 800abc8:	2000002c 	.word	0x2000002c
 800abcc:	00000000 	.word	0x00000000

0800abd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abd0:	f3ef 8009 	mrs	r0, PSP
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	4b15      	ldr	r3, [pc, #84]	; (800ac30 <pxCurrentTCBConst>)
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	f01e 0f10 	tst.w	lr, #16
 800abe0:	bf08      	it	eq
 800abe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abea:	6010      	str	r0, [r2, #0]
 800abec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800abf4:	b672      	cpsid	i
 800abf6:	f380 8811 	msr	BASEPRI, r0
 800abfa:	f3bf 8f4f 	dsb	sy
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	b662      	cpsie	i
 800ac04:	f7fe ffb4 	bl	8009b70 <vTaskSwitchContext>
 800ac08:	f04f 0000 	mov.w	r0, #0
 800ac0c:	f380 8811 	msr	BASEPRI, r0
 800ac10:	bc09      	pop	{r0, r3}
 800ac12:	6819      	ldr	r1, [r3, #0]
 800ac14:	6808      	ldr	r0, [r1, #0]
 800ac16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1a:	f01e 0f10 	tst.w	lr, #16
 800ac1e:	bf08      	it	eq
 800ac20:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac24:	f380 8809 	msr	PSP, r0
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop

0800ac30 <pxCurrentTCBConst>:
 800ac30:	20000ef0 	.word	0x20000ef0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop

0800ac38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac42:	b672      	cpsid	i
 800ac44:	f383 8811 	msr	BASEPRI, r3
 800ac48:	f3bf 8f6f 	isb	sy
 800ac4c:	f3bf 8f4f 	dsb	sy
 800ac50:	b662      	cpsie	i
 800ac52:	607b      	str	r3, [r7, #4]
}
 800ac54:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac56:	f7fe fecf 	bl	80099f8 <xTaskIncrementTick>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d003      	beq.n	800ac68 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac60:	4b06      	ldr	r3, [pc, #24]	; (800ac7c <SysTick_Handler+0x44>)
 800ac62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac66:	601a      	str	r2, [r3, #0]
 800ac68:	2300      	movs	r3, #0
 800ac6a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	f383 8811 	msr	BASEPRI, r3
}
 800ac72:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac74:	bf00      	nop
 800ac76:	3708      	adds	r7, #8
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}
 800ac7c:	e000ed04 	.word	0xe000ed04

0800ac80 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac80:	b480      	push	{r7}
 800ac82:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac84:	4b0b      	ldr	r3, [pc, #44]	; (800acb4 <vPortSetupTimerInterrupt+0x34>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac8a:	4b0b      	ldr	r3, [pc, #44]	; (800acb8 <vPortSetupTimerInterrupt+0x38>)
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac90:	4b0a      	ldr	r3, [pc, #40]	; (800acbc <vPortSetupTimerInterrupt+0x3c>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a0a      	ldr	r2, [pc, #40]	; (800acc0 <vPortSetupTimerInterrupt+0x40>)
 800ac96:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9a:	099b      	lsrs	r3, r3, #6
 800ac9c:	4a09      	ldr	r2, [pc, #36]	; (800acc4 <vPortSetupTimerInterrupt+0x44>)
 800ac9e:	3b01      	subs	r3, #1
 800aca0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aca2:	4b04      	ldr	r3, [pc, #16]	; (800acb4 <vPortSetupTimerInterrupt+0x34>)
 800aca4:	2207      	movs	r2, #7
 800aca6:	601a      	str	r2, [r3, #0]
}
 800aca8:	bf00      	nop
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop
 800acb4:	e000e010 	.word	0xe000e010
 800acb8:	e000e018 	.word	0xe000e018
 800acbc:	20000020 	.word	0x20000020
 800acc0:	10624dd3 	.word	0x10624dd3
 800acc4:	e000e014 	.word	0xe000e014

0800acc8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acc8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800acd8 <vPortEnableVFP+0x10>
 800accc:	6801      	ldr	r1, [r0, #0]
 800acce:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800acd2:	6001      	str	r1, [r0, #0]
 800acd4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acd6:	bf00      	nop
 800acd8:	e000ed88 	.word	0xe000ed88

0800acdc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acdc:	b480      	push	{r7}
 800acde:	b085      	sub	sp, #20
 800ace0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ace2:	f3ef 8305 	mrs	r3, IPSR
 800ace6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2b0f      	cmp	r3, #15
 800acec:	d916      	bls.n	800ad1c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800acee:	4a19      	ldr	r2, [pc, #100]	; (800ad54 <vPortValidateInterruptPriority+0x78>)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	4413      	add	r3, r2
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800acf8:	4b17      	ldr	r3, [pc, #92]	; (800ad58 <vPortValidateInterruptPriority+0x7c>)
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	7afa      	ldrb	r2, [r7, #11]
 800acfe:	429a      	cmp	r2, r3
 800ad00:	d20c      	bcs.n	800ad1c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800ad02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad06:	b672      	cpsid	i
 800ad08:	f383 8811 	msr	BASEPRI, r3
 800ad0c:	f3bf 8f6f 	isb	sy
 800ad10:	f3bf 8f4f 	dsb	sy
 800ad14:	b662      	cpsie	i
 800ad16:	607b      	str	r3, [r7, #4]
}
 800ad18:	bf00      	nop
 800ad1a:	e7fe      	b.n	800ad1a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad1c:	4b0f      	ldr	r3, [pc, #60]	; (800ad5c <vPortValidateInterruptPriority+0x80>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ad24:	4b0e      	ldr	r3, [pc, #56]	; (800ad60 <vPortValidateInterruptPriority+0x84>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d90c      	bls.n	800ad46 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800ad2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad30:	b672      	cpsid	i
 800ad32:	f383 8811 	msr	BASEPRI, r3
 800ad36:	f3bf 8f6f 	isb	sy
 800ad3a:	f3bf 8f4f 	dsb	sy
 800ad3e:	b662      	cpsie	i
 800ad40:	603b      	str	r3, [r7, #0]
}
 800ad42:	bf00      	nop
 800ad44:	e7fe      	b.n	800ad44 <vPortValidateInterruptPriority+0x68>
	}
 800ad46:	bf00      	nop
 800ad48:	3714      	adds	r7, #20
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop
 800ad54:	e000e3f0 	.word	0xe000e3f0
 800ad58:	2000151c 	.word	0x2000151c
 800ad5c:	e000ed0c 	.word	0xe000ed0c
 800ad60:	20001520 	.word	0x20001520

0800ad64 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b08a      	sub	sp, #40	; 0x28
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad70:	f7fe fd84 	bl	800987c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad74:	4b5b      	ldr	r3, [pc, #364]	; (800aee4 <pvPortMalloc+0x180>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d101      	bne.n	800ad80 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad7c:	f000 f91a 	bl	800afb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad80:	4b59      	ldr	r3, [pc, #356]	; (800aee8 <pvPortMalloc+0x184>)
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4013      	ands	r3, r2
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	f040 8092 	bne.w	800aeb2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d01f      	beq.n	800add4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800ad94:	2208      	movs	r2, #8
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4413      	add	r3, r2
 800ad9a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f003 0307 	and.w	r3, r3, #7
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d016      	beq.n	800add4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f023 0307 	bic.w	r3, r3, #7
 800adac:	3308      	adds	r3, #8
 800adae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f003 0307 	and.w	r3, r3, #7
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00c      	beq.n	800add4 <pvPortMalloc+0x70>
	__asm volatile
 800adba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adbe:	b672      	cpsid	i
 800adc0:	f383 8811 	msr	BASEPRI, r3
 800adc4:	f3bf 8f6f 	isb	sy
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	b662      	cpsie	i
 800adce:	617b      	str	r3, [r7, #20]
}
 800add0:	bf00      	nop
 800add2:	e7fe      	b.n	800add2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d06b      	beq.n	800aeb2 <pvPortMalloc+0x14e>
 800adda:	4b44      	ldr	r3, [pc, #272]	; (800aeec <pvPortMalloc+0x188>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d866      	bhi.n	800aeb2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ade4:	4b42      	ldr	r3, [pc, #264]	; (800aef0 <pvPortMalloc+0x18c>)
 800ade6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ade8:	4b41      	ldr	r3, [pc, #260]	; (800aef0 <pvPortMalloc+0x18c>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adee:	e004      	b.n	800adfa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800adf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d903      	bls.n	800ae0c <pvPortMalloc+0xa8>
 800ae04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1f1      	bne.n	800adf0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae0c:	4b35      	ldr	r3, [pc, #212]	; (800aee4 <pvPortMalloc+0x180>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae12:	429a      	cmp	r2, r3
 800ae14:	d04d      	beq.n	800aeb2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae16:	6a3b      	ldr	r3, [r7, #32]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2208      	movs	r2, #8
 800ae1c:	4413      	add	r3, r2
 800ae1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae22:	681a      	ldr	r2, [r3, #0]
 800ae24:	6a3b      	ldr	r3, [r7, #32]
 800ae26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	1ad2      	subs	r2, r2, r3
 800ae30:	2308      	movs	r3, #8
 800ae32:	005b      	lsls	r3, r3, #1
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d921      	bls.n	800ae7c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	f003 0307 	and.w	r3, r3, #7
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d00c      	beq.n	800ae64 <pvPortMalloc+0x100>
	__asm volatile
 800ae4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae4e:	b672      	cpsid	i
 800ae50:	f383 8811 	msr	BASEPRI, r3
 800ae54:	f3bf 8f6f 	isb	sy
 800ae58:	f3bf 8f4f 	dsb	sy
 800ae5c:	b662      	cpsie	i
 800ae5e:	613b      	str	r3, [r7, #16]
}
 800ae60:	bf00      	nop
 800ae62:	e7fe      	b.n	800ae62 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae66:	685a      	ldr	r2, [r3, #4]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	1ad2      	subs	r2, r2, r3
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae76:	69b8      	ldr	r0, [r7, #24]
 800ae78:	f000 f8fe 	bl	800b078 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae7c:	4b1b      	ldr	r3, [pc, #108]	; (800aeec <pvPortMalloc+0x188>)
 800ae7e:	681a      	ldr	r2, [r3, #0]
 800ae80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	4a19      	ldr	r2, [pc, #100]	; (800aeec <pvPortMalloc+0x188>)
 800ae88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae8a:	4b18      	ldr	r3, [pc, #96]	; (800aeec <pvPortMalloc+0x188>)
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	4b19      	ldr	r3, [pc, #100]	; (800aef4 <pvPortMalloc+0x190>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d203      	bcs.n	800ae9e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae96:	4b15      	ldr	r3, [pc, #84]	; (800aeec <pvPortMalloc+0x188>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a16      	ldr	r2, [pc, #88]	; (800aef4 <pvPortMalloc+0x190>)
 800ae9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea0:	685a      	ldr	r2, [r3, #4]
 800aea2:	4b11      	ldr	r3, [pc, #68]	; (800aee8 <pvPortMalloc+0x184>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	431a      	orrs	r2, r3
 800aea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aeac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeae:	2200      	movs	r2, #0
 800aeb0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aeb2:	f7fe fcf1 	bl	8009898 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	f003 0307 	and.w	r3, r3, #7
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d00c      	beq.n	800aeda <pvPortMalloc+0x176>
	__asm volatile
 800aec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec4:	b672      	cpsid	i
 800aec6:	f383 8811 	msr	BASEPRI, r3
 800aeca:	f3bf 8f6f 	isb	sy
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	b662      	cpsie	i
 800aed4:	60fb      	str	r3, [r7, #12]
}
 800aed6:	bf00      	nop
 800aed8:	e7fe      	b.n	800aed8 <pvPortMalloc+0x174>
	return pvReturn;
 800aeda:	69fb      	ldr	r3, [r7, #28]
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3728      	adds	r7, #40	; 0x28
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	2000512c 	.word	0x2000512c
 800aee8:	20005138 	.word	0x20005138
 800aeec:	20005130 	.word	0x20005130
 800aef0:	20005124 	.word	0x20005124
 800aef4:	20005134 	.word	0x20005134

0800aef8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d04c      	beq.n	800afa4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af0a:	2308      	movs	r3, #8
 800af0c:	425b      	negs	r3, r3
 800af0e:	697a      	ldr	r2, [r7, #20]
 800af10:	4413      	add	r3, r2
 800af12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	685a      	ldr	r2, [r3, #4]
 800af1c:	4b23      	ldr	r3, [pc, #140]	; (800afac <vPortFree+0xb4>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4013      	ands	r3, r2
 800af22:	2b00      	cmp	r3, #0
 800af24:	d10c      	bne.n	800af40 <vPortFree+0x48>
	__asm volatile
 800af26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2a:	b672      	cpsid	i
 800af2c:	f383 8811 	msr	BASEPRI, r3
 800af30:	f3bf 8f6f 	isb	sy
 800af34:	f3bf 8f4f 	dsb	sy
 800af38:	b662      	cpsie	i
 800af3a:	60fb      	str	r3, [r7, #12]
}
 800af3c:	bf00      	nop
 800af3e:	e7fe      	b.n	800af3e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00c      	beq.n	800af62 <vPortFree+0x6a>
	__asm volatile
 800af48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4c:	b672      	cpsid	i
 800af4e:	f383 8811 	msr	BASEPRI, r3
 800af52:	f3bf 8f6f 	isb	sy
 800af56:	f3bf 8f4f 	dsb	sy
 800af5a:	b662      	cpsie	i
 800af5c:	60bb      	str	r3, [r7, #8]
}
 800af5e:	bf00      	nop
 800af60:	e7fe      	b.n	800af60 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	4b11      	ldr	r3, [pc, #68]	; (800afac <vPortFree+0xb4>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4013      	ands	r3, r2
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d019      	beq.n	800afa4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af70:	693b      	ldr	r3, [r7, #16]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d115      	bne.n	800afa4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	685a      	ldr	r2, [r3, #4]
 800af7c:	4b0b      	ldr	r3, [pc, #44]	; (800afac <vPortFree+0xb4>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	43db      	mvns	r3, r3
 800af82:	401a      	ands	r2, r3
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af88:	f7fe fc78 	bl	800987c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	685a      	ldr	r2, [r3, #4]
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <vPortFree+0xb8>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4413      	add	r3, r2
 800af96:	4a06      	ldr	r2, [pc, #24]	; (800afb0 <vPortFree+0xb8>)
 800af98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af9a:	6938      	ldr	r0, [r7, #16]
 800af9c:	f000 f86c 	bl	800b078 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800afa0:	f7fe fc7a 	bl	8009898 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800afa4:	bf00      	nop
 800afa6:	3718      	adds	r7, #24
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}
 800afac:	20005138 	.word	0x20005138
 800afb0:	20005130 	.word	0x20005130

0800afb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800afbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afc0:	4b27      	ldr	r3, [pc, #156]	; (800b060 <prvHeapInit+0xac>)
 800afc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f003 0307 	and.w	r3, r3, #7
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00c      	beq.n	800afe8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	3307      	adds	r3, #7
 800afd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f023 0307 	bic.w	r3, r3, #7
 800afda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	1ad3      	subs	r3, r2, r3
 800afe2:	4a1f      	ldr	r2, [pc, #124]	; (800b060 <prvHeapInit+0xac>)
 800afe4:	4413      	add	r3, r2
 800afe6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afec:	4a1d      	ldr	r2, [pc, #116]	; (800b064 <prvHeapInit+0xb0>)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aff2:	4b1c      	ldr	r3, [pc, #112]	; (800b064 <prvHeapInit+0xb0>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	68ba      	ldr	r2, [r7, #8]
 800affc:	4413      	add	r3, r2
 800affe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b000:	2208      	movs	r2, #8
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	1a9b      	subs	r3, r3, r2
 800b006:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f023 0307 	bic.w	r3, r3, #7
 800b00e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	4a15      	ldr	r2, [pc, #84]	; (800b068 <prvHeapInit+0xb4>)
 800b014:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b016:	4b14      	ldr	r3, [pc, #80]	; (800b068 <prvHeapInit+0xb4>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2200      	movs	r2, #0
 800b01c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b01e:	4b12      	ldr	r3, [pc, #72]	; (800b068 <prvHeapInit+0xb4>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	2200      	movs	r2, #0
 800b024:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	68fa      	ldr	r2, [r7, #12]
 800b02e:	1ad2      	subs	r2, r2, r3
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b034:	4b0c      	ldr	r3, [pc, #48]	; (800b068 <prvHeapInit+0xb4>)
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	4a0a      	ldr	r2, [pc, #40]	; (800b06c <prvHeapInit+0xb8>)
 800b042:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	4a09      	ldr	r2, [pc, #36]	; (800b070 <prvHeapInit+0xbc>)
 800b04a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b04c:	4b09      	ldr	r3, [pc, #36]	; (800b074 <prvHeapInit+0xc0>)
 800b04e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b052:	601a      	str	r2, [r3, #0]
}
 800b054:	bf00      	nop
 800b056:	3714      	adds	r7, #20
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr
 800b060:	20001524 	.word	0x20001524
 800b064:	20005124 	.word	0x20005124
 800b068:	2000512c 	.word	0x2000512c
 800b06c:	20005134 	.word	0x20005134
 800b070:	20005130 	.word	0x20005130
 800b074:	20005138 	.word	0x20005138

0800b078 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b080:	4b28      	ldr	r3, [pc, #160]	; (800b124 <prvInsertBlockIntoFreeList+0xac>)
 800b082:	60fb      	str	r3, [r7, #12]
 800b084:	e002      	b.n	800b08c <prvInsertBlockIntoFreeList+0x14>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	429a      	cmp	r2, r3
 800b094:	d8f7      	bhi.n	800b086 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	68ba      	ldr	r2, [r7, #8]
 800b0a0:	4413      	add	r3, r2
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d108      	bne.n	800b0ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	685a      	ldr	r2, [r3, #4]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	441a      	add	r2, r3
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	441a      	add	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d118      	bne.n	800b100 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681a      	ldr	r2, [r3, #0]
 800b0d2:	4b15      	ldr	r3, [pc, #84]	; (800b128 <prvInsertBlockIntoFreeList+0xb0>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d00d      	beq.n	800b0f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	685a      	ldr	r2, [r3, #4]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	441a      	add	r2, r3
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	601a      	str	r2, [r3, #0]
 800b0f4:	e008      	b.n	800b108 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0f6:	4b0c      	ldr	r3, [pc, #48]	; (800b128 <prvInsertBlockIntoFreeList+0xb0>)
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	601a      	str	r2, [r3, #0]
 800b0fe:	e003      	b.n	800b108 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b108:	68fa      	ldr	r2, [r7, #12]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d002      	beq.n	800b116 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b116:	bf00      	nop
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	20005124 	.word	0x20005124
 800b128:	2000512c 	.word	0x2000512c

0800b12c <malloc>:
 800b12c:	4b02      	ldr	r3, [pc, #8]	; (800b138 <malloc+0xc>)
 800b12e:	4601      	mov	r1, r0
 800b130:	6818      	ldr	r0, [r3, #0]
 800b132:	f000 b823 	b.w	800b17c <_malloc_r>
 800b136:	bf00      	nop
 800b138:	20000088 	.word	0x20000088

0800b13c <sbrk_aligned>:
 800b13c:	b570      	push	{r4, r5, r6, lr}
 800b13e:	4e0e      	ldr	r6, [pc, #56]	; (800b178 <sbrk_aligned+0x3c>)
 800b140:	460c      	mov	r4, r1
 800b142:	6831      	ldr	r1, [r6, #0]
 800b144:	4605      	mov	r5, r0
 800b146:	b911      	cbnz	r1, 800b14e <sbrk_aligned+0x12>
 800b148:	f000 fa02 	bl	800b550 <_sbrk_r>
 800b14c:	6030      	str	r0, [r6, #0]
 800b14e:	4621      	mov	r1, r4
 800b150:	4628      	mov	r0, r5
 800b152:	f000 f9fd 	bl	800b550 <_sbrk_r>
 800b156:	1c43      	adds	r3, r0, #1
 800b158:	d00a      	beq.n	800b170 <sbrk_aligned+0x34>
 800b15a:	1cc4      	adds	r4, r0, #3
 800b15c:	f024 0403 	bic.w	r4, r4, #3
 800b160:	42a0      	cmp	r0, r4
 800b162:	d007      	beq.n	800b174 <sbrk_aligned+0x38>
 800b164:	1a21      	subs	r1, r4, r0
 800b166:	4628      	mov	r0, r5
 800b168:	f000 f9f2 	bl	800b550 <_sbrk_r>
 800b16c:	3001      	adds	r0, #1
 800b16e:	d101      	bne.n	800b174 <sbrk_aligned+0x38>
 800b170:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b174:	4620      	mov	r0, r4
 800b176:	bd70      	pop	{r4, r5, r6, pc}
 800b178:	20005140 	.word	0x20005140

0800b17c <_malloc_r>:
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b180:	1ccd      	adds	r5, r1, #3
 800b182:	f025 0503 	bic.w	r5, r5, #3
 800b186:	3508      	adds	r5, #8
 800b188:	2d0c      	cmp	r5, #12
 800b18a:	bf38      	it	cc
 800b18c:	250c      	movcc	r5, #12
 800b18e:	2d00      	cmp	r5, #0
 800b190:	4607      	mov	r7, r0
 800b192:	db01      	blt.n	800b198 <_malloc_r+0x1c>
 800b194:	42a9      	cmp	r1, r5
 800b196:	d905      	bls.n	800b1a4 <_malloc_r+0x28>
 800b198:	230c      	movs	r3, #12
 800b19a:	603b      	str	r3, [r7, #0]
 800b19c:	2600      	movs	r6, #0
 800b19e:	4630      	mov	r0, r6
 800b1a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b278 <_malloc_r+0xfc>
 800b1a8:	f000 f868 	bl	800b27c <__malloc_lock>
 800b1ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b1b0:	461c      	mov	r4, r3
 800b1b2:	bb5c      	cbnz	r4, 800b20c <_malloc_r+0x90>
 800b1b4:	4629      	mov	r1, r5
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	f7ff ffc0 	bl	800b13c <sbrk_aligned>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	4604      	mov	r4, r0
 800b1c0:	d155      	bne.n	800b26e <_malloc_r+0xf2>
 800b1c2:	f8d8 4000 	ldr.w	r4, [r8]
 800b1c6:	4626      	mov	r6, r4
 800b1c8:	2e00      	cmp	r6, #0
 800b1ca:	d145      	bne.n	800b258 <_malloc_r+0xdc>
 800b1cc:	2c00      	cmp	r4, #0
 800b1ce:	d048      	beq.n	800b262 <_malloc_r+0xe6>
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	4631      	mov	r1, r6
 800b1d4:	4638      	mov	r0, r7
 800b1d6:	eb04 0903 	add.w	r9, r4, r3
 800b1da:	f000 f9b9 	bl	800b550 <_sbrk_r>
 800b1de:	4581      	cmp	r9, r0
 800b1e0:	d13f      	bne.n	800b262 <_malloc_r+0xe6>
 800b1e2:	6821      	ldr	r1, [r4, #0]
 800b1e4:	1a6d      	subs	r5, r5, r1
 800b1e6:	4629      	mov	r1, r5
 800b1e8:	4638      	mov	r0, r7
 800b1ea:	f7ff ffa7 	bl	800b13c <sbrk_aligned>
 800b1ee:	3001      	adds	r0, #1
 800b1f0:	d037      	beq.n	800b262 <_malloc_r+0xe6>
 800b1f2:	6823      	ldr	r3, [r4, #0]
 800b1f4:	442b      	add	r3, r5
 800b1f6:	6023      	str	r3, [r4, #0]
 800b1f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d038      	beq.n	800b272 <_malloc_r+0xf6>
 800b200:	685a      	ldr	r2, [r3, #4]
 800b202:	42a2      	cmp	r2, r4
 800b204:	d12b      	bne.n	800b25e <_malloc_r+0xe2>
 800b206:	2200      	movs	r2, #0
 800b208:	605a      	str	r2, [r3, #4]
 800b20a:	e00f      	b.n	800b22c <_malloc_r+0xb0>
 800b20c:	6822      	ldr	r2, [r4, #0]
 800b20e:	1b52      	subs	r2, r2, r5
 800b210:	d41f      	bmi.n	800b252 <_malloc_r+0xd6>
 800b212:	2a0b      	cmp	r2, #11
 800b214:	d917      	bls.n	800b246 <_malloc_r+0xca>
 800b216:	1961      	adds	r1, r4, r5
 800b218:	42a3      	cmp	r3, r4
 800b21a:	6025      	str	r5, [r4, #0]
 800b21c:	bf18      	it	ne
 800b21e:	6059      	strne	r1, [r3, #4]
 800b220:	6863      	ldr	r3, [r4, #4]
 800b222:	bf08      	it	eq
 800b224:	f8c8 1000 	streq.w	r1, [r8]
 800b228:	5162      	str	r2, [r4, r5]
 800b22a:	604b      	str	r3, [r1, #4]
 800b22c:	4638      	mov	r0, r7
 800b22e:	f104 060b 	add.w	r6, r4, #11
 800b232:	f000 f829 	bl	800b288 <__malloc_unlock>
 800b236:	f026 0607 	bic.w	r6, r6, #7
 800b23a:	1d23      	adds	r3, r4, #4
 800b23c:	1af2      	subs	r2, r6, r3
 800b23e:	d0ae      	beq.n	800b19e <_malloc_r+0x22>
 800b240:	1b9b      	subs	r3, r3, r6
 800b242:	50a3      	str	r3, [r4, r2]
 800b244:	e7ab      	b.n	800b19e <_malloc_r+0x22>
 800b246:	42a3      	cmp	r3, r4
 800b248:	6862      	ldr	r2, [r4, #4]
 800b24a:	d1dd      	bne.n	800b208 <_malloc_r+0x8c>
 800b24c:	f8c8 2000 	str.w	r2, [r8]
 800b250:	e7ec      	b.n	800b22c <_malloc_r+0xb0>
 800b252:	4623      	mov	r3, r4
 800b254:	6864      	ldr	r4, [r4, #4]
 800b256:	e7ac      	b.n	800b1b2 <_malloc_r+0x36>
 800b258:	4634      	mov	r4, r6
 800b25a:	6876      	ldr	r6, [r6, #4]
 800b25c:	e7b4      	b.n	800b1c8 <_malloc_r+0x4c>
 800b25e:	4613      	mov	r3, r2
 800b260:	e7cc      	b.n	800b1fc <_malloc_r+0x80>
 800b262:	230c      	movs	r3, #12
 800b264:	603b      	str	r3, [r7, #0]
 800b266:	4638      	mov	r0, r7
 800b268:	f000 f80e 	bl	800b288 <__malloc_unlock>
 800b26c:	e797      	b.n	800b19e <_malloc_r+0x22>
 800b26e:	6025      	str	r5, [r4, #0]
 800b270:	e7dc      	b.n	800b22c <_malloc_r+0xb0>
 800b272:	605b      	str	r3, [r3, #4]
 800b274:	deff      	udf	#255	; 0xff
 800b276:	bf00      	nop
 800b278:	2000513c 	.word	0x2000513c

0800b27c <__malloc_lock>:
 800b27c:	4801      	ldr	r0, [pc, #4]	; (800b284 <__malloc_lock+0x8>)
 800b27e:	f000 b9a2 	b.w	800b5c6 <__retarget_lock_acquire_recursive>
 800b282:	bf00      	nop
 800b284:	20005284 	.word	0x20005284

0800b288 <__malloc_unlock>:
 800b288:	4801      	ldr	r0, [pc, #4]	; (800b290 <__malloc_unlock+0x8>)
 800b28a:	f000 b99d 	b.w	800b5c8 <__retarget_lock_release_recursive>
 800b28e:	bf00      	nop
 800b290:	20005284 	.word	0x20005284

0800b294 <rand>:
 800b294:	4b16      	ldr	r3, [pc, #88]	; (800b2f0 <rand+0x5c>)
 800b296:	b510      	push	{r4, lr}
 800b298:	681c      	ldr	r4, [r3, #0]
 800b29a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b29c:	b9b3      	cbnz	r3, 800b2cc <rand+0x38>
 800b29e:	2018      	movs	r0, #24
 800b2a0:	f7ff ff44 	bl	800b12c <malloc>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	6320      	str	r0, [r4, #48]	; 0x30
 800b2a8:	b920      	cbnz	r0, 800b2b4 <rand+0x20>
 800b2aa:	4b12      	ldr	r3, [pc, #72]	; (800b2f4 <rand+0x60>)
 800b2ac:	4812      	ldr	r0, [pc, #72]	; (800b2f8 <rand+0x64>)
 800b2ae:	2152      	movs	r1, #82	; 0x52
 800b2b0:	f000 f99a 	bl	800b5e8 <__assert_func>
 800b2b4:	4911      	ldr	r1, [pc, #68]	; (800b2fc <rand+0x68>)
 800b2b6:	4b12      	ldr	r3, [pc, #72]	; (800b300 <rand+0x6c>)
 800b2b8:	e9c0 1300 	strd	r1, r3, [r0]
 800b2bc:	4b11      	ldr	r3, [pc, #68]	; (800b304 <rand+0x70>)
 800b2be:	6083      	str	r3, [r0, #8]
 800b2c0:	230b      	movs	r3, #11
 800b2c2:	8183      	strh	r3, [r0, #12]
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	2001      	movs	r0, #1
 800b2c8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b2cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b2ce:	480e      	ldr	r0, [pc, #56]	; (800b308 <rand+0x74>)
 800b2d0:	690b      	ldr	r3, [r1, #16]
 800b2d2:	694c      	ldr	r4, [r1, #20]
 800b2d4:	4a0d      	ldr	r2, [pc, #52]	; (800b30c <rand+0x78>)
 800b2d6:	4358      	muls	r0, r3
 800b2d8:	fb02 0004 	mla	r0, r2, r4, r0
 800b2dc:	fba3 3202 	umull	r3, r2, r3, r2
 800b2e0:	3301      	adds	r3, #1
 800b2e2:	eb40 0002 	adc.w	r0, r0, r2
 800b2e6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b2ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800b2ee:	bd10      	pop	{r4, pc}
 800b2f0:	20000088 	.word	0x20000088
 800b2f4:	0800ee40 	.word	0x0800ee40
 800b2f8:	0800ee57 	.word	0x0800ee57
 800b2fc:	abcd330e 	.word	0xabcd330e
 800b300:	e66d1234 	.word	0xe66d1234
 800b304:	0005deec 	.word	0x0005deec
 800b308:	5851f42d 	.word	0x5851f42d
 800b30c:	4c957f2d 	.word	0x4c957f2d

0800b310 <std>:
 800b310:	2300      	movs	r3, #0
 800b312:	b510      	push	{r4, lr}
 800b314:	4604      	mov	r4, r0
 800b316:	e9c0 3300 	strd	r3, r3, [r0]
 800b31a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b31e:	6083      	str	r3, [r0, #8]
 800b320:	8181      	strh	r1, [r0, #12]
 800b322:	6643      	str	r3, [r0, #100]	; 0x64
 800b324:	81c2      	strh	r2, [r0, #14]
 800b326:	6183      	str	r3, [r0, #24]
 800b328:	4619      	mov	r1, r3
 800b32a:	2208      	movs	r2, #8
 800b32c:	305c      	adds	r0, #92	; 0x5c
 800b32e:	f000 f8b1 	bl	800b494 <memset>
 800b332:	4b0d      	ldr	r3, [pc, #52]	; (800b368 <std+0x58>)
 800b334:	6263      	str	r3, [r4, #36]	; 0x24
 800b336:	4b0d      	ldr	r3, [pc, #52]	; (800b36c <std+0x5c>)
 800b338:	62a3      	str	r3, [r4, #40]	; 0x28
 800b33a:	4b0d      	ldr	r3, [pc, #52]	; (800b370 <std+0x60>)
 800b33c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b33e:	4b0d      	ldr	r3, [pc, #52]	; (800b374 <std+0x64>)
 800b340:	6323      	str	r3, [r4, #48]	; 0x30
 800b342:	4b0d      	ldr	r3, [pc, #52]	; (800b378 <std+0x68>)
 800b344:	6224      	str	r4, [r4, #32]
 800b346:	429c      	cmp	r4, r3
 800b348:	d006      	beq.n	800b358 <std+0x48>
 800b34a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b34e:	4294      	cmp	r4, r2
 800b350:	d002      	beq.n	800b358 <std+0x48>
 800b352:	33d0      	adds	r3, #208	; 0xd0
 800b354:	429c      	cmp	r4, r3
 800b356:	d105      	bne.n	800b364 <std+0x54>
 800b358:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b35c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b360:	f000 b930 	b.w	800b5c4 <__retarget_lock_init_recursive>
 800b364:	bd10      	pop	{r4, pc}
 800b366:	bf00      	nop
 800b368:	0800b819 	.word	0x0800b819
 800b36c:	0800b83b 	.word	0x0800b83b
 800b370:	0800b873 	.word	0x0800b873
 800b374:	0800b897 	.word	0x0800b897
 800b378:	20005144 	.word	0x20005144

0800b37c <stdio_exit_handler>:
 800b37c:	4a02      	ldr	r2, [pc, #8]	; (800b388 <stdio_exit_handler+0xc>)
 800b37e:	4903      	ldr	r1, [pc, #12]	; (800b38c <stdio_exit_handler+0x10>)
 800b380:	4803      	ldr	r0, [pc, #12]	; (800b390 <stdio_exit_handler+0x14>)
 800b382:	f000 b869 	b.w	800b458 <_fwalk_sglue>
 800b386:	bf00      	nop
 800b388:	20000030 	.word	0x20000030
 800b38c:	0800b7c9 	.word	0x0800b7c9
 800b390:	2000003c 	.word	0x2000003c

0800b394 <cleanup_stdio>:
 800b394:	6841      	ldr	r1, [r0, #4]
 800b396:	4b0c      	ldr	r3, [pc, #48]	; (800b3c8 <cleanup_stdio+0x34>)
 800b398:	4299      	cmp	r1, r3
 800b39a:	b510      	push	{r4, lr}
 800b39c:	4604      	mov	r4, r0
 800b39e:	d001      	beq.n	800b3a4 <cleanup_stdio+0x10>
 800b3a0:	f000 fa12 	bl	800b7c8 <_fflush_r>
 800b3a4:	68a1      	ldr	r1, [r4, #8]
 800b3a6:	4b09      	ldr	r3, [pc, #36]	; (800b3cc <cleanup_stdio+0x38>)
 800b3a8:	4299      	cmp	r1, r3
 800b3aa:	d002      	beq.n	800b3b2 <cleanup_stdio+0x1e>
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f000 fa0b 	bl	800b7c8 <_fflush_r>
 800b3b2:	68e1      	ldr	r1, [r4, #12]
 800b3b4:	4b06      	ldr	r3, [pc, #24]	; (800b3d0 <cleanup_stdio+0x3c>)
 800b3b6:	4299      	cmp	r1, r3
 800b3b8:	d004      	beq.n	800b3c4 <cleanup_stdio+0x30>
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3c0:	f000 ba02 	b.w	800b7c8 <_fflush_r>
 800b3c4:	bd10      	pop	{r4, pc}
 800b3c6:	bf00      	nop
 800b3c8:	20005144 	.word	0x20005144
 800b3cc:	200051ac 	.word	0x200051ac
 800b3d0:	20005214 	.word	0x20005214

0800b3d4 <global_stdio_init.part.0>:
 800b3d4:	b510      	push	{r4, lr}
 800b3d6:	4b0b      	ldr	r3, [pc, #44]	; (800b404 <global_stdio_init.part.0+0x30>)
 800b3d8:	4c0b      	ldr	r4, [pc, #44]	; (800b408 <global_stdio_init.part.0+0x34>)
 800b3da:	4a0c      	ldr	r2, [pc, #48]	; (800b40c <global_stdio_init.part.0+0x38>)
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	4620      	mov	r0, r4
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2104      	movs	r1, #4
 800b3e4:	f7ff ff94 	bl	800b310 <std>
 800b3e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	2109      	movs	r1, #9
 800b3f0:	f7ff ff8e 	bl	800b310 <std>
 800b3f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b3f8:	2202      	movs	r2, #2
 800b3fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3fe:	2112      	movs	r1, #18
 800b400:	f7ff bf86 	b.w	800b310 <std>
 800b404:	2000527c 	.word	0x2000527c
 800b408:	20005144 	.word	0x20005144
 800b40c:	0800b37d 	.word	0x0800b37d

0800b410 <__sfp_lock_acquire>:
 800b410:	4801      	ldr	r0, [pc, #4]	; (800b418 <__sfp_lock_acquire+0x8>)
 800b412:	f000 b8d8 	b.w	800b5c6 <__retarget_lock_acquire_recursive>
 800b416:	bf00      	nop
 800b418:	20005285 	.word	0x20005285

0800b41c <__sfp_lock_release>:
 800b41c:	4801      	ldr	r0, [pc, #4]	; (800b424 <__sfp_lock_release+0x8>)
 800b41e:	f000 b8d3 	b.w	800b5c8 <__retarget_lock_release_recursive>
 800b422:	bf00      	nop
 800b424:	20005285 	.word	0x20005285

0800b428 <__sinit>:
 800b428:	b510      	push	{r4, lr}
 800b42a:	4604      	mov	r4, r0
 800b42c:	f7ff fff0 	bl	800b410 <__sfp_lock_acquire>
 800b430:	6a23      	ldr	r3, [r4, #32]
 800b432:	b11b      	cbz	r3, 800b43c <__sinit+0x14>
 800b434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b438:	f7ff bff0 	b.w	800b41c <__sfp_lock_release>
 800b43c:	4b04      	ldr	r3, [pc, #16]	; (800b450 <__sinit+0x28>)
 800b43e:	6223      	str	r3, [r4, #32]
 800b440:	4b04      	ldr	r3, [pc, #16]	; (800b454 <__sinit+0x2c>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d1f5      	bne.n	800b434 <__sinit+0xc>
 800b448:	f7ff ffc4 	bl	800b3d4 <global_stdio_init.part.0>
 800b44c:	e7f2      	b.n	800b434 <__sinit+0xc>
 800b44e:	bf00      	nop
 800b450:	0800b395 	.word	0x0800b395
 800b454:	2000527c 	.word	0x2000527c

0800b458 <_fwalk_sglue>:
 800b458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b45c:	4607      	mov	r7, r0
 800b45e:	4688      	mov	r8, r1
 800b460:	4614      	mov	r4, r2
 800b462:	2600      	movs	r6, #0
 800b464:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b468:	f1b9 0901 	subs.w	r9, r9, #1
 800b46c:	d505      	bpl.n	800b47a <_fwalk_sglue+0x22>
 800b46e:	6824      	ldr	r4, [r4, #0]
 800b470:	2c00      	cmp	r4, #0
 800b472:	d1f7      	bne.n	800b464 <_fwalk_sglue+0xc>
 800b474:	4630      	mov	r0, r6
 800b476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b47a:	89ab      	ldrh	r3, [r5, #12]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d907      	bls.n	800b490 <_fwalk_sglue+0x38>
 800b480:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b484:	3301      	adds	r3, #1
 800b486:	d003      	beq.n	800b490 <_fwalk_sglue+0x38>
 800b488:	4629      	mov	r1, r5
 800b48a:	4638      	mov	r0, r7
 800b48c:	47c0      	blx	r8
 800b48e:	4306      	orrs	r6, r0
 800b490:	3568      	adds	r5, #104	; 0x68
 800b492:	e7e9      	b.n	800b468 <_fwalk_sglue+0x10>

0800b494 <memset>:
 800b494:	4402      	add	r2, r0
 800b496:	4603      	mov	r3, r0
 800b498:	4293      	cmp	r3, r2
 800b49a:	d100      	bne.n	800b49e <memset+0xa>
 800b49c:	4770      	bx	lr
 800b49e:	f803 1b01 	strb.w	r1, [r3], #1
 800b4a2:	e7f9      	b.n	800b498 <memset+0x4>

0800b4a4 <_reclaim_reent>:
 800b4a4:	4b29      	ldr	r3, [pc, #164]	; (800b54c <_reclaim_reent+0xa8>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4283      	cmp	r3, r0
 800b4aa:	b570      	push	{r4, r5, r6, lr}
 800b4ac:	4604      	mov	r4, r0
 800b4ae:	d04b      	beq.n	800b548 <_reclaim_reent+0xa4>
 800b4b0:	69c3      	ldr	r3, [r0, #28]
 800b4b2:	b143      	cbz	r3, 800b4c6 <_reclaim_reent+0x22>
 800b4b4:	68db      	ldr	r3, [r3, #12]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d144      	bne.n	800b544 <_reclaim_reent+0xa0>
 800b4ba:	69e3      	ldr	r3, [r4, #28]
 800b4bc:	6819      	ldr	r1, [r3, #0]
 800b4be:	b111      	cbz	r1, 800b4c6 <_reclaim_reent+0x22>
 800b4c0:	4620      	mov	r0, r4
 800b4c2:	f000 f8af 	bl	800b624 <_free_r>
 800b4c6:	6961      	ldr	r1, [r4, #20]
 800b4c8:	b111      	cbz	r1, 800b4d0 <_reclaim_reent+0x2c>
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f000 f8aa 	bl	800b624 <_free_r>
 800b4d0:	69e1      	ldr	r1, [r4, #28]
 800b4d2:	b111      	cbz	r1, 800b4da <_reclaim_reent+0x36>
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	f000 f8a5 	bl	800b624 <_free_r>
 800b4da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b4dc:	b111      	cbz	r1, 800b4e4 <_reclaim_reent+0x40>
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f000 f8a0 	bl	800b624 <_free_r>
 800b4e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4e6:	b111      	cbz	r1, 800b4ee <_reclaim_reent+0x4a>
 800b4e8:	4620      	mov	r0, r4
 800b4ea:	f000 f89b 	bl	800b624 <_free_r>
 800b4ee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b4f0:	b111      	cbz	r1, 800b4f8 <_reclaim_reent+0x54>
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	f000 f896 	bl	800b624 <_free_r>
 800b4f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b4fa:	b111      	cbz	r1, 800b502 <_reclaim_reent+0x5e>
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f000 f891 	bl	800b624 <_free_r>
 800b502:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b504:	b111      	cbz	r1, 800b50c <_reclaim_reent+0x68>
 800b506:	4620      	mov	r0, r4
 800b508:	f000 f88c 	bl	800b624 <_free_r>
 800b50c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b50e:	b111      	cbz	r1, 800b516 <_reclaim_reent+0x72>
 800b510:	4620      	mov	r0, r4
 800b512:	f000 f887 	bl	800b624 <_free_r>
 800b516:	6a23      	ldr	r3, [r4, #32]
 800b518:	b1b3      	cbz	r3, 800b548 <_reclaim_reent+0xa4>
 800b51a:	4620      	mov	r0, r4
 800b51c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b520:	4718      	bx	r3
 800b522:	5949      	ldr	r1, [r1, r5]
 800b524:	b941      	cbnz	r1, 800b538 <_reclaim_reent+0x94>
 800b526:	3504      	adds	r5, #4
 800b528:	69e3      	ldr	r3, [r4, #28]
 800b52a:	2d80      	cmp	r5, #128	; 0x80
 800b52c:	68d9      	ldr	r1, [r3, #12]
 800b52e:	d1f8      	bne.n	800b522 <_reclaim_reent+0x7e>
 800b530:	4620      	mov	r0, r4
 800b532:	f000 f877 	bl	800b624 <_free_r>
 800b536:	e7c0      	b.n	800b4ba <_reclaim_reent+0x16>
 800b538:	680e      	ldr	r6, [r1, #0]
 800b53a:	4620      	mov	r0, r4
 800b53c:	f000 f872 	bl	800b624 <_free_r>
 800b540:	4631      	mov	r1, r6
 800b542:	e7ef      	b.n	800b524 <_reclaim_reent+0x80>
 800b544:	2500      	movs	r5, #0
 800b546:	e7ef      	b.n	800b528 <_reclaim_reent+0x84>
 800b548:	bd70      	pop	{r4, r5, r6, pc}
 800b54a:	bf00      	nop
 800b54c:	20000088 	.word	0x20000088

0800b550 <_sbrk_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	4d06      	ldr	r5, [pc, #24]	; (800b56c <_sbrk_r+0x1c>)
 800b554:	2300      	movs	r3, #0
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	f7f7 ff24 	bl	80033a8 <_sbrk>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	d102      	bne.n	800b56a <_sbrk_r+0x1a>
 800b564:	682b      	ldr	r3, [r5, #0]
 800b566:	b103      	cbz	r3, 800b56a <_sbrk_r+0x1a>
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	20005280 	.word	0x20005280

0800b570 <__errno>:
 800b570:	4b01      	ldr	r3, [pc, #4]	; (800b578 <__errno+0x8>)
 800b572:	6818      	ldr	r0, [r3, #0]
 800b574:	4770      	bx	lr
 800b576:	bf00      	nop
 800b578:	20000088 	.word	0x20000088

0800b57c <__libc_init_array>:
 800b57c:	b570      	push	{r4, r5, r6, lr}
 800b57e:	4d0d      	ldr	r5, [pc, #52]	; (800b5b4 <__libc_init_array+0x38>)
 800b580:	4c0d      	ldr	r4, [pc, #52]	; (800b5b8 <__libc_init_array+0x3c>)
 800b582:	1b64      	subs	r4, r4, r5
 800b584:	10a4      	asrs	r4, r4, #2
 800b586:	2600      	movs	r6, #0
 800b588:	42a6      	cmp	r6, r4
 800b58a:	d109      	bne.n	800b5a0 <__libc_init_array+0x24>
 800b58c:	4d0b      	ldr	r5, [pc, #44]	; (800b5bc <__libc_init_array+0x40>)
 800b58e:	4c0c      	ldr	r4, [pc, #48]	; (800b5c0 <__libc_init_array+0x44>)
 800b590:	f000 fe16 	bl	800c1c0 <_init>
 800b594:	1b64      	subs	r4, r4, r5
 800b596:	10a4      	asrs	r4, r4, #2
 800b598:	2600      	movs	r6, #0
 800b59a:	42a6      	cmp	r6, r4
 800b59c:	d105      	bne.n	800b5aa <__libc_init_array+0x2e>
 800b59e:	bd70      	pop	{r4, r5, r6, pc}
 800b5a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5a4:	4798      	blx	r3
 800b5a6:	3601      	adds	r6, #1
 800b5a8:	e7ee      	b.n	800b588 <__libc_init_array+0xc>
 800b5aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5ae:	4798      	blx	r3
 800b5b0:	3601      	adds	r6, #1
 800b5b2:	e7f2      	b.n	800b59a <__libc_init_array+0x1e>
 800b5b4:	0800ef28 	.word	0x0800ef28
 800b5b8:	0800ef28 	.word	0x0800ef28
 800b5bc:	0800ef28 	.word	0x0800ef28
 800b5c0:	0800ef2c 	.word	0x0800ef2c

0800b5c4 <__retarget_lock_init_recursive>:
 800b5c4:	4770      	bx	lr

0800b5c6 <__retarget_lock_acquire_recursive>:
 800b5c6:	4770      	bx	lr

0800b5c8 <__retarget_lock_release_recursive>:
 800b5c8:	4770      	bx	lr

0800b5ca <memcpy>:
 800b5ca:	440a      	add	r2, r1
 800b5cc:	4291      	cmp	r1, r2
 800b5ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b5d2:	d100      	bne.n	800b5d6 <memcpy+0xc>
 800b5d4:	4770      	bx	lr
 800b5d6:	b510      	push	{r4, lr}
 800b5d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5e0:	4291      	cmp	r1, r2
 800b5e2:	d1f9      	bne.n	800b5d8 <memcpy+0xe>
 800b5e4:	bd10      	pop	{r4, pc}
	...

0800b5e8 <__assert_func>:
 800b5e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5ea:	4614      	mov	r4, r2
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	4b09      	ldr	r3, [pc, #36]	; (800b614 <__assert_func+0x2c>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	4605      	mov	r5, r0
 800b5f4:	68d8      	ldr	r0, [r3, #12]
 800b5f6:	b14c      	cbz	r4, 800b60c <__assert_func+0x24>
 800b5f8:	4b07      	ldr	r3, [pc, #28]	; (800b618 <__assert_func+0x30>)
 800b5fa:	9100      	str	r1, [sp, #0]
 800b5fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b600:	4906      	ldr	r1, [pc, #24]	; (800b61c <__assert_func+0x34>)
 800b602:	462b      	mov	r3, r5
 800b604:	f000 f94c 	bl	800b8a0 <fiprintf>
 800b608:	f000 f9a2 	bl	800b950 <abort>
 800b60c:	4b04      	ldr	r3, [pc, #16]	; (800b620 <__assert_func+0x38>)
 800b60e:	461c      	mov	r4, r3
 800b610:	e7f3      	b.n	800b5fa <__assert_func+0x12>
 800b612:	bf00      	nop
 800b614:	20000088 	.word	0x20000088
 800b618:	0800eeaf 	.word	0x0800eeaf
 800b61c:	0800eebc 	.word	0x0800eebc
 800b620:	0800eeea 	.word	0x0800eeea

0800b624 <_free_r>:
 800b624:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b626:	2900      	cmp	r1, #0
 800b628:	d044      	beq.n	800b6b4 <_free_r+0x90>
 800b62a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b62e:	9001      	str	r0, [sp, #4]
 800b630:	2b00      	cmp	r3, #0
 800b632:	f1a1 0404 	sub.w	r4, r1, #4
 800b636:	bfb8      	it	lt
 800b638:	18e4      	addlt	r4, r4, r3
 800b63a:	f7ff fe1f 	bl	800b27c <__malloc_lock>
 800b63e:	4a1e      	ldr	r2, [pc, #120]	; (800b6b8 <_free_r+0x94>)
 800b640:	9801      	ldr	r0, [sp, #4]
 800b642:	6813      	ldr	r3, [r2, #0]
 800b644:	b933      	cbnz	r3, 800b654 <_free_r+0x30>
 800b646:	6063      	str	r3, [r4, #4]
 800b648:	6014      	str	r4, [r2, #0]
 800b64a:	b003      	add	sp, #12
 800b64c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b650:	f7ff be1a 	b.w	800b288 <__malloc_unlock>
 800b654:	42a3      	cmp	r3, r4
 800b656:	d908      	bls.n	800b66a <_free_r+0x46>
 800b658:	6825      	ldr	r5, [r4, #0]
 800b65a:	1961      	adds	r1, r4, r5
 800b65c:	428b      	cmp	r3, r1
 800b65e:	bf01      	itttt	eq
 800b660:	6819      	ldreq	r1, [r3, #0]
 800b662:	685b      	ldreq	r3, [r3, #4]
 800b664:	1949      	addeq	r1, r1, r5
 800b666:	6021      	streq	r1, [r4, #0]
 800b668:	e7ed      	b.n	800b646 <_free_r+0x22>
 800b66a:	461a      	mov	r2, r3
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	b10b      	cbz	r3, 800b674 <_free_r+0x50>
 800b670:	42a3      	cmp	r3, r4
 800b672:	d9fa      	bls.n	800b66a <_free_r+0x46>
 800b674:	6811      	ldr	r1, [r2, #0]
 800b676:	1855      	adds	r5, r2, r1
 800b678:	42a5      	cmp	r5, r4
 800b67a:	d10b      	bne.n	800b694 <_free_r+0x70>
 800b67c:	6824      	ldr	r4, [r4, #0]
 800b67e:	4421      	add	r1, r4
 800b680:	1854      	adds	r4, r2, r1
 800b682:	42a3      	cmp	r3, r4
 800b684:	6011      	str	r1, [r2, #0]
 800b686:	d1e0      	bne.n	800b64a <_free_r+0x26>
 800b688:	681c      	ldr	r4, [r3, #0]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	6053      	str	r3, [r2, #4]
 800b68e:	440c      	add	r4, r1
 800b690:	6014      	str	r4, [r2, #0]
 800b692:	e7da      	b.n	800b64a <_free_r+0x26>
 800b694:	d902      	bls.n	800b69c <_free_r+0x78>
 800b696:	230c      	movs	r3, #12
 800b698:	6003      	str	r3, [r0, #0]
 800b69a:	e7d6      	b.n	800b64a <_free_r+0x26>
 800b69c:	6825      	ldr	r5, [r4, #0]
 800b69e:	1961      	adds	r1, r4, r5
 800b6a0:	428b      	cmp	r3, r1
 800b6a2:	bf04      	itt	eq
 800b6a4:	6819      	ldreq	r1, [r3, #0]
 800b6a6:	685b      	ldreq	r3, [r3, #4]
 800b6a8:	6063      	str	r3, [r4, #4]
 800b6aa:	bf04      	itt	eq
 800b6ac:	1949      	addeq	r1, r1, r5
 800b6ae:	6021      	streq	r1, [r4, #0]
 800b6b0:	6054      	str	r4, [r2, #4]
 800b6b2:	e7ca      	b.n	800b64a <_free_r+0x26>
 800b6b4:	b003      	add	sp, #12
 800b6b6:	bd30      	pop	{r4, r5, pc}
 800b6b8:	2000513c 	.word	0x2000513c

0800b6bc <__sflush_r>:
 800b6bc:	898a      	ldrh	r2, [r1, #12]
 800b6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	0710      	lsls	r0, r2, #28
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	d458      	bmi.n	800b77c <__sflush_r+0xc0>
 800b6ca:	684b      	ldr	r3, [r1, #4]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	dc05      	bgt.n	800b6dc <__sflush_r+0x20>
 800b6d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	dc02      	bgt.n	800b6dc <__sflush_r+0x20>
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6de:	2e00      	cmp	r6, #0
 800b6e0:	d0f9      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b6e8:	682f      	ldr	r7, [r5, #0]
 800b6ea:	6a21      	ldr	r1, [r4, #32]
 800b6ec:	602b      	str	r3, [r5, #0]
 800b6ee:	d032      	beq.n	800b756 <__sflush_r+0x9a>
 800b6f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b6f2:	89a3      	ldrh	r3, [r4, #12]
 800b6f4:	075a      	lsls	r2, r3, #29
 800b6f6:	d505      	bpl.n	800b704 <__sflush_r+0x48>
 800b6f8:	6863      	ldr	r3, [r4, #4]
 800b6fa:	1ac0      	subs	r0, r0, r3
 800b6fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b6fe:	b10b      	cbz	r3, 800b704 <__sflush_r+0x48>
 800b700:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b702:	1ac0      	subs	r0, r0, r3
 800b704:	2300      	movs	r3, #0
 800b706:	4602      	mov	r2, r0
 800b708:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b70a:	6a21      	ldr	r1, [r4, #32]
 800b70c:	4628      	mov	r0, r5
 800b70e:	47b0      	blx	r6
 800b710:	1c43      	adds	r3, r0, #1
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	d106      	bne.n	800b724 <__sflush_r+0x68>
 800b716:	6829      	ldr	r1, [r5, #0]
 800b718:	291d      	cmp	r1, #29
 800b71a:	d82b      	bhi.n	800b774 <__sflush_r+0xb8>
 800b71c:	4a29      	ldr	r2, [pc, #164]	; (800b7c4 <__sflush_r+0x108>)
 800b71e:	410a      	asrs	r2, r1
 800b720:	07d6      	lsls	r6, r2, #31
 800b722:	d427      	bmi.n	800b774 <__sflush_r+0xb8>
 800b724:	2200      	movs	r2, #0
 800b726:	6062      	str	r2, [r4, #4]
 800b728:	04d9      	lsls	r1, r3, #19
 800b72a:	6922      	ldr	r2, [r4, #16]
 800b72c:	6022      	str	r2, [r4, #0]
 800b72e:	d504      	bpl.n	800b73a <__sflush_r+0x7e>
 800b730:	1c42      	adds	r2, r0, #1
 800b732:	d101      	bne.n	800b738 <__sflush_r+0x7c>
 800b734:	682b      	ldr	r3, [r5, #0]
 800b736:	b903      	cbnz	r3, 800b73a <__sflush_r+0x7e>
 800b738:	6560      	str	r0, [r4, #84]	; 0x54
 800b73a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b73c:	602f      	str	r7, [r5, #0]
 800b73e:	2900      	cmp	r1, #0
 800b740:	d0c9      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b742:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b746:	4299      	cmp	r1, r3
 800b748:	d002      	beq.n	800b750 <__sflush_r+0x94>
 800b74a:	4628      	mov	r0, r5
 800b74c:	f7ff ff6a 	bl	800b624 <_free_r>
 800b750:	2000      	movs	r0, #0
 800b752:	6360      	str	r0, [r4, #52]	; 0x34
 800b754:	e7c0      	b.n	800b6d8 <__sflush_r+0x1c>
 800b756:	2301      	movs	r3, #1
 800b758:	4628      	mov	r0, r5
 800b75a:	47b0      	blx	r6
 800b75c:	1c41      	adds	r1, r0, #1
 800b75e:	d1c8      	bne.n	800b6f2 <__sflush_r+0x36>
 800b760:	682b      	ldr	r3, [r5, #0]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0c5      	beq.n	800b6f2 <__sflush_r+0x36>
 800b766:	2b1d      	cmp	r3, #29
 800b768:	d001      	beq.n	800b76e <__sflush_r+0xb2>
 800b76a:	2b16      	cmp	r3, #22
 800b76c:	d101      	bne.n	800b772 <__sflush_r+0xb6>
 800b76e:	602f      	str	r7, [r5, #0]
 800b770:	e7b1      	b.n	800b6d6 <__sflush_r+0x1a>
 800b772:	89a3      	ldrh	r3, [r4, #12]
 800b774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b778:	81a3      	strh	r3, [r4, #12]
 800b77a:	e7ad      	b.n	800b6d8 <__sflush_r+0x1c>
 800b77c:	690f      	ldr	r7, [r1, #16]
 800b77e:	2f00      	cmp	r7, #0
 800b780:	d0a9      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b782:	0793      	lsls	r3, r2, #30
 800b784:	680e      	ldr	r6, [r1, #0]
 800b786:	bf08      	it	eq
 800b788:	694b      	ldreq	r3, [r1, #20]
 800b78a:	600f      	str	r7, [r1, #0]
 800b78c:	bf18      	it	ne
 800b78e:	2300      	movne	r3, #0
 800b790:	eba6 0807 	sub.w	r8, r6, r7
 800b794:	608b      	str	r3, [r1, #8]
 800b796:	f1b8 0f00 	cmp.w	r8, #0
 800b79a:	dd9c      	ble.n	800b6d6 <__sflush_r+0x1a>
 800b79c:	6a21      	ldr	r1, [r4, #32]
 800b79e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7a0:	4643      	mov	r3, r8
 800b7a2:	463a      	mov	r2, r7
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	47b0      	blx	r6
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	dc06      	bgt.n	800b7ba <__sflush_r+0xfe>
 800b7ac:	89a3      	ldrh	r3, [r4, #12]
 800b7ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7b2:	81a3      	strh	r3, [r4, #12]
 800b7b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7b8:	e78e      	b.n	800b6d8 <__sflush_r+0x1c>
 800b7ba:	4407      	add	r7, r0
 800b7bc:	eba8 0800 	sub.w	r8, r8, r0
 800b7c0:	e7e9      	b.n	800b796 <__sflush_r+0xda>
 800b7c2:	bf00      	nop
 800b7c4:	dfbffffe 	.word	0xdfbffffe

0800b7c8 <_fflush_r>:
 800b7c8:	b538      	push	{r3, r4, r5, lr}
 800b7ca:	690b      	ldr	r3, [r1, #16]
 800b7cc:	4605      	mov	r5, r0
 800b7ce:	460c      	mov	r4, r1
 800b7d0:	b913      	cbnz	r3, 800b7d8 <_fflush_r+0x10>
 800b7d2:	2500      	movs	r5, #0
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	b118      	cbz	r0, 800b7e2 <_fflush_r+0x1a>
 800b7da:	6a03      	ldr	r3, [r0, #32]
 800b7dc:	b90b      	cbnz	r3, 800b7e2 <_fflush_r+0x1a>
 800b7de:	f7ff fe23 	bl	800b428 <__sinit>
 800b7e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d0f3      	beq.n	800b7d2 <_fflush_r+0xa>
 800b7ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b7ec:	07d0      	lsls	r0, r2, #31
 800b7ee:	d404      	bmi.n	800b7fa <_fflush_r+0x32>
 800b7f0:	0599      	lsls	r1, r3, #22
 800b7f2:	d402      	bmi.n	800b7fa <_fflush_r+0x32>
 800b7f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7f6:	f7ff fee6 	bl	800b5c6 <__retarget_lock_acquire_recursive>
 800b7fa:	4628      	mov	r0, r5
 800b7fc:	4621      	mov	r1, r4
 800b7fe:	f7ff ff5d 	bl	800b6bc <__sflush_r>
 800b802:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b804:	07da      	lsls	r2, r3, #31
 800b806:	4605      	mov	r5, r0
 800b808:	d4e4      	bmi.n	800b7d4 <_fflush_r+0xc>
 800b80a:	89a3      	ldrh	r3, [r4, #12]
 800b80c:	059b      	lsls	r3, r3, #22
 800b80e:	d4e1      	bmi.n	800b7d4 <_fflush_r+0xc>
 800b810:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b812:	f7ff fed9 	bl	800b5c8 <__retarget_lock_release_recursive>
 800b816:	e7dd      	b.n	800b7d4 <_fflush_r+0xc>

0800b818 <__sread>:
 800b818:	b510      	push	{r4, lr}
 800b81a:	460c      	mov	r4, r1
 800b81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b820:	f000 f872 	bl	800b908 <_read_r>
 800b824:	2800      	cmp	r0, #0
 800b826:	bfab      	itete	ge
 800b828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b82a:	89a3      	ldrhlt	r3, [r4, #12]
 800b82c:	181b      	addge	r3, r3, r0
 800b82e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b832:	bfac      	ite	ge
 800b834:	6563      	strge	r3, [r4, #84]	; 0x54
 800b836:	81a3      	strhlt	r3, [r4, #12]
 800b838:	bd10      	pop	{r4, pc}

0800b83a <__swrite>:
 800b83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b83e:	461f      	mov	r7, r3
 800b840:	898b      	ldrh	r3, [r1, #12]
 800b842:	05db      	lsls	r3, r3, #23
 800b844:	4605      	mov	r5, r0
 800b846:	460c      	mov	r4, r1
 800b848:	4616      	mov	r6, r2
 800b84a:	d505      	bpl.n	800b858 <__swrite+0x1e>
 800b84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b850:	2302      	movs	r3, #2
 800b852:	2200      	movs	r2, #0
 800b854:	f000 f846 	bl	800b8e4 <_lseek_r>
 800b858:	89a3      	ldrh	r3, [r4, #12]
 800b85a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b85e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b862:	81a3      	strh	r3, [r4, #12]
 800b864:	4632      	mov	r2, r6
 800b866:	463b      	mov	r3, r7
 800b868:	4628      	mov	r0, r5
 800b86a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b86e:	f000 b85d 	b.w	800b92c <_write_r>

0800b872 <__sseek>:
 800b872:	b510      	push	{r4, lr}
 800b874:	460c      	mov	r4, r1
 800b876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b87a:	f000 f833 	bl	800b8e4 <_lseek_r>
 800b87e:	1c43      	adds	r3, r0, #1
 800b880:	89a3      	ldrh	r3, [r4, #12]
 800b882:	bf15      	itete	ne
 800b884:	6560      	strne	r0, [r4, #84]	; 0x54
 800b886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b88a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b88e:	81a3      	strheq	r3, [r4, #12]
 800b890:	bf18      	it	ne
 800b892:	81a3      	strhne	r3, [r4, #12]
 800b894:	bd10      	pop	{r4, pc}

0800b896 <__sclose>:
 800b896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b89a:	f000 b813 	b.w	800b8c4 <_close_r>
	...

0800b8a0 <fiprintf>:
 800b8a0:	b40e      	push	{r1, r2, r3}
 800b8a2:	b503      	push	{r0, r1, lr}
 800b8a4:	4601      	mov	r1, r0
 800b8a6:	ab03      	add	r3, sp, #12
 800b8a8:	4805      	ldr	r0, [pc, #20]	; (800b8c0 <fiprintf+0x20>)
 800b8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ae:	6800      	ldr	r0, [r0, #0]
 800b8b0:	9301      	str	r3, [sp, #4]
 800b8b2:	f000 f87d 	bl	800b9b0 <_vfiprintf_r>
 800b8b6:	b002      	add	sp, #8
 800b8b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8bc:	b003      	add	sp, #12
 800b8be:	4770      	bx	lr
 800b8c0:	20000088 	.word	0x20000088

0800b8c4 <_close_r>:
 800b8c4:	b538      	push	{r3, r4, r5, lr}
 800b8c6:	4d06      	ldr	r5, [pc, #24]	; (800b8e0 <_close_r+0x1c>)
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	4604      	mov	r4, r0
 800b8cc:	4608      	mov	r0, r1
 800b8ce:	602b      	str	r3, [r5, #0]
 800b8d0:	f7f7 fd35 	bl	800333e <_close>
 800b8d4:	1c43      	adds	r3, r0, #1
 800b8d6:	d102      	bne.n	800b8de <_close_r+0x1a>
 800b8d8:	682b      	ldr	r3, [r5, #0]
 800b8da:	b103      	cbz	r3, 800b8de <_close_r+0x1a>
 800b8dc:	6023      	str	r3, [r4, #0]
 800b8de:	bd38      	pop	{r3, r4, r5, pc}
 800b8e0:	20005280 	.word	0x20005280

0800b8e4 <_lseek_r>:
 800b8e4:	b538      	push	{r3, r4, r5, lr}
 800b8e6:	4d07      	ldr	r5, [pc, #28]	; (800b904 <_lseek_r+0x20>)
 800b8e8:	4604      	mov	r4, r0
 800b8ea:	4608      	mov	r0, r1
 800b8ec:	4611      	mov	r1, r2
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	602a      	str	r2, [r5, #0]
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	f7f7 fd4a 	bl	800338c <_lseek>
 800b8f8:	1c43      	adds	r3, r0, #1
 800b8fa:	d102      	bne.n	800b902 <_lseek_r+0x1e>
 800b8fc:	682b      	ldr	r3, [r5, #0]
 800b8fe:	b103      	cbz	r3, 800b902 <_lseek_r+0x1e>
 800b900:	6023      	str	r3, [r4, #0]
 800b902:	bd38      	pop	{r3, r4, r5, pc}
 800b904:	20005280 	.word	0x20005280

0800b908 <_read_r>:
 800b908:	b538      	push	{r3, r4, r5, lr}
 800b90a:	4d07      	ldr	r5, [pc, #28]	; (800b928 <_read_r+0x20>)
 800b90c:	4604      	mov	r4, r0
 800b90e:	4608      	mov	r0, r1
 800b910:	4611      	mov	r1, r2
 800b912:	2200      	movs	r2, #0
 800b914:	602a      	str	r2, [r5, #0]
 800b916:	461a      	mov	r2, r3
 800b918:	f7f7 fcd8 	bl	80032cc <_read>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_read_r+0x1e>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_read_r+0x1e>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	20005280 	.word	0x20005280

0800b92c <_write_r>:
 800b92c:	b538      	push	{r3, r4, r5, lr}
 800b92e:	4d07      	ldr	r5, [pc, #28]	; (800b94c <_write_r+0x20>)
 800b930:	4604      	mov	r4, r0
 800b932:	4608      	mov	r0, r1
 800b934:	4611      	mov	r1, r2
 800b936:	2200      	movs	r2, #0
 800b938:	602a      	str	r2, [r5, #0]
 800b93a:	461a      	mov	r2, r3
 800b93c:	f7f7 fce3 	bl	8003306 <_write>
 800b940:	1c43      	adds	r3, r0, #1
 800b942:	d102      	bne.n	800b94a <_write_r+0x1e>
 800b944:	682b      	ldr	r3, [r5, #0]
 800b946:	b103      	cbz	r3, 800b94a <_write_r+0x1e>
 800b948:	6023      	str	r3, [r4, #0]
 800b94a:	bd38      	pop	{r3, r4, r5, pc}
 800b94c:	20005280 	.word	0x20005280

0800b950 <abort>:
 800b950:	b508      	push	{r3, lr}
 800b952:	2006      	movs	r0, #6
 800b954:	f000 fc18 	bl	800c188 <raise>
 800b958:	2001      	movs	r0, #1
 800b95a:	f7f7 fcad 	bl	80032b8 <_exit>

0800b95e <__sfputc_r>:
 800b95e:	6893      	ldr	r3, [r2, #8]
 800b960:	3b01      	subs	r3, #1
 800b962:	2b00      	cmp	r3, #0
 800b964:	b410      	push	{r4}
 800b966:	6093      	str	r3, [r2, #8]
 800b968:	da08      	bge.n	800b97c <__sfputc_r+0x1e>
 800b96a:	6994      	ldr	r4, [r2, #24]
 800b96c:	42a3      	cmp	r3, r4
 800b96e:	db01      	blt.n	800b974 <__sfputc_r+0x16>
 800b970:	290a      	cmp	r1, #10
 800b972:	d103      	bne.n	800b97c <__sfputc_r+0x1e>
 800b974:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b978:	f000 bac4 	b.w	800bf04 <__swbuf_r>
 800b97c:	6813      	ldr	r3, [r2, #0]
 800b97e:	1c58      	adds	r0, r3, #1
 800b980:	6010      	str	r0, [r2, #0]
 800b982:	7019      	strb	r1, [r3, #0]
 800b984:	4608      	mov	r0, r1
 800b986:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b98a:	4770      	bx	lr

0800b98c <__sfputs_r>:
 800b98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98e:	4606      	mov	r6, r0
 800b990:	460f      	mov	r7, r1
 800b992:	4614      	mov	r4, r2
 800b994:	18d5      	adds	r5, r2, r3
 800b996:	42ac      	cmp	r4, r5
 800b998:	d101      	bne.n	800b99e <__sfputs_r+0x12>
 800b99a:	2000      	movs	r0, #0
 800b99c:	e007      	b.n	800b9ae <__sfputs_r+0x22>
 800b99e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9a2:	463a      	mov	r2, r7
 800b9a4:	4630      	mov	r0, r6
 800b9a6:	f7ff ffda 	bl	800b95e <__sfputc_r>
 800b9aa:	1c43      	adds	r3, r0, #1
 800b9ac:	d1f3      	bne.n	800b996 <__sfputs_r+0xa>
 800b9ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9b0 <_vfiprintf_r>:
 800b9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b4:	460d      	mov	r5, r1
 800b9b6:	b09d      	sub	sp, #116	; 0x74
 800b9b8:	4614      	mov	r4, r2
 800b9ba:	4698      	mov	r8, r3
 800b9bc:	4606      	mov	r6, r0
 800b9be:	b118      	cbz	r0, 800b9c8 <_vfiprintf_r+0x18>
 800b9c0:	6a03      	ldr	r3, [r0, #32]
 800b9c2:	b90b      	cbnz	r3, 800b9c8 <_vfiprintf_r+0x18>
 800b9c4:	f7ff fd30 	bl	800b428 <__sinit>
 800b9c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9ca:	07d9      	lsls	r1, r3, #31
 800b9cc:	d405      	bmi.n	800b9da <_vfiprintf_r+0x2a>
 800b9ce:	89ab      	ldrh	r3, [r5, #12]
 800b9d0:	059a      	lsls	r2, r3, #22
 800b9d2:	d402      	bmi.n	800b9da <_vfiprintf_r+0x2a>
 800b9d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9d6:	f7ff fdf6 	bl	800b5c6 <__retarget_lock_acquire_recursive>
 800b9da:	89ab      	ldrh	r3, [r5, #12]
 800b9dc:	071b      	lsls	r3, r3, #28
 800b9de:	d501      	bpl.n	800b9e4 <_vfiprintf_r+0x34>
 800b9e0:	692b      	ldr	r3, [r5, #16]
 800b9e2:	b99b      	cbnz	r3, 800ba0c <_vfiprintf_r+0x5c>
 800b9e4:	4629      	mov	r1, r5
 800b9e6:	4630      	mov	r0, r6
 800b9e8:	f000 faca 	bl	800bf80 <__swsetup_r>
 800b9ec:	b170      	cbz	r0, 800ba0c <_vfiprintf_r+0x5c>
 800b9ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9f0:	07dc      	lsls	r4, r3, #31
 800b9f2:	d504      	bpl.n	800b9fe <_vfiprintf_r+0x4e>
 800b9f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9f8:	b01d      	add	sp, #116	; 0x74
 800b9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9fe:	89ab      	ldrh	r3, [r5, #12]
 800ba00:	0598      	lsls	r0, r3, #22
 800ba02:	d4f7      	bmi.n	800b9f4 <_vfiprintf_r+0x44>
 800ba04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba06:	f7ff fddf 	bl	800b5c8 <__retarget_lock_release_recursive>
 800ba0a:	e7f3      	b.n	800b9f4 <_vfiprintf_r+0x44>
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba10:	2320      	movs	r3, #32
 800ba12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba16:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba1a:	2330      	movs	r3, #48	; 0x30
 800ba1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bbd0 <_vfiprintf_r+0x220>
 800ba20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba24:	f04f 0901 	mov.w	r9, #1
 800ba28:	4623      	mov	r3, r4
 800ba2a:	469a      	mov	sl, r3
 800ba2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba30:	b10a      	cbz	r2, 800ba36 <_vfiprintf_r+0x86>
 800ba32:	2a25      	cmp	r2, #37	; 0x25
 800ba34:	d1f9      	bne.n	800ba2a <_vfiprintf_r+0x7a>
 800ba36:	ebba 0b04 	subs.w	fp, sl, r4
 800ba3a:	d00b      	beq.n	800ba54 <_vfiprintf_r+0xa4>
 800ba3c:	465b      	mov	r3, fp
 800ba3e:	4622      	mov	r2, r4
 800ba40:	4629      	mov	r1, r5
 800ba42:	4630      	mov	r0, r6
 800ba44:	f7ff ffa2 	bl	800b98c <__sfputs_r>
 800ba48:	3001      	adds	r0, #1
 800ba4a:	f000 80a9 	beq.w	800bba0 <_vfiprintf_r+0x1f0>
 800ba4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba50:	445a      	add	r2, fp
 800ba52:	9209      	str	r2, [sp, #36]	; 0x24
 800ba54:	f89a 3000 	ldrb.w	r3, [sl]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	f000 80a1 	beq.w	800bba0 <_vfiprintf_r+0x1f0>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba68:	f10a 0a01 	add.w	sl, sl, #1
 800ba6c:	9304      	str	r3, [sp, #16]
 800ba6e:	9307      	str	r3, [sp, #28]
 800ba70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba74:	931a      	str	r3, [sp, #104]	; 0x68
 800ba76:	4654      	mov	r4, sl
 800ba78:	2205      	movs	r2, #5
 800ba7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba7e:	4854      	ldr	r0, [pc, #336]	; (800bbd0 <_vfiprintf_r+0x220>)
 800ba80:	f7f4 fbde 	bl	8000240 <memchr>
 800ba84:	9a04      	ldr	r2, [sp, #16]
 800ba86:	b9d8      	cbnz	r0, 800bac0 <_vfiprintf_r+0x110>
 800ba88:	06d1      	lsls	r1, r2, #27
 800ba8a:	bf44      	itt	mi
 800ba8c:	2320      	movmi	r3, #32
 800ba8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba92:	0713      	lsls	r3, r2, #28
 800ba94:	bf44      	itt	mi
 800ba96:	232b      	movmi	r3, #43	; 0x2b
 800ba98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba9c:	f89a 3000 	ldrb.w	r3, [sl]
 800baa0:	2b2a      	cmp	r3, #42	; 0x2a
 800baa2:	d015      	beq.n	800bad0 <_vfiprintf_r+0x120>
 800baa4:	9a07      	ldr	r2, [sp, #28]
 800baa6:	4654      	mov	r4, sl
 800baa8:	2000      	movs	r0, #0
 800baaa:	f04f 0c0a 	mov.w	ip, #10
 800baae:	4621      	mov	r1, r4
 800bab0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bab4:	3b30      	subs	r3, #48	; 0x30
 800bab6:	2b09      	cmp	r3, #9
 800bab8:	d94d      	bls.n	800bb56 <_vfiprintf_r+0x1a6>
 800baba:	b1b0      	cbz	r0, 800baea <_vfiprintf_r+0x13a>
 800babc:	9207      	str	r2, [sp, #28]
 800babe:	e014      	b.n	800baea <_vfiprintf_r+0x13a>
 800bac0:	eba0 0308 	sub.w	r3, r0, r8
 800bac4:	fa09 f303 	lsl.w	r3, r9, r3
 800bac8:	4313      	orrs	r3, r2
 800baca:	9304      	str	r3, [sp, #16]
 800bacc:	46a2      	mov	sl, r4
 800bace:	e7d2      	b.n	800ba76 <_vfiprintf_r+0xc6>
 800bad0:	9b03      	ldr	r3, [sp, #12]
 800bad2:	1d19      	adds	r1, r3, #4
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	9103      	str	r1, [sp, #12]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	bfbb      	ittet	lt
 800badc:	425b      	neglt	r3, r3
 800bade:	f042 0202 	orrlt.w	r2, r2, #2
 800bae2:	9307      	strge	r3, [sp, #28]
 800bae4:	9307      	strlt	r3, [sp, #28]
 800bae6:	bfb8      	it	lt
 800bae8:	9204      	strlt	r2, [sp, #16]
 800baea:	7823      	ldrb	r3, [r4, #0]
 800baec:	2b2e      	cmp	r3, #46	; 0x2e
 800baee:	d10c      	bne.n	800bb0a <_vfiprintf_r+0x15a>
 800baf0:	7863      	ldrb	r3, [r4, #1]
 800baf2:	2b2a      	cmp	r3, #42	; 0x2a
 800baf4:	d134      	bne.n	800bb60 <_vfiprintf_r+0x1b0>
 800baf6:	9b03      	ldr	r3, [sp, #12]
 800baf8:	1d1a      	adds	r2, r3, #4
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	9203      	str	r2, [sp, #12]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	bfb8      	it	lt
 800bb02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bb06:	3402      	adds	r4, #2
 800bb08:	9305      	str	r3, [sp, #20]
 800bb0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bbe0 <_vfiprintf_r+0x230>
 800bb0e:	7821      	ldrb	r1, [r4, #0]
 800bb10:	2203      	movs	r2, #3
 800bb12:	4650      	mov	r0, sl
 800bb14:	f7f4 fb94 	bl	8000240 <memchr>
 800bb18:	b138      	cbz	r0, 800bb2a <_vfiprintf_r+0x17a>
 800bb1a:	9b04      	ldr	r3, [sp, #16]
 800bb1c:	eba0 000a 	sub.w	r0, r0, sl
 800bb20:	2240      	movs	r2, #64	; 0x40
 800bb22:	4082      	lsls	r2, r0
 800bb24:	4313      	orrs	r3, r2
 800bb26:	3401      	adds	r4, #1
 800bb28:	9304      	str	r3, [sp, #16]
 800bb2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb2e:	4829      	ldr	r0, [pc, #164]	; (800bbd4 <_vfiprintf_r+0x224>)
 800bb30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb34:	2206      	movs	r2, #6
 800bb36:	f7f4 fb83 	bl	8000240 <memchr>
 800bb3a:	2800      	cmp	r0, #0
 800bb3c:	d03f      	beq.n	800bbbe <_vfiprintf_r+0x20e>
 800bb3e:	4b26      	ldr	r3, [pc, #152]	; (800bbd8 <_vfiprintf_r+0x228>)
 800bb40:	bb1b      	cbnz	r3, 800bb8a <_vfiprintf_r+0x1da>
 800bb42:	9b03      	ldr	r3, [sp, #12]
 800bb44:	3307      	adds	r3, #7
 800bb46:	f023 0307 	bic.w	r3, r3, #7
 800bb4a:	3308      	adds	r3, #8
 800bb4c:	9303      	str	r3, [sp, #12]
 800bb4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb50:	443b      	add	r3, r7
 800bb52:	9309      	str	r3, [sp, #36]	; 0x24
 800bb54:	e768      	b.n	800ba28 <_vfiprintf_r+0x78>
 800bb56:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb5a:	460c      	mov	r4, r1
 800bb5c:	2001      	movs	r0, #1
 800bb5e:	e7a6      	b.n	800baae <_vfiprintf_r+0xfe>
 800bb60:	2300      	movs	r3, #0
 800bb62:	3401      	adds	r4, #1
 800bb64:	9305      	str	r3, [sp, #20]
 800bb66:	4619      	mov	r1, r3
 800bb68:	f04f 0c0a 	mov.w	ip, #10
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb72:	3a30      	subs	r2, #48	; 0x30
 800bb74:	2a09      	cmp	r2, #9
 800bb76:	d903      	bls.n	800bb80 <_vfiprintf_r+0x1d0>
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d0c6      	beq.n	800bb0a <_vfiprintf_r+0x15a>
 800bb7c:	9105      	str	r1, [sp, #20]
 800bb7e:	e7c4      	b.n	800bb0a <_vfiprintf_r+0x15a>
 800bb80:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb84:	4604      	mov	r4, r0
 800bb86:	2301      	movs	r3, #1
 800bb88:	e7f0      	b.n	800bb6c <_vfiprintf_r+0x1bc>
 800bb8a:	ab03      	add	r3, sp, #12
 800bb8c:	9300      	str	r3, [sp, #0]
 800bb8e:	462a      	mov	r2, r5
 800bb90:	4b12      	ldr	r3, [pc, #72]	; (800bbdc <_vfiprintf_r+0x22c>)
 800bb92:	a904      	add	r1, sp, #16
 800bb94:	4630      	mov	r0, r6
 800bb96:	f3af 8000 	nop.w
 800bb9a:	4607      	mov	r7, r0
 800bb9c:	1c78      	adds	r0, r7, #1
 800bb9e:	d1d6      	bne.n	800bb4e <_vfiprintf_r+0x19e>
 800bba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bba2:	07d9      	lsls	r1, r3, #31
 800bba4:	d405      	bmi.n	800bbb2 <_vfiprintf_r+0x202>
 800bba6:	89ab      	ldrh	r3, [r5, #12]
 800bba8:	059a      	lsls	r2, r3, #22
 800bbaa:	d402      	bmi.n	800bbb2 <_vfiprintf_r+0x202>
 800bbac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbae:	f7ff fd0b 	bl	800b5c8 <__retarget_lock_release_recursive>
 800bbb2:	89ab      	ldrh	r3, [r5, #12]
 800bbb4:	065b      	lsls	r3, r3, #25
 800bbb6:	f53f af1d 	bmi.w	800b9f4 <_vfiprintf_r+0x44>
 800bbba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbbc:	e71c      	b.n	800b9f8 <_vfiprintf_r+0x48>
 800bbbe:	ab03      	add	r3, sp, #12
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	462a      	mov	r2, r5
 800bbc4:	4b05      	ldr	r3, [pc, #20]	; (800bbdc <_vfiprintf_r+0x22c>)
 800bbc6:	a904      	add	r1, sp, #16
 800bbc8:	4630      	mov	r0, r6
 800bbca:	f000 f879 	bl	800bcc0 <_printf_i>
 800bbce:	e7e4      	b.n	800bb9a <_vfiprintf_r+0x1ea>
 800bbd0:	0800eeeb 	.word	0x0800eeeb
 800bbd4:	0800eef5 	.word	0x0800eef5
 800bbd8:	00000000 	.word	0x00000000
 800bbdc:	0800b98d 	.word	0x0800b98d
 800bbe0:	0800eef1 	.word	0x0800eef1

0800bbe4 <_printf_common>:
 800bbe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe8:	4616      	mov	r6, r2
 800bbea:	4699      	mov	r9, r3
 800bbec:	688a      	ldr	r2, [r1, #8]
 800bbee:	690b      	ldr	r3, [r1, #16]
 800bbf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	bfb8      	it	lt
 800bbf8:	4613      	movlt	r3, r2
 800bbfa:	6033      	str	r3, [r6, #0]
 800bbfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc00:	4607      	mov	r7, r0
 800bc02:	460c      	mov	r4, r1
 800bc04:	b10a      	cbz	r2, 800bc0a <_printf_common+0x26>
 800bc06:	3301      	adds	r3, #1
 800bc08:	6033      	str	r3, [r6, #0]
 800bc0a:	6823      	ldr	r3, [r4, #0]
 800bc0c:	0699      	lsls	r1, r3, #26
 800bc0e:	bf42      	ittt	mi
 800bc10:	6833      	ldrmi	r3, [r6, #0]
 800bc12:	3302      	addmi	r3, #2
 800bc14:	6033      	strmi	r3, [r6, #0]
 800bc16:	6825      	ldr	r5, [r4, #0]
 800bc18:	f015 0506 	ands.w	r5, r5, #6
 800bc1c:	d106      	bne.n	800bc2c <_printf_common+0x48>
 800bc1e:	f104 0a19 	add.w	sl, r4, #25
 800bc22:	68e3      	ldr	r3, [r4, #12]
 800bc24:	6832      	ldr	r2, [r6, #0]
 800bc26:	1a9b      	subs	r3, r3, r2
 800bc28:	42ab      	cmp	r3, r5
 800bc2a:	dc26      	bgt.n	800bc7a <_printf_common+0x96>
 800bc2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bc30:	1e13      	subs	r3, r2, #0
 800bc32:	6822      	ldr	r2, [r4, #0]
 800bc34:	bf18      	it	ne
 800bc36:	2301      	movne	r3, #1
 800bc38:	0692      	lsls	r2, r2, #26
 800bc3a:	d42b      	bmi.n	800bc94 <_printf_common+0xb0>
 800bc3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bc40:	4649      	mov	r1, r9
 800bc42:	4638      	mov	r0, r7
 800bc44:	47c0      	blx	r8
 800bc46:	3001      	adds	r0, #1
 800bc48:	d01e      	beq.n	800bc88 <_printf_common+0xa4>
 800bc4a:	6823      	ldr	r3, [r4, #0]
 800bc4c:	6922      	ldr	r2, [r4, #16]
 800bc4e:	f003 0306 	and.w	r3, r3, #6
 800bc52:	2b04      	cmp	r3, #4
 800bc54:	bf02      	ittt	eq
 800bc56:	68e5      	ldreq	r5, [r4, #12]
 800bc58:	6833      	ldreq	r3, [r6, #0]
 800bc5a:	1aed      	subeq	r5, r5, r3
 800bc5c:	68a3      	ldr	r3, [r4, #8]
 800bc5e:	bf0c      	ite	eq
 800bc60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc64:	2500      	movne	r5, #0
 800bc66:	4293      	cmp	r3, r2
 800bc68:	bfc4      	itt	gt
 800bc6a:	1a9b      	subgt	r3, r3, r2
 800bc6c:	18ed      	addgt	r5, r5, r3
 800bc6e:	2600      	movs	r6, #0
 800bc70:	341a      	adds	r4, #26
 800bc72:	42b5      	cmp	r5, r6
 800bc74:	d11a      	bne.n	800bcac <_printf_common+0xc8>
 800bc76:	2000      	movs	r0, #0
 800bc78:	e008      	b.n	800bc8c <_printf_common+0xa8>
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	4652      	mov	r2, sl
 800bc7e:	4649      	mov	r1, r9
 800bc80:	4638      	mov	r0, r7
 800bc82:	47c0      	blx	r8
 800bc84:	3001      	adds	r0, #1
 800bc86:	d103      	bne.n	800bc90 <_printf_common+0xac>
 800bc88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc90:	3501      	adds	r5, #1
 800bc92:	e7c6      	b.n	800bc22 <_printf_common+0x3e>
 800bc94:	18e1      	adds	r1, r4, r3
 800bc96:	1c5a      	adds	r2, r3, #1
 800bc98:	2030      	movs	r0, #48	; 0x30
 800bc9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bc9e:	4422      	add	r2, r4
 800bca0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bca4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bca8:	3302      	adds	r3, #2
 800bcaa:	e7c7      	b.n	800bc3c <_printf_common+0x58>
 800bcac:	2301      	movs	r3, #1
 800bcae:	4622      	mov	r2, r4
 800bcb0:	4649      	mov	r1, r9
 800bcb2:	4638      	mov	r0, r7
 800bcb4:	47c0      	blx	r8
 800bcb6:	3001      	adds	r0, #1
 800bcb8:	d0e6      	beq.n	800bc88 <_printf_common+0xa4>
 800bcba:	3601      	adds	r6, #1
 800bcbc:	e7d9      	b.n	800bc72 <_printf_common+0x8e>
	...

0800bcc0 <_printf_i>:
 800bcc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcc4:	7e0f      	ldrb	r7, [r1, #24]
 800bcc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bcc8:	2f78      	cmp	r7, #120	; 0x78
 800bcca:	4691      	mov	r9, r2
 800bccc:	4680      	mov	r8, r0
 800bcce:	460c      	mov	r4, r1
 800bcd0:	469a      	mov	sl, r3
 800bcd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bcd6:	d807      	bhi.n	800bce8 <_printf_i+0x28>
 800bcd8:	2f62      	cmp	r7, #98	; 0x62
 800bcda:	d80a      	bhi.n	800bcf2 <_printf_i+0x32>
 800bcdc:	2f00      	cmp	r7, #0
 800bcde:	f000 80d4 	beq.w	800be8a <_printf_i+0x1ca>
 800bce2:	2f58      	cmp	r7, #88	; 0x58
 800bce4:	f000 80c0 	beq.w	800be68 <_printf_i+0x1a8>
 800bce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bcec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bcf0:	e03a      	b.n	800bd68 <_printf_i+0xa8>
 800bcf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bcf6:	2b15      	cmp	r3, #21
 800bcf8:	d8f6      	bhi.n	800bce8 <_printf_i+0x28>
 800bcfa:	a101      	add	r1, pc, #4	; (adr r1, 800bd00 <_printf_i+0x40>)
 800bcfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd00:	0800bd59 	.word	0x0800bd59
 800bd04:	0800bd6d 	.word	0x0800bd6d
 800bd08:	0800bce9 	.word	0x0800bce9
 800bd0c:	0800bce9 	.word	0x0800bce9
 800bd10:	0800bce9 	.word	0x0800bce9
 800bd14:	0800bce9 	.word	0x0800bce9
 800bd18:	0800bd6d 	.word	0x0800bd6d
 800bd1c:	0800bce9 	.word	0x0800bce9
 800bd20:	0800bce9 	.word	0x0800bce9
 800bd24:	0800bce9 	.word	0x0800bce9
 800bd28:	0800bce9 	.word	0x0800bce9
 800bd2c:	0800be71 	.word	0x0800be71
 800bd30:	0800bd99 	.word	0x0800bd99
 800bd34:	0800be2b 	.word	0x0800be2b
 800bd38:	0800bce9 	.word	0x0800bce9
 800bd3c:	0800bce9 	.word	0x0800bce9
 800bd40:	0800be93 	.word	0x0800be93
 800bd44:	0800bce9 	.word	0x0800bce9
 800bd48:	0800bd99 	.word	0x0800bd99
 800bd4c:	0800bce9 	.word	0x0800bce9
 800bd50:	0800bce9 	.word	0x0800bce9
 800bd54:	0800be33 	.word	0x0800be33
 800bd58:	682b      	ldr	r3, [r5, #0]
 800bd5a:	1d1a      	adds	r2, r3, #4
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	602a      	str	r2, [r5, #0]
 800bd60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e09f      	b.n	800beac <_printf_i+0x1ec>
 800bd6c:	6820      	ldr	r0, [r4, #0]
 800bd6e:	682b      	ldr	r3, [r5, #0]
 800bd70:	0607      	lsls	r7, r0, #24
 800bd72:	f103 0104 	add.w	r1, r3, #4
 800bd76:	6029      	str	r1, [r5, #0]
 800bd78:	d501      	bpl.n	800bd7e <_printf_i+0xbe>
 800bd7a:	681e      	ldr	r6, [r3, #0]
 800bd7c:	e003      	b.n	800bd86 <_printf_i+0xc6>
 800bd7e:	0646      	lsls	r6, r0, #25
 800bd80:	d5fb      	bpl.n	800bd7a <_printf_i+0xba>
 800bd82:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	da03      	bge.n	800bd92 <_printf_i+0xd2>
 800bd8a:	232d      	movs	r3, #45	; 0x2d
 800bd8c:	4276      	negs	r6, r6
 800bd8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd92:	485a      	ldr	r0, [pc, #360]	; (800befc <_printf_i+0x23c>)
 800bd94:	230a      	movs	r3, #10
 800bd96:	e012      	b.n	800bdbe <_printf_i+0xfe>
 800bd98:	682b      	ldr	r3, [r5, #0]
 800bd9a:	6820      	ldr	r0, [r4, #0]
 800bd9c:	1d19      	adds	r1, r3, #4
 800bd9e:	6029      	str	r1, [r5, #0]
 800bda0:	0605      	lsls	r5, r0, #24
 800bda2:	d501      	bpl.n	800bda8 <_printf_i+0xe8>
 800bda4:	681e      	ldr	r6, [r3, #0]
 800bda6:	e002      	b.n	800bdae <_printf_i+0xee>
 800bda8:	0641      	lsls	r1, r0, #25
 800bdaa:	d5fb      	bpl.n	800bda4 <_printf_i+0xe4>
 800bdac:	881e      	ldrh	r6, [r3, #0]
 800bdae:	4853      	ldr	r0, [pc, #332]	; (800befc <_printf_i+0x23c>)
 800bdb0:	2f6f      	cmp	r7, #111	; 0x6f
 800bdb2:	bf0c      	ite	eq
 800bdb4:	2308      	moveq	r3, #8
 800bdb6:	230a      	movne	r3, #10
 800bdb8:	2100      	movs	r1, #0
 800bdba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bdbe:	6865      	ldr	r5, [r4, #4]
 800bdc0:	60a5      	str	r5, [r4, #8]
 800bdc2:	2d00      	cmp	r5, #0
 800bdc4:	bfa2      	ittt	ge
 800bdc6:	6821      	ldrge	r1, [r4, #0]
 800bdc8:	f021 0104 	bicge.w	r1, r1, #4
 800bdcc:	6021      	strge	r1, [r4, #0]
 800bdce:	b90e      	cbnz	r6, 800bdd4 <_printf_i+0x114>
 800bdd0:	2d00      	cmp	r5, #0
 800bdd2:	d04b      	beq.n	800be6c <_printf_i+0x1ac>
 800bdd4:	4615      	mov	r5, r2
 800bdd6:	fbb6 f1f3 	udiv	r1, r6, r3
 800bdda:	fb03 6711 	mls	r7, r3, r1, r6
 800bdde:	5dc7      	ldrb	r7, [r0, r7]
 800bde0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bde4:	4637      	mov	r7, r6
 800bde6:	42bb      	cmp	r3, r7
 800bde8:	460e      	mov	r6, r1
 800bdea:	d9f4      	bls.n	800bdd6 <_printf_i+0x116>
 800bdec:	2b08      	cmp	r3, #8
 800bdee:	d10b      	bne.n	800be08 <_printf_i+0x148>
 800bdf0:	6823      	ldr	r3, [r4, #0]
 800bdf2:	07de      	lsls	r6, r3, #31
 800bdf4:	d508      	bpl.n	800be08 <_printf_i+0x148>
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	6861      	ldr	r1, [r4, #4]
 800bdfa:	4299      	cmp	r1, r3
 800bdfc:	bfde      	ittt	le
 800bdfe:	2330      	movle	r3, #48	; 0x30
 800be00:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be04:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800be08:	1b52      	subs	r2, r2, r5
 800be0a:	6122      	str	r2, [r4, #16]
 800be0c:	f8cd a000 	str.w	sl, [sp]
 800be10:	464b      	mov	r3, r9
 800be12:	aa03      	add	r2, sp, #12
 800be14:	4621      	mov	r1, r4
 800be16:	4640      	mov	r0, r8
 800be18:	f7ff fee4 	bl	800bbe4 <_printf_common>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d14a      	bne.n	800beb6 <_printf_i+0x1f6>
 800be20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be24:	b004      	add	sp, #16
 800be26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	f043 0320 	orr.w	r3, r3, #32
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	4833      	ldr	r0, [pc, #204]	; (800bf00 <_printf_i+0x240>)
 800be34:	2778      	movs	r7, #120	; 0x78
 800be36:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800be3a:	6823      	ldr	r3, [r4, #0]
 800be3c:	6829      	ldr	r1, [r5, #0]
 800be3e:	061f      	lsls	r7, r3, #24
 800be40:	f851 6b04 	ldr.w	r6, [r1], #4
 800be44:	d402      	bmi.n	800be4c <_printf_i+0x18c>
 800be46:	065f      	lsls	r7, r3, #25
 800be48:	bf48      	it	mi
 800be4a:	b2b6      	uxthmi	r6, r6
 800be4c:	07df      	lsls	r7, r3, #31
 800be4e:	bf48      	it	mi
 800be50:	f043 0320 	orrmi.w	r3, r3, #32
 800be54:	6029      	str	r1, [r5, #0]
 800be56:	bf48      	it	mi
 800be58:	6023      	strmi	r3, [r4, #0]
 800be5a:	b91e      	cbnz	r6, 800be64 <_printf_i+0x1a4>
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	f023 0320 	bic.w	r3, r3, #32
 800be62:	6023      	str	r3, [r4, #0]
 800be64:	2310      	movs	r3, #16
 800be66:	e7a7      	b.n	800bdb8 <_printf_i+0xf8>
 800be68:	4824      	ldr	r0, [pc, #144]	; (800befc <_printf_i+0x23c>)
 800be6a:	e7e4      	b.n	800be36 <_printf_i+0x176>
 800be6c:	4615      	mov	r5, r2
 800be6e:	e7bd      	b.n	800bdec <_printf_i+0x12c>
 800be70:	682b      	ldr	r3, [r5, #0]
 800be72:	6826      	ldr	r6, [r4, #0]
 800be74:	6961      	ldr	r1, [r4, #20]
 800be76:	1d18      	adds	r0, r3, #4
 800be78:	6028      	str	r0, [r5, #0]
 800be7a:	0635      	lsls	r5, r6, #24
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	d501      	bpl.n	800be84 <_printf_i+0x1c4>
 800be80:	6019      	str	r1, [r3, #0]
 800be82:	e002      	b.n	800be8a <_printf_i+0x1ca>
 800be84:	0670      	lsls	r0, r6, #25
 800be86:	d5fb      	bpl.n	800be80 <_printf_i+0x1c0>
 800be88:	8019      	strh	r1, [r3, #0]
 800be8a:	2300      	movs	r3, #0
 800be8c:	6123      	str	r3, [r4, #16]
 800be8e:	4615      	mov	r5, r2
 800be90:	e7bc      	b.n	800be0c <_printf_i+0x14c>
 800be92:	682b      	ldr	r3, [r5, #0]
 800be94:	1d1a      	adds	r2, r3, #4
 800be96:	602a      	str	r2, [r5, #0]
 800be98:	681d      	ldr	r5, [r3, #0]
 800be9a:	6862      	ldr	r2, [r4, #4]
 800be9c:	2100      	movs	r1, #0
 800be9e:	4628      	mov	r0, r5
 800bea0:	f7f4 f9ce 	bl	8000240 <memchr>
 800bea4:	b108      	cbz	r0, 800beaa <_printf_i+0x1ea>
 800bea6:	1b40      	subs	r0, r0, r5
 800bea8:	6060      	str	r0, [r4, #4]
 800beaa:	6863      	ldr	r3, [r4, #4]
 800beac:	6123      	str	r3, [r4, #16]
 800beae:	2300      	movs	r3, #0
 800beb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800beb4:	e7aa      	b.n	800be0c <_printf_i+0x14c>
 800beb6:	6923      	ldr	r3, [r4, #16]
 800beb8:	462a      	mov	r2, r5
 800beba:	4649      	mov	r1, r9
 800bebc:	4640      	mov	r0, r8
 800bebe:	47d0      	blx	sl
 800bec0:	3001      	adds	r0, #1
 800bec2:	d0ad      	beq.n	800be20 <_printf_i+0x160>
 800bec4:	6823      	ldr	r3, [r4, #0]
 800bec6:	079b      	lsls	r3, r3, #30
 800bec8:	d413      	bmi.n	800bef2 <_printf_i+0x232>
 800beca:	68e0      	ldr	r0, [r4, #12]
 800becc:	9b03      	ldr	r3, [sp, #12]
 800bece:	4298      	cmp	r0, r3
 800bed0:	bfb8      	it	lt
 800bed2:	4618      	movlt	r0, r3
 800bed4:	e7a6      	b.n	800be24 <_printf_i+0x164>
 800bed6:	2301      	movs	r3, #1
 800bed8:	4632      	mov	r2, r6
 800beda:	4649      	mov	r1, r9
 800bedc:	4640      	mov	r0, r8
 800bede:	47d0      	blx	sl
 800bee0:	3001      	adds	r0, #1
 800bee2:	d09d      	beq.n	800be20 <_printf_i+0x160>
 800bee4:	3501      	adds	r5, #1
 800bee6:	68e3      	ldr	r3, [r4, #12]
 800bee8:	9903      	ldr	r1, [sp, #12]
 800beea:	1a5b      	subs	r3, r3, r1
 800beec:	42ab      	cmp	r3, r5
 800beee:	dcf2      	bgt.n	800bed6 <_printf_i+0x216>
 800bef0:	e7eb      	b.n	800beca <_printf_i+0x20a>
 800bef2:	2500      	movs	r5, #0
 800bef4:	f104 0619 	add.w	r6, r4, #25
 800bef8:	e7f5      	b.n	800bee6 <_printf_i+0x226>
 800befa:	bf00      	nop
 800befc:	0800eefc 	.word	0x0800eefc
 800bf00:	0800ef0d 	.word	0x0800ef0d

0800bf04 <__swbuf_r>:
 800bf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf06:	460e      	mov	r6, r1
 800bf08:	4614      	mov	r4, r2
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	b118      	cbz	r0, 800bf16 <__swbuf_r+0x12>
 800bf0e:	6a03      	ldr	r3, [r0, #32]
 800bf10:	b90b      	cbnz	r3, 800bf16 <__swbuf_r+0x12>
 800bf12:	f7ff fa89 	bl	800b428 <__sinit>
 800bf16:	69a3      	ldr	r3, [r4, #24]
 800bf18:	60a3      	str	r3, [r4, #8]
 800bf1a:	89a3      	ldrh	r3, [r4, #12]
 800bf1c:	071a      	lsls	r2, r3, #28
 800bf1e:	d525      	bpl.n	800bf6c <__swbuf_r+0x68>
 800bf20:	6923      	ldr	r3, [r4, #16]
 800bf22:	b31b      	cbz	r3, 800bf6c <__swbuf_r+0x68>
 800bf24:	6823      	ldr	r3, [r4, #0]
 800bf26:	6922      	ldr	r2, [r4, #16]
 800bf28:	1a98      	subs	r0, r3, r2
 800bf2a:	6963      	ldr	r3, [r4, #20]
 800bf2c:	b2f6      	uxtb	r6, r6
 800bf2e:	4283      	cmp	r3, r0
 800bf30:	4637      	mov	r7, r6
 800bf32:	dc04      	bgt.n	800bf3e <__swbuf_r+0x3a>
 800bf34:	4621      	mov	r1, r4
 800bf36:	4628      	mov	r0, r5
 800bf38:	f7ff fc46 	bl	800b7c8 <_fflush_r>
 800bf3c:	b9e0      	cbnz	r0, 800bf78 <__swbuf_r+0x74>
 800bf3e:	68a3      	ldr	r3, [r4, #8]
 800bf40:	3b01      	subs	r3, #1
 800bf42:	60a3      	str	r3, [r4, #8]
 800bf44:	6823      	ldr	r3, [r4, #0]
 800bf46:	1c5a      	adds	r2, r3, #1
 800bf48:	6022      	str	r2, [r4, #0]
 800bf4a:	701e      	strb	r6, [r3, #0]
 800bf4c:	6962      	ldr	r2, [r4, #20]
 800bf4e:	1c43      	adds	r3, r0, #1
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d004      	beq.n	800bf5e <__swbuf_r+0x5a>
 800bf54:	89a3      	ldrh	r3, [r4, #12]
 800bf56:	07db      	lsls	r3, r3, #31
 800bf58:	d506      	bpl.n	800bf68 <__swbuf_r+0x64>
 800bf5a:	2e0a      	cmp	r6, #10
 800bf5c:	d104      	bne.n	800bf68 <__swbuf_r+0x64>
 800bf5e:	4621      	mov	r1, r4
 800bf60:	4628      	mov	r0, r5
 800bf62:	f7ff fc31 	bl	800b7c8 <_fflush_r>
 800bf66:	b938      	cbnz	r0, 800bf78 <__swbuf_r+0x74>
 800bf68:	4638      	mov	r0, r7
 800bf6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf6c:	4621      	mov	r1, r4
 800bf6e:	4628      	mov	r0, r5
 800bf70:	f000 f806 	bl	800bf80 <__swsetup_r>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d0d5      	beq.n	800bf24 <__swbuf_r+0x20>
 800bf78:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bf7c:	e7f4      	b.n	800bf68 <__swbuf_r+0x64>
	...

0800bf80 <__swsetup_r>:
 800bf80:	b538      	push	{r3, r4, r5, lr}
 800bf82:	4b2a      	ldr	r3, [pc, #168]	; (800c02c <__swsetup_r+0xac>)
 800bf84:	4605      	mov	r5, r0
 800bf86:	6818      	ldr	r0, [r3, #0]
 800bf88:	460c      	mov	r4, r1
 800bf8a:	b118      	cbz	r0, 800bf94 <__swsetup_r+0x14>
 800bf8c:	6a03      	ldr	r3, [r0, #32]
 800bf8e:	b90b      	cbnz	r3, 800bf94 <__swsetup_r+0x14>
 800bf90:	f7ff fa4a 	bl	800b428 <__sinit>
 800bf94:	89a3      	ldrh	r3, [r4, #12]
 800bf96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf9a:	0718      	lsls	r0, r3, #28
 800bf9c:	d422      	bmi.n	800bfe4 <__swsetup_r+0x64>
 800bf9e:	06d9      	lsls	r1, r3, #27
 800bfa0:	d407      	bmi.n	800bfb2 <__swsetup_r+0x32>
 800bfa2:	2309      	movs	r3, #9
 800bfa4:	602b      	str	r3, [r5, #0]
 800bfa6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bfaa:	81a3      	strh	r3, [r4, #12]
 800bfac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bfb0:	e034      	b.n	800c01c <__swsetup_r+0x9c>
 800bfb2:	0758      	lsls	r0, r3, #29
 800bfb4:	d512      	bpl.n	800bfdc <__swsetup_r+0x5c>
 800bfb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfb8:	b141      	cbz	r1, 800bfcc <__swsetup_r+0x4c>
 800bfba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfbe:	4299      	cmp	r1, r3
 800bfc0:	d002      	beq.n	800bfc8 <__swsetup_r+0x48>
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	f7ff fb2e 	bl	800b624 <_free_r>
 800bfc8:	2300      	movs	r3, #0
 800bfca:	6363      	str	r3, [r4, #52]	; 0x34
 800bfcc:	89a3      	ldrh	r3, [r4, #12]
 800bfce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bfd2:	81a3      	strh	r3, [r4, #12]
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	6063      	str	r3, [r4, #4]
 800bfd8:	6923      	ldr	r3, [r4, #16]
 800bfda:	6023      	str	r3, [r4, #0]
 800bfdc:	89a3      	ldrh	r3, [r4, #12]
 800bfde:	f043 0308 	orr.w	r3, r3, #8
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	6923      	ldr	r3, [r4, #16]
 800bfe6:	b94b      	cbnz	r3, 800bffc <__swsetup_r+0x7c>
 800bfe8:	89a3      	ldrh	r3, [r4, #12]
 800bfea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bfee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bff2:	d003      	beq.n	800bffc <__swsetup_r+0x7c>
 800bff4:	4621      	mov	r1, r4
 800bff6:	4628      	mov	r0, r5
 800bff8:	f000 f840 	bl	800c07c <__smakebuf_r>
 800bffc:	89a0      	ldrh	r0, [r4, #12]
 800bffe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c002:	f010 0301 	ands.w	r3, r0, #1
 800c006:	d00a      	beq.n	800c01e <__swsetup_r+0x9e>
 800c008:	2300      	movs	r3, #0
 800c00a:	60a3      	str	r3, [r4, #8]
 800c00c:	6963      	ldr	r3, [r4, #20]
 800c00e:	425b      	negs	r3, r3
 800c010:	61a3      	str	r3, [r4, #24]
 800c012:	6923      	ldr	r3, [r4, #16]
 800c014:	b943      	cbnz	r3, 800c028 <__swsetup_r+0xa8>
 800c016:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c01a:	d1c4      	bne.n	800bfa6 <__swsetup_r+0x26>
 800c01c:	bd38      	pop	{r3, r4, r5, pc}
 800c01e:	0781      	lsls	r1, r0, #30
 800c020:	bf58      	it	pl
 800c022:	6963      	ldrpl	r3, [r4, #20]
 800c024:	60a3      	str	r3, [r4, #8]
 800c026:	e7f4      	b.n	800c012 <__swsetup_r+0x92>
 800c028:	2000      	movs	r0, #0
 800c02a:	e7f7      	b.n	800c01c <__swsetup_r+0x9c>
 800c02c:	20000088 	.word	0x20000088

0800c030 <__swhatbuf_r>:
 800c030:	b570      	push	{r4, r5, r6, lr}
 800c032:	460c      	mov	r4, r1
 800c034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c038:	2900      	cmp	r1, #0
 800c03a:	b096      	sub	sp, #88	; 0x58
 800c03c:	4615      	mov	r5, r2
 800c03e:	461e      	mov	r6, r3
 800c040:	da0d      	bge.n	800c05e <__swhatbuf_r+0x2e>
 800c042:	89a3      	ldrh	r3, [r4, #12]
 800c044:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c048:	f04f 0100 	mov.w	r1, #0
 800c04c:	bf0c      	ite	eq
 800c04e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c052:	2340      	movne	r3, #64	; 0x40
 800c054:	2000      	movs	r0, #0
 800c056:	6031      	str	r1, [r6, #0]
 800c058:	602b      	str	r3, [r5, #0]
 800c05a:	b016      	add	sp, #88	; 0x58
 800c05c:	bd70      	pop	{r4, r5, r6, pc}
 800c05e:	466a      	mov	r2, sp
 800c060:	f000 f848 	bl	800c0f4 <_fstat_r>
 800c064:	2800      	cmp	r0, #0
 800c066:	dbec      	blt.n	800c042 <__swhatbuf_r+0x12>
 800c068:	9901      	ldr	r1, [sp, #4]
 800c06a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c06e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c072:	4259      	negs	r1, r3
 800c074:	4159      	adcs	r1, r3
 800c076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c07a:	e7eb      	b.n	800c054 <__swhatbuf_r+0x24>

0800c07c <__smakebuf_r>:
 800c07c:	898b      	ldrh	r3, [r1, #12]
 800c07e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c080:	079d      	lsls	r5, r3, #30
 800c082:	4606      	mov	r6, r0
 800c084:	460c      	mov	r4, r1
 800c086:	d507      	bpl.n	800c098 <__smakebuf_r+0x1c>
 800c088:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c08c:	6023      	str	r3, [r4, #0]
 800c08e:	6123      	str	r3, [r4, #16]
 800c090:	2301      	movs	r3, #1
 800c092:	6163      	str	r3, [r4, #20]
 800c094:	b002      	add	sp, #8
 800c096:	bd70      	pop	{r4, r5, r6, pc}
 800c098:	ab01      	add	r3, sp, #4
 800c09a:	466a      	mov	r2, sp
 800c09c:	f7ff ffc8 	bl	800c030 <__swhatbuf_r>
 800c0a0:	9900      	ldr	r1, [sp, #0]
 800c0a2:	4605      	mov	r5, r0
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	f7ff f869 	bl	800b17c <_malloc_r>
 800c0aa:	b948      	cbnz	r0, 800c0c0 <__smakebuf_r+0x44>
 800c0ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0b0:	059a      	lsls	r2, r3, #22
 800c0b2:	d4ef      	bmi.n	800c094 <__smakebuf_r+0x18>
 800c0b4:	f023 0303 	bic.w	r3, r3, #3
 800c0b8:	f043 0302 	orr.w	r3, r3, #2
 800c0bc:	81a3      	strh	r3, [r4, #12]
 800c0be:	e7e3      	b.n	800c088 <__smakebuf_r+0xc>
 800c0c0:	89a3      	ldrh	r3, [r4, #12]
 800c0c2:	6020      	str	r0, [r4, #0]
 800c0c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0c8:	81a3      	strh	r3, [r4, #12]
 800c0ca:	9b00      	ldr	r3, [sp, #0]
 800c0cc:	6163      	str	r3, [r4, #20]
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	6120      	str	r0, [r4, #16]
 800c0d2:	b15b      	cbz	r3, 800c0ec <__smakebuf_r+0x70>
 800c0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0d8:	4630      	mov	r0, r6
 800c0da:	f000 f81d 	bl	800c118 <_isatty_r>
 800c0de:	b128      	cbz	r0, 800c0ec <__smakebuf_r+0x70>
 800c0e0:	89a3      	ldrh	r3, [r4, #12]
 800c0e2:	f023 0303 	bic.w	r3, r3, #3
 800c0e6:	f043 0301 	orr.w	r3, r3, #1
 800c0ea:	81a3      	strh	r3, [r4, #12]
 800c0ec:	89a3      	ldrh	r3, [r4, #12]
 800c0ee:	431d      	orrs	r5, r3
 800c0f0:	81a5      	strh	r5, [r4, #12]
 800c0f2:	e7cf      	b.n	800c094 <__smakebuf_r+0x18>

0800c0f4 <_fstat_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4d07      	ldr	r5, [pc, #28]	; (800c114 <_fstat_r+0x20>)
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	4604      	mov	r4, r0
 800c0fc:	4608      	mov	r0, r1
 800c0fe:	4611      	mov	r1, r2
 800c100:	602b      	str	r3, [r5, #0]
 800c102:	f7f7 f928 	bl	8003356 <_fstat>
 800c106:	1c43      	adds	r3, r0, #1
 800c108:	d102      	bne.n	800c110 <_fstat_r+0x1c>
 800c10a:	682b      	ldr	r3, [r5, #0]
 800c10c:	b103      	cbz	r3, 800c110 <_fstat_r+0x1c>
 800c10e:	6023      	str	r3, [r4, #0]
 800c110:	bd38      	pop	{r3, r4, r5, pc}
 800c112:	bf00      	nop
 800c114:	20005280 	.word	0x20005280

0800c118 <_isatty_r>:
 800c118:	b538      	push	{r3, r4, r5, lr}
 800c11a:	4d06      	ldr	r5, [pc, #24]	; (800c134 <_isatty_r+0x1c>)
 800c11c:	2300      	movs	r3, #0
 800c11e:	4604      	mov	r4, r0
 800c120:	4608      	mov	r0, r1
 800c122:	602b      	str	r3, [r5, #0]
 800c124:	f7f7 f927 	bl	8003376 <_isatty>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d102      	bne.n	800c132 <_isatty_r+0x1a>
 800c12c:	682b      	ldr	r3, [r5, #0]
 800c12e:	b103      	cbz	r3, 800c132 <_isatty_r+0x1a>
 800c130:	6023      	str	r3, [r4, #0]
 800c132:	bd38      	pop	{r3, r4, r5, pc}
 800c134:	20005280 	.word	0x20005280

0800c138 <_raise_r>:
 800c138:	291f      	cmp	r1, #31
 800c13a:	b538      	push	{r3, r4, r5, lr}
 800c13c:	4604      	mov	r4, r0
 800c13e:	460d      	mov	r5, r1
 800c140:	d904      	bls.n	800c14c <_raise_r+0x14>
 800c142:	2316      	movs	r3, #22
 800c144:	6003      	str	r3, [r0, #0]
 800c146:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c14a:	bd38      	pop	{r3, r4, r5, pc}
 800c14c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c14e:	b112      	cbz	r2, 800c156 <_raise_r+0x1e>
 800c150:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c154:	b94b      	cbnz	r3, 800c16a <_raise_r+0x32>
 800c156:	4620      	mov	r0, r4
 800c158:	f000 f830 	bl	800c1bc <_getpid_r>
 800c15c:	462a      	mov	r2, r5
 800c15e:	4601      	mov	r1, r0
 800c160:	4620      	mov	r0, r4
 800c162:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c166:	f000 b817 	b.w	800c198 <_kill_r>
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	d00a      	beq.n	800c184 <_raise_r+0x4c>
 800c16e:	1c59      	adds	r1, r3, #1
 800c170:	d103      	bne.n	800c17a <_raise_r+0x42>
 800c172:	2316      	movs	r3, #22
 800c174:	6003      	str	r3, [r0, #0]
 800c176:	2001      	movs	r0, #1
 800c178:	e7e7      	b.n	800c14a <_raise_r+0x12>
 800c17a:	2400      	movs	r4, #0
 800c17c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c180:	4628      	mov	r0, r5
 800c182:	4798      	blx	r3
 800c184:	2000      	movs	r0, #0
 800c186:	e7e0      	b.n	800c14a <_raise_r+0x12>

0800c188 <raise>:
 800c188:	4b02      	ldr	r3, [pc, #8]	; (800c194 <raise+0xc>)
 800c18a:	4601      	mov	r1, r0
 800c18c:	6818      	ldr	r0, [r3, #0]
 800c18e:	f7ff bfd3 	b.w	800c138 <_raise_r>
 800c192:	bf00      	nop
 800c194:	20000088 	.word	0x20000088

0800c198 <_kill_r>:
 800c198:	b538      	push	{r3, r4, r5, lr}
 800c19a:	4d07      	ldr	r5, [pc, #28]	; (800c1b8 <_kill_r+0x20>)
 800c19c:	2300      	movs	r3, #0
 800c19e:	4604      	mov	r4, r0
 800c1a0:	4608      	mov	r0, r1
 800c1a2:	4611      	mov	r1, r2
 800c1a4:	602b      	str	r3, [r5, #0]
 800c1a6:	f7f7 f877 	bl	8003298 <_kill>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	d102      	bne.n	800c1b4 <_kill_r+0x1c>
 800c1ae:	682b      	ldr	r3, [r5, #0]
 800c1b0:	b103      	cbz	r3, 800c1b4 <_kill_r+0x1c>
 800c1b2:	6023      	str	r3, [r4, #0]
 800c1b4:	bd38      	pop	{r3, r4, r5, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20005280 	.word	0x20005280

0800c1bc <_getpid_r>:
 800c1bc:	f7f7 b864 	b.w	8003288 <_getpid>

0800c1c0 <_init>:
 800c1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1c2:	bf00      	nop
 800c1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1c6:	bc08      	pop	{r3}
 800c1c8:	469e      	mov	lr, r3
 800c1ca:	4770      	bx	lr

0800c1cc <_fini>:
 800c1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ce:	bf00      	nop
 800c1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1d2:	bc08      	pop	{r3}
 800c1d4:	469e      	mov	lr, r3
 800c1d6:	4770      	bx	lr
