<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4696" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4696{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4696{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4696{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4696{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4696{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4696{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4696{left:447px;bottom:998px;letter-spacing:-0.13px;}
#t8_4696{left:540px;bottom:998px;letter-spacing:-0.11px;}
#t9_4696{left:540px;bottom:981px;letter-spacing:-0.15px;}
#ta_4696{left:82px;bottom:956px;letter-spacing:-0.17px;}
#tb_4696{left:138px;bottom:956px;letter-spacing:-0.17px;}
#tc_4696{left:188px;bottom:956px;letter-spacing:-0.15px;}
#td_4696{left:447px;bottom:956px;letter-spacing:-0.14px;}
#te_4696{left:540px;bottom:956px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#tf_4696{left:81px;bottom:932px;letter-spacing:-0.16px;}
#tg_4696{left:138px;bottom:932px;letter-spacing:-0.17px;}
#th_4696{left:189px;bottom:932px;letter-spacing:-0.15px;}
#ti_4696{left:447px;bottom:932px;letter-spacing:-0.14px;}
#tj_4696{left:540px;bottom:932px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#tk_4696{left:82px;bottom:907px;letter-spacing:-0.17px;}
#tl_4696{left:138px;bottom:907px;letter-spacing:-0.17px;}
#tm_4696{left:188px;bottom:907px;letter-spacing:-0.15px;}
#tn_4696{left:447px;bottom:907px;letter-spacing:-0.14px;}
#to_4696{left:540px;bottom:907px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#tp_4696{left:82px;bottom:883px;letter-spacing:-0.17px;}
#tq_4696{left:138px;bottom:883px;letter-spacing:-0.17px;}
#tr_4696{left:188px;bottom:883px;letter-spacing:-0.15px;}
#ts_4696{left:447px;bottom:883px;letter-spacing:-0.14px;}
#tt_4696{left:540px;bottom:883px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#tu_4696{left:81px;bottom:859px;letter-spacing:-0.17px;}
#tv_4696{left:138px;bottom:859px;letter-spacing:-0.17px;}
#tw_4696{left:188px;bottom:859px;letter-spacing:-0.15px;}
#tx_4696{left:447px;bottom:859px;letter-spacing:-0.13px;}
#ty_4696{left:540px;bottom:859px;letter-spacing:-0.12px;}
#tz_4696{left:81px;bottom:813px;letter-spacing:-0.16px;}
#t10_4696{left:138px;bottom:813px;letter-spacing:-0.16px;}
#t11_4696{left:189px;bottom:813px;letter-spacing:-0.15px;}
#t12_4696{left:447px;bottom:813px;letter-spacing:-0.14px;}
#t13_4696{left:540px;bottom:813px;letter-spacing:-0.12px;}
#t14_4696{left:81px;bottom:788px;letter-spacing:-0.17px;}
#t15_4696{left:138px;bottom:788px;letter-spacing:-0.17px;}
#t16_4696{left:188px;bottom:788px;letter-spacing:-0.15px;}
#t17_4696{left:447px;bottom:788px;letter-spacing:-0.13px;}
#t18_4696{left:540px;bottom:788px;letter-spacing:-0.12px;}
#t19_4696{left:81px;bottom:742px;letter-spacing:-0.16px;}
#t1a_4696{left:138px;bottom:742px;letter-spacing:-0.16px;}
#t1b_4696{left:189px;bottom:742px;letter-spacing:-0.15px;}
#t1c_4696{left:447px;bottom:742px;letter-spacing:-0.14px;}
#t1d_4696{left:540px;bottom:742px;letter-spacing:-0.12px;}
#t1e_4696{left:81px;bottom:718px;letter-spacing:-0.17px;}
#t1f_4696{left:138px;bottom:718px;letter-spacing:-0.17px;}
#t1g_4696{left:188px;bottom:718px;letter-spacing:-0.15px;}
#t1h_4696{left:447px;bottom:718px;letter-spacing:-0.14px;}
#t1i_4696{left:540px;bottom:718px;letter-spacing:-0.12px;}
#t1j_4696{left:81px;bottom:672px;letter-spacing:-0.16px;}
#t1k_4696{left:138px;bottom:672px;letter-spacing:-0.16px;}
#t1l_4696{left:188px;bottom:672px;letter-spacing:-0.15px;}
#t1m_4696{left:447px;bottom:672px;letter-spacing:-0.13px;}
#t1n_4696{left:540px;bottom:672px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4696{left:81px;bottom:648px;letter-spacing:-0.17px;}
#t1p_4696{left:138px;bottom:648px;letter-spacing:-0.17px;}
#t1q_4696{left:188px;bottom:648px;letter-spacing:-0.15px;}
#t1r_4696{left:447px;bottom:648px;letter-spacing:-0.14px;}
#t1s_4696{left:540px;bottom:648px;letter-spacing:-0.12px;}
#t1t_4696{left:81px;bottom:602px;letter-spacing:-0.16px;}
#t1u_4696{left:138px;bottom:602px;letter-spacing:-0.16px;}
#t1v_4696{left:188px;bottom:602px;letter-spacing:-0.15px;}
#t1w_4696{left:447px;bottom:602px;letter-spacing:-0.13px;}
#t1x_4696{left:540px;bottom:602px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_4696{left:81px;bottom:577px;letter-spacing:-0.17px;}
#t1z_4696{left:138px;bottom:577px;letter-spacing:-0.17px;}
#t20_4696{left:188px;bottom:577px;letter-spacing:-0.15px;}
#t21_4696{left:447px;bottom:577px;letter-spacing:-0.14px;}
#t22_4696{left:540px;bottom:577px;letter-spacing:-0.12px;}
#t23_4696{left:81px;bottom:532px;letter-spacing:-0.16px;}
#t24_4696{left:138px;bottom:532px;letter-spacing:-0.16px;}
#t25_4696{left:188px;bottom:532px;letter-spacing:-0.15px;}
#t26_4696{left:447px;bottom:532px;letter-spacing:-0.13px;}
#t27_4696{left:540px;bottom:532px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_4696{left:81px;bottom:507px;letter-spacing:-0.17px;}
#t29_4696{left:138px;bottom:507px;letter-spacing:-0.16px;}
#t2a_4696{left:188px;bottom:507px;letter-spacing:-0.15px;}
#t2b_4696{left:447px;bottom:507px;letter-spacing:-0.13px;}
#t2c_4696{left:540px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_4696{left:81px;bottom:461px;letter-spacing:-0.16px;}
#t2e_4696{left:138px;bottom:461px;letter-spacing:-0.16px;}
#t2f_4696{left:188px;bottom:461px;letter-spacing:-0.15px;}
#t2g_4696{left:447px;bottom:461px;letter-spacing:-0.13px;}
#t2h_4696{left:540px;bottom:461px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_4696{left:82px;bottom:437px;letter-spacing:-0.16px;}
#t2j_4696{left:138px;bottom:437px;letter-spacing:-0.16px;}
#t2k_4696{left:189px;bottom:437px;letter-spacing:-0.15px;}
#t2l_4696{left:447px;bottom:437px;letter-spacing:-0.14px;}
#t2m_4696{left:540px;bottom:437px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_4696{left:81px;bottom:391px;letter-spacing:-0.16px;}
#t2o_4696{left:138px;bottom:391px;letter-spacing:-0.16px;}
#t2p_4696{left:189px;bottom:391px;letter-spacing:-0.15px;}
#t2q_4696{left:447px;bottom:391px;letter-spacing:-0.13px;}
#t2r_4696{left:540px;bottom:391px;letter-spacing:-0.13px;}
#t2s_4696{left:82px;bottom:367px;letter-spacing:-0.16px;}
#t2t_4696{left:138px;bottom:367px;letter-spacing:-0.16px;}
#t2u_4696{left:189px;bottom:367px;letter-spacing:-0.15px;}
#t2v_4696{left:447px;bottom:367px;letter-spacing:-0.14px;}
#t2w_4696{left:540px;bottom:367px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_4696{left:82px;bottom:321px;letter-spacing:-0.16px;}
#t2y_4696{left:138px;bottom:321px;letter-spacing:-0.16px;}
#t2z_4696{left:189px;bottom:321px;letter-spacing:-0.15px;}
#t30_4696{left:447px;bottom:321px;letter-spacing:-0.13px;}
#t31_4696{left:540px;bottom:321px;letter-spacing:-0.12px;}
#t32_4696{left:81px;bottom:296px;letter-spacing:-0.16px;}
#t33_4696{left:138px;bottom:296px;letter-spacing:-0.16px;}
#t34_4696{left:189px;bottom:296px;letter-spacing:-0.15px;}
#t35_4696{left:447px;bottom:296px;letter-spacing:-0.13px;}
#t36_4696{left:540px;bottom:296px;letter-spacing:-0.12px;}
#t37_4696{left:81px;bottom:272px;letter-spacing:-0.16px;}
#t38_4696{left:138px;bottom:272px;letter-spacing:-0.16px;}
#t39_4696{left:189px;bottom:272px;letter-spacing:-0.15px;}
#t3a_4696{left:447px;bottom:272px;letter-spacing:-0.13px;}
#t3b_4696{left:540px;bottom:272px;letter-spacing:-0.12px;}
#t3c_4696{left:81px;bottom:247px;letter-spacing:-0.16px;}
#t3d_4696{left:138px;bottom:247px;letter-spacing:-0.16px;}
#t3e_4696{left:189px;bottom:247px;letter-spacing:-0.15px;}
#t3f_4696{left:447px;bottom:247px;letter-spacing:-0.13px;}
#t3g_4696{left:540px;bottom:247px;letter-spacing:-0.12px;}
#t3h_4696{left:81px;bottom:223px;letter-spacing:-0.16px;}
#t3i_4696{left:138px;bottom:223px;letter-spacing:-0.16px;}
#t3j_4696{left:189px;bottom:223px;letter-spacing:-0.15px;}
#t3k_4696{left:447px;bottom:223px;letter-spacing:-0.13px;}
#t3l_4696{left:540px;bottom:223px;letter-spacing:-0.12px;}
#t3m_4696{left:81px;bottom:199px;letter-spacing:-0.16px;}
#t3n_4696{left:138px;bottom:199px;letter-spacing:-0.16px;}
#t3o_4696{left:189px;bottom:199px;letter-spacing:-0.16px;}
#t3p_4696{left:447px;bottom:199px;letter-spacing:-0.13px;}
#t3q_4696{left:540px;bottom:199px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3r_4696{left:82px;bottom:174px;letter-spacing:-0.16px;}
#t3s_4696{left:138px;bottom:174px;letter-spacing:-0.16px;}
#t3t_4696{left:189px;bottom:174px;letter-spacing:-0.15px;}
#t3u_4696{left:447px;bottom:174px;letter-spacing:-0.13px;}
#t3v_4696{left:540px;bottom:174px;letter-spacing:-0.12px;}
#t3w_4696{left:81px;bottom:150px;letter-spacing:-0.16px;}
#t3x_4696{left:138px;bottom:150px;letter-spacing:-0.16px;}
#t3y_4696{left:189px;bottom:150px;letter-spacing:-0.16px;}
#t3z_4696{left:447px;bottom:150px;letter-spacing:-0.12px;}
#t40_4696{left:540px;bottom:150px;letter-spacing:-0.12px;}
#t41_4696{left:540px;bottom:133px;letter-spacing:-0.13px;}
#t42_4696{left:188px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t43_4696{left:274px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t44_4696{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t45_4696{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t46_4696{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t47_4696{left:469px;bottom:1046px;letter-spacing:-0.16px;}
#t48_4696{left:646px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t49_4696{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t4a_4696{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4696{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4696{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4696{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4696{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4696{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4696" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4696Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4696" style="-webkit-user-select: none;"><object width="935" height="1210" data="4696/4696.svg" type="image/svg+xml" id="pdf4696" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4696" class="t s1_4696">2-174 </span><span id="t2_4696" class="t s1_4696">Vol. 4 </span>
<span id="t3_4696" class="t s2_4696">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4696" class="t s3_4696">E2BH </span><span id="t5_4696" class="t s3_4696">3627 </span><span id="t6_4696" class="t s3_4696">MSR_R1_PMON_IPERF1_P15 </span><span id="t7_4696" class="t s3_4696">Package </span><span id="t8_4696" class="t s3_4696">Uncore R-box 1 perfmon IPERF1 unit Port 15 select </span>
<span id="t9_4696" class="t s3_4696">MSR. </span>
<span id="ta_4696" class="t s3_4696">E2CH </span><span id="tb_4696" class="t s3_4696">3628 </span><span id="tc_4696" class="t s3_4696">MSR_R1_PMON_QLX_P4 </span><span id="td_4696" class="t s3_4696">Package </span><span id="te_4696" class="t s3_4696">Uncore R-box 1 perfmon QLX unit Port 4 select MSR. </span>
<span id="tf_4696" class="t s3_4696">E2DH </span><span id="tg_4696" class="t s3_4696">3629 </span><span id="th_4696" class="t s3_4696">MSR_R1_PMON_QLX_P5 </span><span id="ti_4696" class="t s3_4696">Package </span><span id="tj_4696" class="t s3_4696">Uncore R-box 1 perfmon QLX unit Port 5 select MSR. </span>
<span id="tk_4696" class="t s3_4696">E2EH </span><span id="tl_4696" class="t s3_4696">3630 </span><span id="tm_4696" class="t s3_4696">MSR_R1_PMON_QLX_P6 </span><span id="tn_4696" class="t s3_4696">Package </span><span id="to_4696" class="t s3_4696">Uncore R-box 1 perfmon QLX unit Port 6 select MSR. </span>
<span id="tp_4696" class="t s3_4696">E2FH </span><span id="tq_4696" class="t s3_4696">3631 </span><span id="tr_4696" class="t s3_4696">MSR_R1_PMON_QLX_P7 </span><span id="ts_4696" class="t s3_4696">Package </span><span id="tt_4696" class="t s3_4696">Uncore R-box 1 perfmon QLX unit Port 7 select MSR. </span>
<span id="tu_4696" class="t s3_4696">E30H </span><span id="tv_4696" class="t s3_4696">3632 </span><span id="tw_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL8 </span><span id="tx_4696" class="t s3_4696">Package </span><span id="ty_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="tz_4696" class="t s3_4696">E31H </span><span id="t10_4696" class="t s3_4696">3633 </span><span id="t11_4696" class="t s3_4696">MSR_R1_PMON_CTR8 </span><span id="t12_4696" class="t s3_4696">Package </span><span id="t13_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t14_4696" class="t s3_4696">E32H </span><span id="t15_4696" class="t s3_4696">3634 </span><span id="t16_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL9 </span><span id="t17_4696" class="t s3_4696">Package </span><span id="t18_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t19_4696" class="t s3_4696">E33H </span><span id="t1a_4696" class="t s3_4696">3635 </span><span id="t1b_4696" class="t s3_4696">MSR_R1_PMON_CTR9 </span><span id="t1c_4696" class="t s3_4696">Package </span><span id="t1d_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t1e_4696" class="t s3_4696">E34H </span><span id="t1f_4696" class="t s3_4696">3636 </span><span id="t1g_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL10 </span><span id="t1h_4696" class="t s3_4696">Package </span><span id="t1i_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t1j_4696" class="t s3_4696">E35H </span><span id="t1k_4696" class="t s3_4696">3637 </span><span id="t1l_4696" class="t s3_4696">MSR_R1_PMON_CTR10 </span><span id="t1m_4696" class="t s3_4696">Package </span><span id="t1n_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t1o_4696" class="t s3_4696">E36H </span><span id="t1p_4696" class="t s3_4696">3638 </span><span id="t1q_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL11 </span><span id="t1r_4696" class="t s3_4696">Package </span><span id="t1s_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t1t_4696" class="t s3_4696">E37H </span><span id="t1u_4696" class="t s3_4696">3639 </span><span id="t1v_4696" class="t s3_4696">MSR_R1_PMON_CTR11 </span><span id="t1w_4696" class="t s3_4696">Package </span><span id="t1x_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t1y_4696" class="t s3_4696">E38H </span><span id="t1z_4696" class="t s3_4696">3640 </span><span id="t20_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL12 </span><span id="t21_4696" class="t s3_4696">Package </span><span id="t22_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t23_4696" class="t s3_4696">E39H </span><span id="t24_4696" class="t s3_4696">3641 </span><span id="t25_4696" class="t s3_4696">MSR_R1_PMON_CTR12 </span><span id="t26_4696" class="t s3_4696">Package </span><span id="t27_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t28_4696" class="t s3_4696">E3AH </span><span id="t29_4696" class="t s3_4696">3642 </span><span id="t2a_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL13 </span><span id="t2b_4696" class="t s3_4696">Package </span><span id="t2c_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t2d_4696" class="t s3_4696">E3BH </span><span id="t2e_4696" class="t s3_4696">3643 </span><span id="t2f_4696" class="t s3_4696">MSR_R1_PMON_CTR13 </span><span id="t2g_4696" class="t s3_4696">Package </span><span id="t2h_4696" class="t s3_4696">Uncore R-box 1perfmon counter MSR. </span>
<span id="t2i_4696" class="t s3_4696">E3CH </span><span id="t2j_4696" class="t s3_4696">3644 </span><span id="t2k_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL14 </span><span id="t2l_4696" class="t s3_4696">Package </span><span id="t2m_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t2n_4696" class="t s3_4696">E3DH </span><span id="t2o_4696" class="t s3_4696">3645 </span><span id="t2p_4696" class="t s3_4696">MSR_R1_PMON_CTR14 </span><span id="t2q_4696" class="t s3_4696">Package </span><span id="t2r_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t2s_4696" class="t s3_4696">E3EH </span><span id="t2t_4696" class="t s3_4696">3646 </span><span id="t2u_4696" class="t s3_4696">MSR_R1_PMON_EVNT_SEL15 </span><span id="t2v_4696" class="t s3_4696">Package </span><span id="t2w_4696" class="t s3_4696">Uncore R-box 1 perfmon event select MSR. </span>
<span id="t2x_4696" class="t s3_4696">E3FH </span><span id="t2y_4696" class="t s3_4696">3647 </span><span id="t2z_4696" class="t s3_4696">MSR_R1_PMON_CTR15 </span><span id="t30_4696" class="t s3_4696">Package </span><span id="t31_4696" class="t s3_4696">Uncore R-box 1 perfmon counter MSR. </span>
<span id="t32_4696" class="t s3_4696">E45H </span><span id="t33_4696" class="t s3_4696">3653 </span><span id="t34_4696" class="t s3_4696">MSR_B0_PMON_MATCH </span><span id="t35_4696" class="t s3_4696">Package </span><span id="t36_4696" class="t s3_4696">Uncore B-box 0 perfmon local box match MSR. </span>
<span id="t37_4696" class="t s3_4696">E46H </span><span id="t38_4696" class="t s3_4696">3654 </span><span id="t39_4696" class="t s3_4696">MSR_B0_PMON_MASK </span><span id="t3a_4696" class="t s3_4696">Package </span><span id="t3b_4696" class="t s3_4696">Uncore B-box 0 perfmon local box mask MSR. </span>
<span id="t3c_4696" class="t s3_4696">E49H </span><span id="t3d_4696" class="t s3_4696">3657 </span><span id="t3e_4696" class="t s3_4696">MSR_S0_PMON_MATCH </span><span id="t3f_4696" class="t s3_4696">Package </span><span id="t3g_4696" class="t s3_4696">Uncore S-box 0 perfmon local box match MSR. </span>
<span id="t3h_4696" class="t s3_4696">E4AH </span><span id="t3i_4696" class="t s3_4696">3658 </span><span id="t3j_4696" class="t s3_4696">MSR_S0_PMON_MASK </span><span id="t3k_4696" class="t s3_4696">Package </span><span id="t3l_4696" class="t s3_4696">Uncore S-box 0 perfmon local box mask MSR. </span>
<span id="t3m_4696" class="t s3_4696">E4DH </span><span id="t3n_4696" class="t s3_4696">3661 </span><span id="t3o_4696" class="t s3_4696">MSR_B1_PMON_MATCH </span><span id="t3p_4696" class="t s3_4696">Package </span><span id="t3q_4696" class="t s3_4696">Uncore B-box 1 perfmon local box match MSR. </span>
<span id="t3r_4696" class="t s3_4696">E4EH </span><span id="t3s_4696" class="t s3_4696">3662 </span><span id="t3t_4696" class="t s3_4696">MSR_B1_PMON_MASK </span><span id="t3u_4696" class="t s3_4696">Package </span><span id="t3v_4696" class="t s3_4696">Uncore B-box 1 perfmon local box mask MSR. </span>
<span id="t3w_4696" class="t s3_4696">E54H </span><span id="t3x_4696" class="t s3_4696">3668 </span><span id="t3y_4696" class="t s3_4696">MSR_M0_PMON_MM_CONFIG </span><span id="t3z_4696" class="t s3_4696">Package </span><span id="t40_4696" class="t s3_4696">Uncore M-box 0 perfmon local box address </span>
<span id="t41_4696" class="t s3_4696">match/mask config MSR. </span>
<span id="t42_4696" class="t s4_4696">Table 2-17. </span><span id="t43_4696" class="t s4_4696">Additional MSRs in the Intel® Xeon® Processor 7500 Series (Contd.) </span>
<span id="t44_4696" class="t s5_4696">Register </span>
<span id="t45_4696" class="t s5_4696">Address </span><span id="t46_4696" class="t s5_4696">Register Name / Bit Fields </span><span id="t47_4696" class="t s5_4696">Scope </span><span id="t48_4696" class="t s5_4696">Bit Description </span>
<span id="t49_4696" class="t s5_4696">Hex </span><span id="t4a_4696" class="t s5_4696">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
