Fitter report for de10_lite
Fri Apr 12 04:35:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Apr 12 04:35:48 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de10_lite                                   ;
; Top-level Entity Name              ; board_top                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,832 / 49,760 ( 8 % )                      ;
;     Total combinational functions  ; 2,685 / 49,760 ( 5 % )                      ;
;     Dedicated logic registers      ; 2,586 / 49,760 ( 5 % )                      ;
; Total registers                    ; 2586                                        ;
; Total pins                         ; 19 / 360 ( 5 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; GPIO[0]       ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]      ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]      ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]      ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]      ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]      ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]      ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]      ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]      ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]      ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]       ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]      ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]      ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]      ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]      ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]      ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]      ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]      ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]      ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]       ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]      ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]      ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]      ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]      ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]      ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]      ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]       ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]       ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]       ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]       ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]       ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]       ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]       ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[7]       ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HEX1[7]       ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[7]       ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_E17       ; QSF Assignment ;
; Location ;                ;              ; HEX3[7]       ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_F18       ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_E20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_J18       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_F19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[7]       ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_K20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_L18       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_N19       ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; HEX5[7]       ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; MAX10_CLK1_50 ; PIN_P11       ; QSF Assignment ;
; Location ;                ;              ; MAX10_CLK2_50 ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_F15       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5330 ) ; 0.00 % ( 0 / 5330 )        ; 0.00 % ( 0 / 5330 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5330 ) ; 0.00 % ( 0 / 5330 )        ; 0.00 % ( 0 / 5330 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5314 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/boards/de10_lite/output_files/de10_lite.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 3,832 / 49,760 ( 8 % ) ;
;     -- Combinational with no register       ; 1246                   ;
;     -- Register only                        ; 1147                   ;
;     -- Combinational with a register        ; 1439                   ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 2403                   ;
;     -- 3 input functions                    ; 177                    ;
;     -- <=2 input functions                  ; 105                    ;
;     -- Register only                        ; 1147                   ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 2574                   ;
;     -- arithmetic mode                      ; 111                    ;
;                                             ;                        ;
; Total registers*                            ; 2,586 / 51,509 ( 5 % ) ;
;     -- Dedicated logic registers            ; 2,586 / 49,760 ( 5 % ) ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 281 / 3,110 ( 9 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 19 / 360 ( 5 % )       ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )         ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )        ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 182 ( 0 % )        ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; ADC blocks                                  ; 0 / 2 ( 0 % )          ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global signals                              ; 2                      ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 4.7% / 4.5% / 4.9%     ;
; Peak interconnect usage (total/H/V)         ; 62.7% / 61.2% / 64.9%  ;
; Maximum fan-out                             ; 2563                   ;
; Highest non-global fan-out                  ; 538                    ;
; Total fan-out                               ; 19861                  ;
; Average fan-out                             ; 3.07                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 3832 / 49760 ( 8 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1246                 ; 0                              ;
;     -- Register only                        ; 1147                 ; 0                              ;
;     -- Combinational with a register        ; 1439                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 2403                 ; 0                              ;
;     -- 3 input functions                    ; 177                  ; 0                              ;
;     -- <=2 input functions                  ; 105                  ; 0                              ;
;     -- Register only                        ; 1147                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2574                 ; 0                              ;
;     -- arithmetic mode                      ; 111                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2586                 ; 0                              ;
;     -- Dedicated logic registers            ; 2586 / 49760 ( 5 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 281 / 3110 ( 9 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 19                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 19867                ; 8                              ;
;     -- Registered Connections               ; 3481                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 9                    ; 0                              ;
;     -- Output Ports                         ; 10                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_CLK_10 ; N5    ; 2        ; 0            ; 23           ; 21           ; 23                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[0]     ; B8    ; 7        ; 46           ; 54           ; 28           ; 538                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[1]     ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[0]      ; C10   ; 7        ; 51           ; 54           ; 28           ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[1]      ; C11   ; 7        ; 51           ; 54           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[2]      ; D12   ; 7        ; 51           ; 54           ; 0            ; 49                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[3]      ; C12   ; 7        ; 54           ; 54           ; 28           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[4]      ; A12   ; 7        ; 54           ; 54           ; 21           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[5]      ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDR[0] ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1] ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2] ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3] ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4] ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5] ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6] ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7] ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8] ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9] ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 18 / 52 ( 35 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; ADC_CLK_10                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; KEY[1]     ; Incomplete set of assignments ;
; SW[5]      ; Incomplete set of assignments ;
; LEDR[0]    ; Incomplete set of assignments ;
; LEDR[1]    ; Incomplete set of assignments ;
; LEDR[2]    ; Incomplete set of assignments ;
; LEDR[3]    ; Incomplete set of assignments ;
; LEDR[4]    ; Incomplete set of assignments ;
; LEDR[5]    ; Incomplete set of assignments ;
; LEDR[6]    ; Incomplete set of assignments ;
; LEDR[7]    ; Incomplete set of assignments ;
; LEDR[8]    ; Incomplete set of assignments ;
; LEDR[9]    ; Incomplete set of assignments ;
; SW[1]      ; Incomplete set of assignments ;
; SW[2]      ; Incomplete set of assignments ;
; SW[3]      ; Incomplete set of assignments ;
; SW[4]      ; Incomplete set of assignments ;
; KEY[0]     ; Incomplete set of assignments ;
; ADC_CLK_10 ; Incomplete set of assignments ;
; SW[0]      ; Incomplete set of assignments ;
+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                              ; Entity Name        ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
; |board_top                                      ; 3832 (1)    ; 2586 (0)                  ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 19   ; 0            ; 1246 (1)     ; 1147 (0)          ; 1439 (0)         ; 0          ; |board_top                                                                                       ; board_top          ; work         ;
;    |sm_top:sm_top|                              ; 3831 (0)    ; 2586 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1245 (0)     ; 1147 (0)          ; 1439 (0)         ; 0          ; |board_top|sm_top:sm_top                                                                         ; sm_top             ; work         ;
;       |data_memory:data_memory|                 ; 2498 (2498) ; 2048 (2048)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 450 (450)    ; 1035 (1035)       ; 1013 (1013)      ; 0          ; |board_top|sm_top:sm_top|data_memory:data_memory                                                 ; data_memory        ; work         ;
;       |instruction_memory:instruction_memory|   ; 76 (76)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 0 (0)             ; 1 (1)            ; 0          ; |board_top|sm_top:sm_top|instruction_memory:instruction_memory                                   ; instruction_memory ; work         ;
;       |sm_arm:sm_arm|                           ; 1273 (0)    ; 515 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 720 (0)      ; 112 (0)           ; 441 (0)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm                                                           ; sm_arm             ; work         ;
;          |sm_controller:sm_controller|          ; 26 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 4 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller                               ; sm_controller      ; work         ;
;             |condlogic:cl|                      ; 15 (5)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (5)       ; 0 (0)             ; 4 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl                  ; condlogic          ; work         ;
;                |condcheck:cc|                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|condcheck:cc     ; condcheck          ; work         ;
;                |flopenr:flagreg0|               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg0 ; flopenr            ; work         ;
;                |flopenr:flagreg1|               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg1 ; flopenr            ; work         ;
;             |decoder:decoder|                   ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|decoder:decoder               ; decoder            ; work         ;
;          |sm_datapath:sm_datapath|              ; 1250 (0)    ; 512 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 698 (0)      ; 112 (0)           ; 440 (0)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath                                   ; sm_datapath        ; work         ;
;             |adder:pcadd1|                      ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 18 (18)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|adder:pcadd1                      ; adder              ; work         ;
;             |adder:pcadd2|                      ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 1 (1)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|adder:pcadd2                      ; adder              ; work         ;
;             |alu:alu|                           ; 142 (142)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 0 (0)             ; 12 (12)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|alu:alu                           ; alu                ; work         ;
;             |flopr:pcreg|                       ; 36 (36)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 27 (27)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg                       ; flopr              ; work         ;
;             |mux2:a3mux|                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:a3mux                        ; mux2               ; work         ;
;             |mux2:ra1mux|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:ra1mux                       ; mux2               ; work         ;
;             |mux2:ra2mux|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:ra2mux                       ; mux2               ; work         ;
;             |mux2:resmux|                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:resmux                       ; mux2               ; work         ;
;             |mux2:srcASrc_mux|                  ; 361 (361)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (192)    ; 0 (0)             ; 169 (169)        ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:srcASrc_mux                  ; mux2               ; work         ;
;             |mux2:srcbmux|                      ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 0 (0)             ; 1 (1)            ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:srcbmux                      ; mux2               ; work         ;
;             |mux2:writeData3_mux|               ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 30 (30)          ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|mux2:writeData3_mux               ; mux2               ; work         ;
;             |sm_register_file:sm_register_file| ; 754 (754)   ; 480 (480)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 265 (265)    ; 107 (107)         ; 382 (382)        ; 0          ; |board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file ; sm_register_file   ; work         ;
;       |sm_clk_divider:sm_clk_divider|           ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |board_top|sm_top:sm_top|sm_clk_divider:sm_clk_divider                                           ; sm_clk_divider     ; work         ;
;          |sm_register_we:r_cntr|                ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |board_top|sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr                     ; sm_register_we     ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[2]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[3]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[4]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; KEY[0]     ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ADC_CLK_10 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[0]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                         ;                   ;         ;
; SW[5]                                                                                                          ;                   ;         ;
; SW[1]                                                                                                          ;                   ;         ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~0   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~1   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~2   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~4   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~6   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~7   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~10  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~14  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~16  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~17  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~20  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~21  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~24  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~28  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~29  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~30  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~34  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~36  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~37  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~40  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~41  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~44  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~48  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~49  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~50  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~54  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~56  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~57  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~60  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~61  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~64  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~68  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~69  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~70  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~74  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~76  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~77  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~80  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~81  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~84  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~88  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~89  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~90  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~94  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~96  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~97  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~100 ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~101 ; 0                 ; 6       ;
; SW[2]                                                                                                          ;                   ;         ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~0   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~2   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~3   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~4   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~5   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~6   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~7   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~10  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~11  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~14  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~15  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~16  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~20  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~24  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~25  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~28  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~30  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~31  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~34  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~35  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~36  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~40  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~44  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~45  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~48  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~50  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~51  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~54  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~55  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~56  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~60  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~64  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~65  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~68  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~70  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~71  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~74  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~75  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~76  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~80  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~84  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~85  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~88  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~90  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~91  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~94  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~95  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~96  ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~100 ; 0                 ; 6       ;
; SW[3]                                                                                                          ;                   ;         ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~2   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~3   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~6   ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~7   ; 0                 ; 6       ;
; SW[4]                                                                                                          ;                   ;         ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~2   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[0]~12  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[1]~22  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~32  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[2]~33  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[3]~42  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~52  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[4]~53  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[5]~62  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~72  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[6]~73  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[7]~82  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~92  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[8]~93  ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|read_data0[9]~102 ; 1                 ; 6       ;
; KEY[0]                                                                                                         ;                   ;         ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[0]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[1]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][0]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][1]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][2]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][3]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][4]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][5]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][6]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][7]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][8]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][9]          ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][0]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][1]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][2]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][3]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][4]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][5]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][6]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][7]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][8]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][9]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][0]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][1]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][2]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][3]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][4]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][5]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][6]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][7]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][8]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][9]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][0]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][1]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][2]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][3]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][4]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][5]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][6]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][7]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][8]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][9]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][0]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][1]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][2]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][3]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][4]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][5]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][6]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][7]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][8]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][9]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][0]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][1]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][2]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][3]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][4]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][5]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][6]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][7]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][8]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][9]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[21]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[20]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[19]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[18]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[17]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[16]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[15]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[14]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[13]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[12]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[11]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[10]                        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[9]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[8]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[7]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[6]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[5]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[4]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[3]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[2]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[1]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[2]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[3]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[7]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[6]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[4]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[5]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[8]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[9]                                    ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[31]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[30]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[29]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[28]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[27]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[26]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[25]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[24]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[23]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[22]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[21]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[20]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[19]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[18]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[17]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[16]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[15]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[14]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[13]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[12]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[11]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|flopr:pcreg|q[10]                                   ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg1|q[0]              ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg1|q[1]              ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|flopenr:flagreg0|q[0]              ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[0]                         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][31]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][31]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][31]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][31]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][31]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][31]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][30]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][30]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][30]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][30]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][30]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][30]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][29]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][29]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][29]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][29]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][29]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][29]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][28]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][28]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][28]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][28]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][28]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][28]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][27]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][27]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][27]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][27]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][27]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][27]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][26]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][26]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][26]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][26]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][26]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][26]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][25]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][25]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][25]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][25]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][25]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][25]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][24]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][24]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][24]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][24]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][24]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][24]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][23]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][23]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][23]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][23]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][23]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][23]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][22]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][22]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][22]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][22]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][22]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][22]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][21]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][21]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][21]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][21]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][21]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][21]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][20]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][20]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][20]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][20]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][20]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][20]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][19]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][19]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][19]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][19]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][19]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][19]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][18]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][18]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][18]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][18]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][18]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][18]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][17]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][17]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][17]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][17]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][17]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][17]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][16]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][16]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][16]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][16]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][16]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][16]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][15]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][15]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][15]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][15]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][15]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][15]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][14]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][14]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][14]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][14]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][14]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][14]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][13]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][13]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][13]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][13]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][13]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][13]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][12]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][12]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][12]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][12]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][12]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][12]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][11]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][11]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][11]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][11]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][11]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][11]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[13][10]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[12][10]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[14][10]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[10][10]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[9][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[8][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[11][10]        ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[5][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[6][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[4][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[7][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[2][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[1][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[0][10]         ; 1                 ; 6       ;
;      - sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|rf[3][10]         ; 1                 ; 6       ;
; ADC_CLK_10                                                                                                     ;                   ;         ;
; SW[0]                                                                                                          ;                   ;         ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[21]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[20]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[19]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[18]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[17]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[16]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[15]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[14]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[13]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[12]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[11]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[10]                        ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[9]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[8]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[7]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[6]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[5]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[4]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[3]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[2]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[1]                         ; 0                 ; 6       ;
;      - sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[0]~66                      ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                              ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                        ; PIN_N5             ; 23      ; Clock                    ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                            ; PIN_B8             ; 538     ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; SW[0]                                                                                             ; PIN_C10            ; 23      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2469                                                    ; LCCOMB_X39_Y22_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2471                                                    ; LCCOMB_X51_Y24_N20 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2473                                                    ; LCCOMB_X43_Y24_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2475                                                    ; LCCOMB_X43_Y24_N4  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2477                                                    ; LCCOMB_X43_Y24_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2479                                                    ; LCCOMB_X43_Y22_N12 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2481                                                    ; LCCOMB_X46_Y18_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2483                                                    ; LCCOMB_X49_Y18_N4  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2485                                                    ; LCCOMB_X44_Y23_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2487                                                    ; LCCOMB_X46_Y18_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2489                                                    ; LCCOMB_X45_Y26_N2  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2491                                                    ; LCCOMB_X44_Y23_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2493                                                    ; LCCOMB_X49_Y18_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2495                                                    ; LCCOMB_X41_Y19_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2497                                                    ; LCCOMB_X43_Y22_N4  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2499                                                    ; LCCOMB_X45_Y25_N10 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2500                                                    ; LCCOMB_X43_Y24_N14 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2501                                                    ; LCCOMB_X51_Y23_N10 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2502                                                    ; LCCOMB_X46_Y18_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2503                                                    ; LCCOMB_X49_Y18_N8  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2504                                                    ; LCCOMB_X52_Y19_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2505                                                    ; LCCOMB_X42_Y19_N14 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2506                                                    ; LCCOMB_X44_Y23_N12 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2507                                                    ; LCCOMB_X49_Y18_N26 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2508                                                    ; LCCOMB_X49_Y22_N26 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2509                                                    ; LCCOMB_X46_Y18_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2510                                                    ; LCCOMB_X51_Y20_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2511                                                    ; LCCOMB_X43_Y22_N20 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2512                                                    ; LCCOMB_X46_Y18_N14 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2513                                                    ; LCCOMB_X43_Y24_N8  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2514                                                    ; LCCOMB_X47_Y20_N8  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2515                                                    ; LCCOMB_X43_Y22_N10 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2516                                                    ; LCCOMB_X43_Y22_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2517                                                    ; LCCOMB_X47_Y24_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2518                                                    ; LCCOMB_X46_Y18_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2519                                                    ; LCCOMB_X49_Y18_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2520                                                    ; LCCOMB_X50_Y23_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2521                                                    ; LCCOMB_X46_Y20_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2522                                                    ; LCCOMB_X43_Y24_N10 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2523                                                    ; LCCOMB_X43_Y24_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2524                                                    ; LCCOMB_X46_Y18_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2525                                                    ; LCCOMB_X44_Y23_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2526                                                    ; LCCOMB_X45_Y26_N4  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2527                                                    ; LCCOMB_X45_Y23_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2528                                                    ; LCCOMB_X49_Y18_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2529                                                    ; LCCOMB_X47_Y20_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2530                                                    ; LCCOMB_X43_Y22_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2531                                                    ; LCCOMB_X43_Y22_N8  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2532                                                    ; LCCOMB_X43_Y22_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2533                                                    ; LCCOMB_X46_Y20_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2534                                                    ; LCCOMB_X44_Y23_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2535                                                    ; LCCOMB_X46_Y18_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2536                                                    ; LCCOMB_X47_Y20_N12 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2537                                                    ; LCCOMB_X47_Y24_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2538                                                    ; LCCOMB_X46_Y18_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2539                                                    ; LCCOMB_X46_Y21_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2540                                                    ; LCCOMB_X46_Y18_N8  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2541                                                    ; LCCOMB_X43_Y24_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2542                                                    ; LCCOMB_X45_Y26_N30 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2543                                                    ; LCCOMB_X43_Y22_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2544                                                    ; LCCOMB_X43_Y24_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2545                                                    ; LCCOMB_X46_Y18_N26 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2546                                                    ; LCCOMB_X44_Y23_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|data_memory:data_memory|RAM~2547                                                    ; LCCOMB_X43_Y22_N26 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|FlagWrite[0]~0               ; LCCOMB_X49_Y22_N28 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_controller:sm_controller|condlogic:cl|PCSrc~1                      ; LCCOMB_X58_Y29_N6  ; 32      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~11 ; LCCOMB_X57_Y27_N0  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~12 ; LCCOMB_X57_Y28_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~14 ; LCCOMB_X57_Y29_N14 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~15 ; LCCOMB_X57_Y27_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~16 ; LCCOMB_X57_Y29_N16 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~17 ; LCCOMB_X57_Y29_N22 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~18 ; LCCOMB_X57_Y29_N4  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~19 ; LCCOMB_X57_Y29_N18 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~20 ; LCCOMB_X57_Y29_N24 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~21 ; LCCOMB_X57_Y29_N20 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~22 ; LCCOMB_X57_Y29_N6  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~6  ; LCCOMB_X57_Y29_N28 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~7  ; LCCOMB_X58_Y29_N2  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~8  ; LCCOMB_X58_Y29_N26 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|sm_register_file:sm_register_file|Decoder0~9  ; LCCOMB_X58_Y29_N12 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22]                  ; FF_X45_Y52_N21     ; 2563    ; Clock                    ; yes    ; Global Clock         ; GCLK11           ; --                        ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                       ; PIN_N5         ; 23      ; 3                                    ; Global Clock         ; GCLK4            ; --                        ;
; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22] ; FF_X45_Y52_N21 ; 2563    ; 283                                  ; Global Clock         ; GCLK11           ; --                        ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+--------------+------------------+
; Name         ; Fan-Out          ;
+--------------+------------------+
; KEY[0]~input ; 538              ;
+--------------+------------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,875 / 148,641 ( 5 % ) ;
; C16 interconnects     ; 136 / 5,382 ( 3 % )     ;
; C4 interconnects      ; 5,209 / 106,704 ( 5 % ) ;
; Direct links          ; 335 / 148,641 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 1,490 / 49,760 ( 3 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 188 / 5,406 ( 3 % )     ;
; R4 interconnects      ; 6,454 / 147,764 ( 4 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.64) ; Number of LABs  (Total = 281) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 8                             ;
; 3                                           ; 5                             ;
; 4                                           ; 7                             ;
; 5                                           ; 2                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 7                             ;
; 10                                          ; 2                             ;
; 11                                          ; 2                             ;
; 12                                          ; 11                            ;
; 13                                          ; 12                            ;
; 14                                          ; 13                            ;
; 15                                          ; 25                            ;
; 16                                          ; 173                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.30) ; Number of LABs  (Total = 281) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 88                            ;
; 1 Clock                            ; 276                           ;
; 1 Clock enable                     ; 47                            ;
; 1 Sync. load                       ; 12                            ;
; 2 Clock enables                    ; 223                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.83) ; Number of LABs  (Total = 281) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 0                             ;
; 4                                            ; 9                             ;
; 5                                            ; 1                             ;
; 6                                            ; 7                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 4                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 2                             ;
; 16                                           ; 2                             ;
; 17                                           ; 8                             ;
; 18                                           ; 31                            ;
; 19                                           ; 10                            ;
; 20                                           ; 9                             ;
; 21                                           ; 8                             ;
; 22                                           ; 10                            ;
; 23                                           ; 7                             ;
; 24                                           ; 18                            ;
; 25                                           ; 8                             ;
; 26                                           ; 14                            ;
; 27                                           ; 4                             ;
; 28                                           ; 20                            ;
; 29                                           ; 3                             ;
; 30                                           ; 21                            ;
; 31                                           ; 7                             ;
; 32                                           ; 59                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.50) ; Number of LABs  (Total = 281) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 12                            ;
; 2                                                ; 13                            ;
; 3                                                ; 9                             ;
; 4                                                ; 9                             ;
; 5                                                ; 10                            ;
; 6                                                ; 5                             ;
; 7                                                ; 8                             ;
; 8                                                ; 38                            ;
; 9                                                ; 20                            ;
; 10                                               ; 18                            ;
; 11                                               ; 18                            ;
; 12                                               ; 15                            ;
; 13                                               ; 22                            ;
; 14                                               ; 15                            ;
; 15                                               ; 17                            ;
; 16                                               ; 24                            ;
; 17                                               ; 9                             ;
; 18                                               ; 2                             ;
; 19                                               ; 5                             ;
; 20                                               ; 3                             ;
; 21                                               ; 1                             ;
; 22                                               ; 1                             ;
; 23                                               ; 3                             ;
; 24                                               ; 1                             ;
; 25                                               ; 1                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 23.99) ; Number of LABs  (Total = 281) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 4                             ;
; 4                                            ; 11                            ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 7                             ;
; 13                                           ; 9                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 9                             ;
; 17                                           ; 5                             ;
; 18                                           ; 9                             ;
; 19                                           ; 3                             ;
; 20                                           ; 12                            ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 11                            ;
; 26                                           ; 2                             ;
; 27                                           ; 12                            ;
; 28                                           ; 6                             ;
; 29                                           ; 28                            ;
; 30                                           ; 9                             ;
; 31                                           ; 11                            ;
; 32                                           ; 12                            ;
; 33                                           ; 10                            ;
; 34                                           ; 16                            ;
; 35                                           ; 13                            ;
; 36                                           ; 18                            ;
; 37                                           ; 12                            ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 19        ; 0            ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 19        ; 19        ; 0            ; 10           ; 0            ; 0            ; 9            ; 0            ; 10           ; 9            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 19           ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 0         ; 0         ; 19           ; 9            ; 19           ; 19           ; 10           ; 19           ; 9            ; 10           ; 19           ; 19           ; 19           ; 9            ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK_10         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; ADC_CLK_10      ; ADC_CLK_10           ; 5.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                           ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Register                                                                  ; Destination Register                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22] ; 5.454             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "de10_lite"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de10_lite.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) File: C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/boards/de10_lite/board_top.sv Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22]  File: C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/src/sm_clk_devider.sv Line: 42
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|dividerReg[22]~64 File: C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/src/sm_clk_devider.sv Line: 42
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:14
Info (11888): Total time spent on timing analysis during the Fitter is 5.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/boards/de10_lite/output_files/de10_lite.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 5487 megabytes
    Info: Processing ended: Fri Apr 12 04:35:50 2019
    Info: Elapsed time: 00:02:04
    Info: Total CPU time (on all processors): 00:02:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/REPOS/SchoolARM/boards/de10_lite/output_files/de10_lite.fit.smsg.


