# Computer Architecture and Design Reading List

- [ ] _Introduction_, H&P, sections 1.1 - 1.6
- [ ] _Principles_, H&P, sections 1.8 - 1.9
- [ ] _Boolean Logic_, M&C, chapter 2
- [ ] _Logic Minimisation_, M&C Chapter 3
- [ ] _ISA_, H&P, appendix A
- [ ] _Pipelined Processor Design_, H&P, section C-1
- [ ] _Pipeline Hazards_, H&P, section C-2
- [ ] _Latches and FLip Flops_, M&C sections 5.1 to 5.4
- [ ] _Sequential Logic_, M&C sections 5.5 to 5.8
- [ ] _Sequential Logic_, M&C sections 8.4 to 8.6
- [ ] _RTL Design_, M&C chapter 8
- [ ] _Branch Prediction_, H&P, pp. C-22 to C-26, and C-35 to C-37
- [ ] _Branch Prediction_, H&P, section 3.3
- [ ] _Dynamic Instruction Scheduling_, H&P, section 3.4 to 3.6
- [ ] _Tomasulo's Algorithm_, H&P, pp. 195 to 208, and section 3.9
- [ ] _High Speed Addition_, M&C, section 4.5; H&P-online J-37 to J-41
- [ ] _Multipliers_,  H&P-online, sections J-50 to J-54
- [ ] _Memory Heirarchies_,  Introductory : H&P appendix B 
- [ ] _Cache Performance Enhancements_,  Advanced : H&P chapter 2 
- [ ] _Advanced Arithmetic Functions_, H&P-online, sections J-17 to J-20
- [ ] _Main memory and error correction_, M&C, pp. 394 to 410

