Protel Design System Design Rule Check
PCB File : C:\Users\podonoghue\Documents\Development\DigitalLabBoard\DigitalLabBoard.PcbDoc
Date     : 26/10/2019
Time     : 12:53:33 AM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Abstract polygon ID
   Polygon named: Top Layer-No Net In net GND On Top Layer
   Polygon named: Bottom Layer-No Net In net GND On Bottom Layer
   Polygon named: Abstract polygon ID
   Polygon named: Abstract polygon ID

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (No Net) on Top Overlay 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (No Net) on Top Overlay 
   Violation between Modified Polygon: Polygon Shelved  (Bottom Layer-No Net) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (No Net) on Multi-Layer 
   Violation between Modified Polygon: Polygon Shelved  (Top Layer-No Net) on Top Layer 
Rule Violations :5

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (2372.795mil,4762.717mil) on Top Overlay And Pad U3-1(2372.795mil,4735.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (2876mil,4665mil) on Top Overlay And Pad Z4-1(2875.709mil,4640.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (2876mil,4812.992mil) on Top Overlay And Pad Z3-1(2875.709mil,4788.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (4677.182mil,2732.914mil) on Top Overlay And Pad Z1-1(4676.891mil,2708.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.05mil < 10mil) Between Arc (4677.182mil,2732.914mil) on Top Overlay And Pad Z2-3(4676.891mil,2759.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (4677.182mil,2835.276mil) on Top Overlay And Pad Z2-1(4676.891mil,2810.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (4801mil,3455mil) on Top Overlay And Pad Z7-1(4800.709mil,3430.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (4821mil,4525mil) on Top Overlay And Pad Z5-1(4820.709mil,4500.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Arc (4821mil,4630mil) on Top Overlay And Pad Z6-1(4820.709mil,4605.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (5017.795mil,3632.716mil) on Top Overlay And Pad U5-1(5017.795mil,3605.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.44mil < 10mil) Between Arc (5022mil,1859mil) on Top Overlay And Pad Z8-1(5046.409mil,1858.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.44mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C2-1(4635mil,1561.535mil) on Top Layer And Track (4615.315mil,1595mil)(4654.685mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C2-2(4635mil,1628.465mil) on Top Layer And Track (4615.315mil,1595mil)(4654.685mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C3-1(4635mil,1386.535mil) on Top Layer And Track (4615.315mil,1420mil)(4654.685mil,1420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C3-2(4635mil,1453.465mil) on Top Layer And Track (4615.315mil,1420mil)(4654.685mil,1420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C4-1(5202.402mil,4760mil) on Top Layer And Track (5165mil,4730.472mil)(5165mil,4789.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C4-2(5127.598mil,4760mil) on Top Layer And Track (5165mil,4730.472mil)(5165mil,4789.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C5-1(5127.402mil,3680mil) on Top Layer And Track (5090mil,3650.472mil)(5090mil,3709.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(5052.598mil,3680mil) on Top Layer And Text "U5" (4987mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C5-2(5052.598mil,3680mil) on Top Layer And Track (5090mil,3650.472mil)(5090mil,3709.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C6-1(2425.945mil,4423.11mil) on Top Layer And Track (2463.347mil,4393.582mil)(2463.347mil,4452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C6-2(2500.748mil,4423.11mil) on Top Layer And Track (2463.347mil,4393.582mil)(2463.347mil,4452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C7-1(5013.465mil,1255mil) on Top Layer And Track (4980mil,1235.315mil)(4980mil,1274.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C7-2(4946.535mil,1255mil) on Top Layer And Track (4980mil,1235.315mil)(4980mil,1274.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_AEW-A(6740mil,3976.536mil) on Top Layer And Track (6720.315mil,4010mil)(6759.685mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_ANS-A(6763.465mil,4600mil) on Top Layer And Track (6730mil,4580.315mil)(6730mil,4619.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad D_ANS-K(6696.535mil,4600mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_ANS-K(6696.535mil,4600mil) on Top Layer And Track (6666.024mil,4580.315mil)(6666.024mil,4619.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_ANS-K(6696.535mil,4600mil) on Top Layer And Track (6730mil,4580.315mil)(6730mil,4619.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_GEW-A(6790mil,3976.536mil) on Top Layer And Track (6770.315mil,4010mil)(6809.685mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad D_GEW-K(6790mil,4043.465mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_GEW-K(6790mil,4043.465mil) on Top Layer And Track (6770.315mil,4010mil)(6809.685mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_GEW-K(6790mil,4043.465mil) on Top Layer And Track (6770.315mil,4073.976mil)(6809.685mil,4073.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_GNS-A(6763.465mil,4650mil) on Top Layer And Track (6730mil,4630.315mil)(6730mil,4669.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad D_GNS-K(6696.535mil,4650mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_GNS-K(6696.535mil,4650mil) on Top Layer And Track (6666.024mil,4630.315mil)(6666.024mil,4669.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_GNS-K(6696.535mil,4650mil) on Top Layer And Track (6730mil,4630.315mil)(6730mil,4669.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.937mil < 10mil) Between Pad D_PEW-A(6625mil,3826.536mil) on Top Layer And Track (6218.945mil,3792.945mil)(6658mil,3792.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_PEW-A(6625mil,3826.536mil) on Top Layer And Track (6605.315mil,3860mil)(6644.685mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D_PEW-A(6625mil,3826.536mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_PEW-K(6625mil,3893.465mil) on Top Layer And Track (6605.315mil,3860mil)(6644.685mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_PEW-K(6625mil,3893.465mil) on Top Layer And Track (6605.315mil,3923.976mil)(6644.685mil,3923.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D_PEW-K(6625mil,3893.465mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D_PNS-K(6033.465mil,4115mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_PNS-K(6033.465mil,4115mil) on Top Layer And Track (6000mil,4095.315mil)(6000mil,4134.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_PNS-K(6033.465mil,4115mil) on Top Layer And Track (6063.976mil,4095.315mil)(6063.976mil,4134.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad D_REW-A(6690mil,3976.536mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_REW-A(6690mil,3976.536mil) on Top Layer And Track (6670.315mil,4010mil)(6709.685mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad D_REW-K(6690mil,4043.465mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad D_REW-K(6690mil,4043.465mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_REW-K(6690mil,4043.465mil) on Top Layer And Track (6670.315mil,4010mil)(6709.685mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_REW-K(6690mil,4043.465mil) on Top Layer And Track (6670.315mil,4073.976mil)(6709.685mil,4073.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.473mil < 10mil) Between Pad D_RNS-A(6763.465mil,4550mil) on Top Layer And Track (5840mil,4520mil)(7040mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D_RNS-A(6763.465mil,4550mil) on Top Layer And Track (6730mil,4530.315mil)(6730mil,4569.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.473mil < 10mil) Between Pad D_RNS-K(6696.535mil,4550mil) on Top Layer And Track (5840mil,4520mil)(7040mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad D_RNS-K(6696.535mil,4550mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D_RNS-K(6696.535mil,4550mil) on Top Layer And Track (6666.024mil,4530.315mil)(6666.024mil,4569.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D_RNS-K(6696.535mil,4550mil) on Top Layer And Track (6730mil,4530.315mil)(6730mil,4569.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-A(4188.465mil,5070mil) on Top Layer And Track (4155mil,5050.315mil)(4155mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D10-K(4121.535mil,5070mil) on Top Layer And Track (4091.024mil,5050.315mil)(4091.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D10-K(4121.535mil,5070mil) on Top Layer And Track (4155mil,5050.315mil)(4155mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-A(4038.465mil,5070mil) on Top Layer And Track (4005mil,5050.315mil)(4005mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D11-K(3971.535mil,5070mil) on Top Layer And Track (3941.024mil,5050.315mil)(3941.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D11-K(3971.535mil,5070mil) on Top Layer And Track (4005mil,5050.315mil)(4005mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-A(3888.465mil,5070mil) on Top Layer And Track (3855mil,5050.315mil)(3855mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D12-K(3821.535mil,5070mil) on Top Layer And Track (3791.024mil,5050.315mil)(3791.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D12-K(3821.535mil,5070mil) on Top Layer And Track (3855mil,5050.315mil)(3855mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-A(3738.465mil,5070mil) on Top Layer And Track (3705mil,5050.315mil)(3705mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D13-K(3671.535mil,5070mil) on Top Layer And Track (3641.024mil,5050.315mil)(3641.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D13-K(3671.535mil,5070mil) on Top Layer And Track (3705mil,5050.315mil)(3705mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-A(3588.465mil,5070mil) on Top Layer And Track (3555mil,5050.315mil)(3555mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D14-K(3521.535mil,5070mil) on Top Layer And Track (3491.024mil,5050.315mil)(3491.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D14-K(3521.535mil,5070mil) on Top Layer And Track (3555mil,5050.315mil)(3555mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-A(3438.465mil,5070mil) on Top Layer And Track (3405mil,5050.315mil)(3405mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D15-K(3371.535mil,5070mil) on Top Layer And Track (3341.024mil,5050.315mil)(3341.024mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D15-K(3371.535mil,5070mil) on Top Layer And Track (3405mil,5050.315mil)(3405mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-A(3288.465mil,5070mil) on Top Layer And Track (3255mil,5050.315mil)(3255mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-A(1638mil,1372.535mil) on Top Layer And Track (1618.315mil,1406mil)(1657.685mil,1406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D17-K(1638mil,1439.465mil) on Top Layer And Track (1618.315mil,1406mil)(1657.685mil,1406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D17-K(1638mil,1439.465mil) on Top Layer And Track (1618.315mil,1469.976mil)(1657.685mil,1469.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-A(4298.465mil,1534.213mil) on Top Layer And Track (4265mil,1514.528mil)(4265mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-K(4231.535mil,1534.213mil) on Top Layer And Track (4201.024mil,1514.528mil)(4201.024mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-K(4231.535mil,1534.213mil) on Top Layer And Track (4265mil,1514.528mil)(4265mil,1553.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-A(4068.465mil,1535mil) on Top Layer And Track (4035mil,1515.315mil)(4035mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D2-K(4001.535mil,1535mil) on Top Layer And Track (3971.024mil,1515.315mil)(3971.024mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-K(4001.535mil,1535mil) on Top Layer And Track (4035mil,1515.315mil)(4035mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-A(3838.465mil,1535mil) on Top Layer And Track (3805mil,1515.315mil)(3805mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D3-K(3771.535mil,1535mil) on Top Layer And Track (3741.024mil,1515.315mil)(3741.024mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-K(3771.535mil,1535mil) on Top Layer And Track (3805mil,1515.315mil)(3805mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-A(3608.465mil,1535mil) on Top Layer And Track (3575mil,1515.315mil)(3575mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D4-K(3541.535mil,1535mil) on Top Layer And Track (3511.024mil,1515.315mil)(3511.024mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-K(3541.535mil,1535mil) on Top Layer And Track (3575mil,1515.315mil)(3575mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-A(3378.465mil,1535mil) on Top Layer And Track (3345mil,1515.315mil)(3345mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D5-K(3311.535mil,1535mil) on Top Layer And Track (3281.024mil,1515.315mil)(3281.024mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D5-K(3311.535mil,1535mil) on Top Layer And Track (3345mil,1515.315mil)(3345mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-A(3148.465mil,1535mil) on Top Layer And Track (3115mil,1515.315mil)(3115mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D6-K(3081.535mil,1535mil) on Top Layer And Track (3051.024mil,1515.315mil)(3051.024mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D6-K(3081.535mil,1535mil) on Top Layer And Track (3115mil,1515.315mil)(3115mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-A(2918.465mil,1535mil) on Top Layer And Track (2885mil,1515.315mil)(2885mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-A(2688.465mil,1535mil) on Top Layer And Track (2655mil,1515.315mil)(2655mil,1554.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-A(4338.465mil,5070mil) on Top Layer And Track (4305mil,5050.315mil)(4305mil,5089.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_A-K(6700mil,3163.465mil) on Top Layer And Track (6680.315mil,3130mil)(6719.685mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_A-K(6700mil,3163.465mil) on Top Layer And Track (6680.315mil,3193.976mil)(6719.685mil,3193.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_B1-A(6500mil,3296.535mil) on Top Layer And Track (6480.315mil,3330mil)(6519.685mil,3330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_B1-K(6500mil,3363.465mil) on Top Layer And Track (6480.315mil,3330mil)(6519.685mil,3330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_B1-K(6500mil,3363.465mil) on Top Layer And Track (6480.315mil,3393.976mil)(6519.685mil,3393.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_B2-A(6900mil,2896.535mil) on Top Layer And Track (6880.315mil,2930mil)(6919.685mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_B2-K(6900mil,2963.465mil) on Top Layer And Track (6880.315mil,2930mil)(6919.685mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_B2-K(6900mil,2963.465mil) on Top Layer And Track (6880.315mil,2993.976mil)(6919.685mil,2993.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_C1-A(6900mil,3296.535mil) on Top Layer And Track (6880.315mil,3330mil)(6919.685mil,3330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_C1-K(6900mil,3363.465mil) on Top Layer And Track (6880.315mil,3330mil)(6919.685mil,3330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_C1-K(6900mil,3363.465mil) on Top Layer And Track (6880.315mil,3393.976mil)(6919.685mil,3393.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_C2-A(6500mil,2896.535mil) on Top Layer And Track (6480.315mil,2930mil)(6519.685mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_C2-K(6500mil,2963.465mil) on Top Layer And Track (6480.315mil,2930mil)(6519.685mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_C2-K(6500mil,2963.465mil) on Top Layer And Track (6480.315mil,2993.976mil)(6519.685mil,2993.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_D1-A(6500mil,3096.535mil) on Top Layer And Track (6480.315mil,3130mil)(6519.685mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_D1-K(6500mil,3163.465mil) on Top Layer And Track (6480.315mil,3130mil)(6519.685mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_D1-K(6500mil,3163.465mil) on Top Layer And Track (6480.315mil,3193.976mil)(6519.685mil,3193.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad DIE_LED_D2-A(6900mil,3096.535mil) on Top Layer And Track (6880.315mil,3130mil)(6919.685mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad DIE_LED_D2-K(6900mil,3163.465mil) on Top Layer And Track (6880.315mil,3130mil)(6919.685mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DIE_LED_D2-K(6900mil,3163.465mil) on Top Layer And Track (6880.315mil,3193.976mil)(6919.685mil,3193.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad J5-1(5530mil,2980mil) on Multi-Layer And Track (5540mil,2980mil)(5653.795mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.661mil < 10mil) Between Pad J5-3(5530mil,3080mil) on Multi-Layer And Track (5540mil,3080mil)(5666.433mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.661mil < 10mil) Between Pad J5-7(5530mil,3280mil) on Multi-Layer And Track (5540mil,3280mil)(5653.795mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R10-1(4298.465mil,1584.213mil) on Top Layer And Track (4265mil,1563.543mil)(4265mil,1604.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R10-2(4231.535mil,1584.213mil) on Top Layer And Track (4265mil,1563.543mil)(4265mil,1604.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R1-1(5165.717mil,1482.78mil) on Top Layer And Track (5199.182mil,1462.111mil)(5199.182mil,1503.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R11-1(4338.465mil,5020mil) on Top Layer And Track (4305mil,4999.331mil)(4305mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R11-2(4271.535mil,5020mil) on Top Layer And Track (4305mil,4999.331mil)(4305mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R1-2(5232.647mil,1482.78mil) on Top Layer And Track (5199.182mil,1462.111mil)(5199.182mil,1503.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R12-1(4188.465mil,5020mil) on Top Layer And Track (4155mil,4999.331mil)(4155mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R12-2(4121.535mil,5020mil) on Top Layer And Track (4155mil,4999.331mil)(4155mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R13-1(4038.465mil,5020mil) on Top Layer And Track (4005mil,4999.331mil)(4005mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R13-2(3971.535mil,5020mil) on Top Layer And Track (4005mil,4999.331mil)(4005mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R14-1(3888.465mil,5020mil) on Top Layer And Track (3855mil,4999.331mil)(3855mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R16-1(3588.465mil,5020mil) on Top Layer And Track (3555mil,4999.331mil)(3555mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R16-2(3521.535mil,5020mil) on Top Layer And Track (3555mil,4999.331mil)(3555mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R17-1(3438.465mil,5020mil) on Top Layer And Track (3405mil,4999.331mil)(3405mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R17-2(3371.535mil,5020mil) on Top Layer And Track (3405mil,4999.331mil)(3405mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R18-1(3288.465mil,5020mil) on Top Layer And Track (3255mil,4999.331mil)(3255mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R18-2(3221.535mil,5020mil) on Top Layer And Track (3255mil,4999.331mil)(3255mil,5040.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R19-1(1773mil,1378.535mil) on Top Layer And Track (1752.331mil,1412mil)(1793.669mil,1412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R19-2(1773mil,1445.465mil) on Top Layer And Track (1752.331mil,1412mil)(1793.669mil,1412mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad R20-1(6690mil,3856.535mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R20-1(6690mil,3856.535mil) on Top Layer And Track (6669.331mil,3890mil)(6710.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.977mil < 10mil) Between Pad R20-2(6690mil,3923.465mil) on Top Layer And Track (6218.945mil,3932mil)(6659.338mil,3932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad R20-2(6690mil,3923.465mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R20-2(6690mil,3923.465mil) on Top Layer And Track (6669.331mil,3890mil)(6710.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R2-1(5165.717mil,1432.78mil) on Top Layer And Track (5199.182mil,1412.111mil)(5199.182mil,1453.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R21-1(6740mil,3856.535mil) on Top Layer And Track (6719.331mil,3890mil)(6760.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R21-2(6740mil,3923.465mil) on Top Layer And Track (6719.331mil,3890mil)(6760.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R2-2(5232.647mil,1432.78mil) on Top Layer And Track (5199.182mil,1412.111mil)(5199.182mil,1453.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R22-1(6790mil,3856.535mil) on Top Layer And Track (6769.331mil,3890mil)(6810.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R22-2(6790mil,3923.465mil) on Top Layer And Track (6769.331mil,3890mil)(6810.669mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R23-2(6623.465mil,3765mil) on Top Layer And Track (6218.945mil,3792.945mil)(6658mil,3792.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R23-2(6623.465mil,3765mil) on Top Layer And Track (6590mil,3744.331mil)(6590mil,3785.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad R23-2(6623.465mil,3765mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R25-1(6883.465mil,4600mil) on Top Layer And Track (6850mil,4579.331mil)(6850mil,4620.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R25-2(6816.535mil,4600mil) on Top Layer And Track (6850mil,4579.331mil)(6850mil,4620.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R26-1(6883.465mil,4650mil) on Top Layer And Track (6850mil,4629.331mil)(6850mil,4670.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R26-2(6816.535mil,4650mil) on Top Layer And Track (6850mil,4629.331mil)(6850mil,4670.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R27-1(5905mil,4183.465mil) on Top Layer And Track (5884.331mil,4150mil)(5925.669mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.212mil < 10mil) Between Pad R27-1(5905mil,4183.465mil) on Top Layer And Track (5932.897mil,4195.718mil)(5974.807mil,4153.807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R27-1(5905mil,4183.465mil) on Top Layer And Track (5932.945mil,4082mil)(5932.945mil,4521.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Pad R27-2(5905mil,4116.535mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R27-2(5905mil,4116.535mil) on Top Layer And Track (5884.331mil,4150mil)(5925.669mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.26mil < 10mil) Between Pad R27-2(5905mil,4116.535mil) on Top Layer And Track (5932.945mil,4082mil)(5932.945mil,4521.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R29-2(1690mil,1760.67mil) on Top Layer And Track (1669.331mil,1727.205mil)(1710.669mil,1727.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R30-1(1550mil,1693.74mil) on Top Layer And Track (1529.331mil,1727.205mil)(1570.669mil,1727.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R30-2(1550mil,1760.67mil) on Top Layer And Track (1529.331mil,1727.205mil)(1570.669mil,1727.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R3-1(2688.465mil,1585mil) on Top Layer And Track (2655mil,1564.331mil)(2655mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R3-2(2621.535mil,1585mil) on Top Layer And Track (2655mil,1564.331mil)(2655mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R4-1(2918.465mil,1585mil) on Top Layer And Track (2885mil,1564.331mil)(2885mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R4-2(2851.535mil,1585mil) on Top Layer And Track (2885mil,1564.331mil)(2885mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R5-1(3148.465mil,1584.331mil) on Top Layer And Track (3115mil,1563.661mil)(3115mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R5-2(3081.535mil,1584.331mil) on Top Layer And Track (3115mil,1563.661mil)(3115mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R7-2(3541.535mil,1585mil) on Top Layer And Track (3575mil,1564.331mil)(3575mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R8-1(3838.465mil,1585mil) on Top Layer And Track (3805mil,1564.331mil)(3805mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R8-2(3771.535mil,1585mil) on Top Layer And Track (3805mil,1564.331mil)(3805mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R9-1(4068.465mil,1585mil) on Top Layer And Track (4035mil,1564.331mil)(4035mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R9-2(4001.535mil,1585mil) on Top Layer And Track (4035mil,1564.331mil)(4035mil,1605.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-1(5103.819mil,3257.992mil) on Top Layer And Track (5080.197mil,3139.882mil)(5080.197mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-1(5103.819mil,3257.992mil) on Top Layer And Track (5080.197mil,3281.614mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-4(5103.819mil,3163.504mil) on Top Layer And Track (5080.197mil,3139.882mil)(5080.197mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-4(5103.819mil,3163.504mil) on Top Layer And Track (5080.197mil,3139.882mil)(5178.622mil,3139.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-5(5155mil,3163.504mil) on Top Layer And Track (5080.197mil,3139.882mil)(5178.622mil,3139.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-5(5155mil,3163.504mil) on Top Layer And Track (5178.622mil,3139.882mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-6(5155mil,3195mil) on Top Layer And Track (5178.622mil,3139.882mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-7(5155mil,3226.496mil) on Top Layer And Track (5178.622mil,3139.882mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-8(5155mil,3257.992mil) on Top Layer And Track (5080.197mil,3281.614mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA10-8(5155mil,3257.992mil) on Top Layer And Track (5178.622mil,3139.882mil)(5178.622mil,3281.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-1(4566.221mil,2605.394mil) on Top Layer And Track (4491.418mil,2581.772mil)(4589.843mil,2581.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-1(4566.221mil,2605.394mil) on Top Layer And Track (4589.843mil,2581.772mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-1(6220mil,3262.992mil) on Top Layer And Track (6196.378mil,3144.882mil)(6196.378mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-1(6220mil,3262.992mil) on Top Layer And Track (6196.378mil,3286.614mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-2(6220mil,3231.496mil) on Top Layer And Track (6196.378mil,3144.882mil)(6196.378mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-3(6220mil,3200mil) on Top Layer And Track (6196.378mil,3144.882mil)(6196.378mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-4(6220mil,3168.504mil) on Top Layer And Track (6196.378mil,3144.882mil)(6196.378mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-4(6220mil,3168.504mil) on Top Layer And Track (6196.378mil,3144.882mil)(6294.803mil,3144.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-5(6271.181mil,3168.504mil) on Top Layer And Track (6196.378mil,3144.882mil)(6294.803mil,3144.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-5(6271.181mil,3168.504mil) on Top Layer And Track (6294.803mil,3144.882mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-6(6271.181mil,3200mil) on Top Layer And Track (6294.803mil,3144.882mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-7(6271.181mil,3231.496mil) on Top Layer And Track (6294.803mil,3144.882mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-8(6271.181mil,3262.992mil) on Top Layer And Track (6196.378mil,3286.614mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA11-8(6271.181mil,3262.992mil) on Top Layer And Track (6294.803mil,3144.882mil)(6294.803mil,3286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-2(4566.221mil,2636.89mil) on Top Layer And Track (4589.843mil,2581.772mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-1(6220mil,3092.992mil) on Top Layer And Track (6196.378mil,2974.882mil)(6196.378mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-1(6220mil,3092.992mil) on Top Layer And Track (6196.378mil,3116.614mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-4(6220mil,2998.504mil) on Top Layer And Track (6196.378mil,2974.882mil)(6196.378mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-4(6220mil,2998.504mil) on Top Layer And Track (6196.378mil,2974.882mil)(6294.803mil,2974.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-5(6271.181mil,2998.504mil) on Top Layer And Track (6196.378mil,2974.882mil)(6294.803mil,2974.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-5(6271.181mil,2998.504mil) on Top Layer And Track (6294.803mil,2974.882mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-6(6271.181mil,3030mil) on Top Layer And Track (6294.803mil,2974.882mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-7(6271.181mil,3061.496mil) on Top Layer And Track (6294.803mil,2974.882mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-8(6271.181mil,3092.992mil) on Top Layer And Track (6196.378mil,3116.614mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA12-8(6271.181mil,3092.992mil) on Top Layer And Track (6294.803mil,2974.882mil)(6294.803mil,3116.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-3(4566.221mil,2668.386mil) on Top Layer And Track (4589.843mil,2581.772mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-1(5200.819mil,2001.992mil) on Top Layer And Track (5177.197mil,1883.882mil)(5177.197mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-1(5200.819mil,2001.992mil) on Top Layer And Track (5177.197mil,2025.614mil)(5275.622mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-2(5200.819mil,1970.496mil) on Top Layer And Track (5177.197mil,1883.882mil)(5177.197mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-3(5200.819mil,1939mil) on Top Layer And Track (5177.197mil,1883.882mil)(5177.197mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-4(5200.819mil,1907.504mil) on Top Layer And Track (5177.197mil,1883.882mil)(5177.197mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-4(5200.819mil,1907.504mil) on Top Layer And Track (5177.197mil,1883.882mil)(5275.622mil,1883.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-5(5252mil,1907.504mil) on Top Layer And Track (5177.197mil,1883.882mil)(5275.622mil,1883.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-5(5252mil,1907.504mil) on Top Layer And Track (5275.622mil,1883.882mil)(5275.622mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-6(5252mil,1939mil) on Top Layer And Track (5275.622mil,1883.882mil)(5275.622mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA13-7(5252mil,1970.496mil) on Top Layer And Track (5275.622mil,1883.882mil)(5275.622mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.902mil < 10mil) Between Pad RA1-4(4566.221mil,2699.882mil) on Top Layer And Track (4491.418mil,2719.095mil)(4589.843mil,2719.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-4(4566.221mil,2699.882mil) on Top Layer And Track (4491.418mil,2723.504mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-4(4566.221mil,2699.882mil) on Top Layer And Track (4589.843mil,2581.772mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-1(4963.181mil,1907.504mil) on Top Layer And Track (4888.378mil,1883.882mil)(4986.803mil,1883.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-1(4963.181mil,1907.504mil) on Top Layer And Track (4986.803mil,1883.882mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-2(4963.181mil,1939mil) on Top Layer And Track (4986.803mil,1883.882mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-3(4963.181mil,1970.496mil) on Top Layer And Track (4986.803mil,1883.882mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-4(4963.181mil,2001.992mil) on Top Layer And Track (4888.378mil,2025.614mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-4(4963.181mil,2001.992mil) on Top Layer And Track (4986.803mil,1883.882mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-5(4912mil,2001.992mil) on Top Layer And Track (4888.378mil,1883.882mil)(4888.378mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-5(4912mil,2001.992mil) on Top Layer And Track (4888.378mil,2025.614mil)(4986.803mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-6(4912mil,1970.496mil) on Top Layer And Track (4888.378mil,1883.882mil)(4888.378mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-7(4912mil,1939mil) on Top Layer And Track (4888.378mil,1883.882mil)(4888.378mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-8(4912mil,1907.504mil) on Top Layer And Track (4888.378mil,1883.882mil)(4888.378mil,2025.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA14-8(4912mil,1907.504mil) on Top Layer And Track (4888.378mil,1883.882mil)(4986.803mil,1883.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-5(4515.04mil,2699.882mil) on Top Layer And Track (4491.418mil,2581.772mil)(4491.418mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.902mil < 10mil) Between Pad RA1-5(4515.04mil,2699.882mil) on Top Layer And Track (4491.418mil,2719.095mil)(4589.843mil,2719.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-5(4515.04mil,2699.882mil) on Top Layer And Track (4491.418mil,2723.504mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-1(5610mil,1532.008mil) on Top Layer And Track (5535.197mil,1508.386mil)(5633.622mil,1508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-1(5610mil,1532.008mil) on Top Layer And Track (5633.622mil,1508.386mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-2(5610mil,1563.504mil) on Top Layer And Track (5633.622mil,1508.386mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-3(5610mil,1595mil) on Top Layer And Track (5633.622mil,1508.386mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-4(5610mil,1626.496mil) on Top Layer And Track (5535.197mil,1650.118mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-4(5610mil,1626.496mil) on Top Layer And Track (5633.622mil,1508.386mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-5(5558.819mil,1626.496mil) on Top Layer And Track (5535.197mil,1508.386mil)(5535.197mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-5(5558.819mil,1626.496mil) on Top Layer And Track (5535.197mil,1650.118mil)(5633.622mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-6(5558.819mil,1595mil) on Top Layer And Track (5535.197mil,1508.386mil)(5535.197mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-7(5558.819mil,1563.504mil) on Top Layer And Track (5535.197mil,1508.386mil)(5535.197mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-8(5558.819mil,1532.008mil) on Top Layer And Track (5535.197mil,1508.386mil)(5535.197mil,1650.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA15-8(5558.819mil,1532.008mil) on Top Layer And Track (5535.197mil,1508.386mil)(5633.622mil,1508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-6(4515.04mil,2668.386mil) on Top Layer And Track (4491.418mil,2581.772mil)(4491.418mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-7(4515.04mil,2636.89mil) on Top Layer And Track (4491.418mil,2581.772mil)(4491.418mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-8(4515.04mil,2605.394mil) on Top Layer And Track (4491.418mil,2581.772mil)(4491.418mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA1-8(4515.04mil,2605.394mil) on Top Layer And Track (4491.418mil,2581.772mil)(4589.843mil,2581.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-1(4566.221mil,2742.717mil) on Top Layer And Track (4491.418mil,2719.095mil)(4589.843mil,2719.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.902mil < 10mil) Between Pad RA2-1(4566.221mil,2742.717mil) on Top Layer And Track (4491.418mil,2723.504mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-1(4566.221mil,2742.717mil) on Top Layer And Track (4589.843mil,2719.095mil)(4589.843mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-4(4566.221mil,2837.205mil) on Top Layer And Track (4491.418mil,2860.827mil)(4589.843mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-4(4566.221mil,2837.205mil) on Top Layer And Track (4589.843mil,2719.095mil)(4589.843mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-5(4515.04mil,2837.205mil) on Top Layer And Track (4491.418mil,2719.095mil)(4491.418mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-5(4515.04mil,2837.205mil) on Top Layer And Track (4491.418mil,2860.827mil)(4589.843mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-6(4515.04mil,2805.709mil) on Top Layer And Track (4491.418mil,2719.095mil)(4491.418mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-7(4515.04mil,2774.213mil) on Top Layer And Track (4491.418mil,2719.095mil)(4491.418mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-8(4515.04mil,2742.717mil) on Top Layer And Track (4491.418mil,2719.095mil)(4491.418mil,2860.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA2-8(4515.04mil,2742.717mil) on Top Layer And Track (4491.418mil,2719.095mil)(4589.843mil,2719.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.902mil < 10mil) Between Pad RA2-8(4515.04mil,2742.717mil) on Top Layer And Track (4491.418mil,2723.504mil)(4589.843mil,2723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-1(3035mil,4794.488mil) on Top Layer And Track (3011.378mil,4676.378mil)(3011.378mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-1(3035mil,4794.488mil) on Top Layer And Track (3011.378mil,4818.11mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-2(3035mil,4762.992mil) on Top Layer And Track (3011.378mil,4676.378mil)(3011.378mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-3(3035mil,4731.496mil) on Top Layer And Track (3011.378mil,4676.378mil)(3011.378mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-4(3035mil,4700mil) on Top Layer And Track (3011.378mil,4676.378mil)(3011.378mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-4(3035mil,4700mil) on Top Layer And Track (3011.378mil,4676.378mil)(3109.803mil,4676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-5(3086.181mil,4700mil) on Top Layer And Track (3011.378mil,4676.378mil)(3109.803mil,4676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-5(3086.181mil,4700mil) on Top Layer And Track (3109.803mil,4676.378mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-6(3086.181mil,4731.496mil) on Top Layer And Track (3109.803mil,4676.378mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-7(3086.181mil,4762.992mil) on Top Layer And Track (3109.803mil,4676.378mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-8(3086.181mil,4794.488mil) on Top Layer And Track (3011.378mil,4818.11mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA3-8(3086.181mil,4794.488mil) on Top Layer And Track (3109.803mil,4676.378mil)(3109.803mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-1(2782.716mil,4552.008mil) on Top Layer And Track (2707.913mil,4528.386mil)(2806.338mil,4528.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-1(2782.716mil,4552.008mil) on Top Layer And Track (2806.338mil,4528.386mil)(2806.338mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-4(2782.716mil,4646.496mil) on Top Layer And Track (2707.913mil,4670.118mil)(2806.338mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-4(2782.716mil,4646.496mil) on Top Layer And Track (2806.338mil,4528.386mil)(2806.338mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-5(2731.535mil,4646.496mil) on Top Layer And Track (2707.913mil,4528.386mil)(2707.913mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-5(2731.535mil,4646.496mil) on Top Layer And Track (2707.913mil,4670.118mil)(2806.338mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-6(2731.535mil,4615mil) on Top Layer And Track (2707.913mil,4528.386mil)(2707.913mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-7(2731.535mil,4583.504mil) on Top Layer And Track (2707.913mil,4528.386mil)(2707.913mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-8(2731.535mil,4552.008mil) on Top Layer And Track (2707.913mil,4528.386mil)(2707.913mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA4-8(2731.535mil,4552.008mil) on Top Layer And Track (2707.913mil,4528.386mil)(2806.338mil,4528.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-1(2782.716mil,4700mil) on Top Layer And Track (2707.913mil,4676.378mil)(2806.338mil,4676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-1(2782.716mil,4700mil) on Top Layer And Track (2806.338mil,4676.378mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-2(2782.716mil,4731.496mil) on Top Layer And Track (2806.338mil,4676.378mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-3(2782.716mil,4762.992mil) on Top Layer And Track (2806.338mil,4676.378mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-4(2782.716mil,4794.488mil) on Top Layer And Track (2707.913mil,4818.11mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-4(2782.716mil,4794.488mil) on Top Layer And Track (2806.338mil,4676.378mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-5(2731.535mil,4794.488mil) on Top Layer And Track (2707.913mil,4676.378mil)(2707.913mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-5(2731.535mil,4794.488mil) on Top Layer And Track (2707.913mil,4818.11mil)(2806.338mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-6(2731.535mil,4762.992mil) on Top Layer And Track (2707.913mil,4676.378mil)(2707.913mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-7(2731.535mil,4731.496mil) on Top Layer And Track (2707.913mil,4676.378mil)(2707.913mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-8(2731.535mil,4700mil) on Top Layer And Track (2707.913mil,4676.378mil)(2707.913mil,4818.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA5-8(2731.535mil,4700mil) on Top Layer And Track (2707.913mil,4676.378mil)(2806.338mil,4676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-1(3035mil,4646.496mil) on Top Layer And Track (3011.378mil,4528.386mil)(3011.378mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-1(3035mil,4646.496mil) on Top Layer And Track (3011.378mil,4670.118mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-4(3035mil,4552.008mil) on Top Layer And Track (3011.378mil,4528.386mil)(3011.378mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-4(3035mil,4552.008mil) on Top Layer And Track (3011.378mil,4528.386mil)(3109.803mil,4528.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-5(3086.181mil,4552.008mil) on Top Layer And Track (3011.378mil,4528.386mil)(3109.803mil,4528.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-5(3086.181mil,4552.008mil) on Top Layer And Track (3109.803mil,4528.386mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-6(3086.181mil,4583.504mil) on Top Layer And Track (3109.803mil,4528.386mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-7(3086.181mil,4615mil) on Top Layer And Track (3109.803mil,4528.386mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-8(3086.181mil,4646.496mil) on Top Layer And Track (3011.378mil,4670.118mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA6-8(3086.181mil,4646.496mil) on Top Layer And Track (3109.803mil,4528.386mil)(3109.803mil,4670.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-1(5310mil,4162.008mil) on Top Layer And Track (5235.197mil,4138.386mil)(5333.622mil,4138.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-1(5310mil,4162.008mil) on Top Layer And Track (5333.622mil,4138.386mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.371mil < 10mil) Between Pad RA7-1(5310mil,4162.008mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-2(5310mil,4193.504mil) on Top Layer And Track (5333.622mil,4138.386mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.371mil < 10mil) Between Pad RA7-2(5310mil,4193.504mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-3(5310mil,4225mil) on Top Layer And Track (5333.622mil,4138.386mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.371mil < 10mil) Between Pad RA7-3(5310mil,4225mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-4(5310mil,4256.496mil) on Top Layer And Track (5235.197mil,4280.118mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-4(5310mil,4256.496mil) on Top Layer And Track (5333.622mil,4138.386mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.371mil < 10mil) Between Pad RA7-4(5310mil,4256.496mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-5(5258.819mil,4256.496mil) on Top Layer And Track (5235.197mil,4138.386mil)(5235.197mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-5(5258.819mil,4256.496mil) on Top Layer And Track (5235.197mil,4280.118mil)(5333.622mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-6(5258.819mil,4225mil) on Top Layer And Track (5235.197mil,4138.386mil)(5235.197mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-7(5258.819mil,4193.504mil) on Top Layer And Track (5235.197mil,4138.386mil)(5235.197mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-8(5258.819mil,4162.008mil) on Top Layer And Track (5235.197mil,4138.386mil)(5235.197mil,4280.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA7-8(5258.819mil,4162.008mil) on Top Layer And Track (5235.197mil,4138.386mil)(5333.622mil,4138.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-1(5316.181mil,4815.504mil) on Top Layer And Track (5241.378mil,4791.882mil)(5339.803mil,4791.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-1(5316.181mil,4815.504mil) on Top Layer And Track (5339.803mil,4791.882mil)(5339.803mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.19mil < 10mil) Between Pad RA8-1(5316.181mil,4815.504mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-4(5316.181mil,4909.992mil) on Top Layer And Track (5241.378mil,4933.614mil)(5339.803mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-4(5316.181mil,4909.992mil) on Top Layer And Track (5339.803mil,4791.882mil)(5339.803mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.19mil < 10mil) Between Pad RA8-4(5316.181mil,4909.992mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-5(5265mil,4909.992mil) on Top Layer And Track (5241.378mil,4791.882mil)(5241.378mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-5(5265mil,4909.992mil) on Top Layer And Track (5241.378mil,4933.614mil)(5339.803mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-6(5265mil,4878.496mil) on Top Layer And Track (5241.378mil,4791.882mil)(5241.378mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-7(5265mil,4847mil) on Top Layer And Track (5241.378mil,4791.882mil)(5241.378mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-8(5265mil,4815.504mil) on Top Layer And Track (5241.378mil,4791.882mil)(5241.378mil,4933.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA8-8(5265mil,4815.504mil) on Top Layer And Track (5241.378mil,4791.882mil)(5339.803mil,4791.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RA9-1(4850.709mil,3492.008mil) on Top Layer And Text "Z7" (4862.467mil,3526.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-1(4850.709mil,3492.008mil) on Top Layer And Track (4775.906mil,3468.386mil)(4874.331mil,3468.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-1(4850.709mil,3492.008mil) on Top Layer And Track (4874.331mil,3468.386mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RA9-2(4850.709mil,3523.504mil) on Top Layer And Text "Z7" (4862.467mil,3526.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-2(4850.709mil,3523.504mil) on Top Layer And Track (4874.331mil,3468.386mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-3(4850.709mil,3555mil) on Top Layer And Track (4874.331mil,3468.386mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-4(4850.709mil,3586.496mil) on Top Layer And Track (4775.906mil,3610.118mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-4(4850.709mil,3586.496mil) on Top Layer And Track (4874.331mil,3468.386mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-5(4799.528mil,3586.496mil) on Top Layer And Track (4775.906mil,3468.386mil)(4775.906mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-5(4799.528mil,3586.496mil) on Top Layer And Track (4775.906mil,3610.118mil)(4874.331mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-6(4799.528mil,3555mil) on Top Layer And Track (4775.906mil,3468.386mil)(4775.906mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.57mil < 10mil) Between Pad RA9-7(4799.528mil,3523.504mil) on Top Layer And Text "Z7" (4862.467mil,3526.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-7(4799.528mil,3523.504mil) on Top Layer And Track (4775.906mil,3468.386mil)(4775.906mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RA9-8(4799.528mil,3492.008mil) on Top Layer And Text "Z7" (4862.467mil,3526.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-8(4799.528mil,3492.008mil) on Top Layer And Track (4775.906mil,3468.386mil)(4775.906mil,3610.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad RA9-8(4799.528mil,3492.008mil) on Top Layer And Track (4775.906mil,3468.386mil)(4874.331mil,3468.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S_CEW-1(6771.89mil,4258.819mil) on Top Layer And Track (6789.606mil,4137.756mil)(6789.606mil,4232.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad S_CEW-2(6771.89mil,4111.181mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S_CEW-2(6771.89mil,4111.181mil) on Top Layer And Track (6789.606mil,4137.756mil)(6789.606mil,4232.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad S_CEW-2b(7008.11mil,4111.181mil) on Top Layer And Track (5840mil,4080mil)(7040mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S_CEW-2b(7008.11mil,4111.181mil) on Top Layer And Track (6990.394mil,4137.756mil)(6990.394mil,4232.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad S_CNW-2(6628.819mil,4631.89mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad S_CNW-2b(6628.819mil,4868.11mil) on Top Layer And Track (6660mil,3700mil)(6660mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S_PEW-1(5976.181mil,3751.89mil) on Top Layer And Track (6002.756mil,3769.606mil)(6097.244mil,3769.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S_PEW-1b(5976.181mil,3988.11mil) on Top Layer And Track (6002.756mil,3970.394mil)(6097.244mil,3970.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S_PEW-2(6123.819mil,3751.89mil) on Top Layer And Track (6002.756mil,3769.606mil)(6097.244mil,3769.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S_PEW-2b(6123.819mil,3988.11mil) on Top Layer And Track (6002.756mil,3970.394mil)(6097.244mil,3970.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S1-1(4338.819mil,1368.11mil) on Top Layer And Track (4217.756mil,1350.394mil)(4312.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S1-1b(4338.819mil,1131.89mil) on Top Layer And Track (4217.756mil,1149.606mil)(4312.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S1-2(4191.181mil,1368.11mil) on Top Layer And Track (4217.756mil,1350.394mil)(4312.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S1-2b(4191.181mil,1131.89mil) on Top Layer And Track (4217.756mil,1149.606mil)(4312.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S2-1(4108.819mil,1368.11mil) on Top Layer And Track (3987.756mil,1350.394mil)(4082.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S2-2(3961.181mil,1368.11mil) on Top Layer And Track (3987.756mil,1350.394mil)(4082.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S2-2b(3961.181mil,1131.89mil) on Top Layer And Track (3987.756mil,1149.606mil)(4082.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S3-1(3878.819mil,1368.11mil) on Top Layer And Track (3757.756mil,1350.394mil)(3852.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S3-1b(3878.819mil,1131.89mil) on Top Layer And Track (3757.756mil,1149.606mil)(3852.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S3-2(3731.181mil,1368.11mil) on Top Layer And Track (3757.756mil,1350.394mil)(3852.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S3-2b(3731.181mil,1131.89mil) on Top Layer And Track (3757.756mil,1149.606mil)(3852.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S4-1(3648.819mil,1368.11mil) on Top Layer And Track (3527.756mil,1350.394mil)(3622.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S4-2(3501.181mil,1368.11mil) on Top Layer And Track (3527.756mil,1350.394mil)(3622.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S5-1(3418.819mil,1368.11mil) on Top Layer And Track (3297.756mil,1350.394mil)(3392.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S5-2(3271.181mil,1368.11mil) on Top Layer And Track (3297.756mil,1350.394mil)(3392.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S6-1(3188.819mil,1368.11mil) on Top Layer And Track (3067.756mil,1350.394mil)(3162.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S6-1b(3188.819mil,1131.89mil) on Top Layer And Track (3067.756mil,1149.606mil)(3162.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S6-2(3041.181mil,1368.11mil) on Top Layer And Track (3067.756mil,1350.394mil)(3162.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S6-2b(3041.181mil,1131.89mil) on Top Layer And Track (3067.756mil,1149.606mil)(3162.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S7-1(2958.819mil,1368.11mil) on Top Layer And Track (2837.756mil,1350.394mil)(2932.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S7-2(2811.181mil,1368.11mil) on Top Layer And Track (2837.756mil,1350.394mil)(2932.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S7-2b(2811.181mil,1131.89mil) on Top Layer And Track (2837.756mil,1149.606mil)(2932.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S8-1(2728.819mil,1368.11mil) on Top Layer And Track (2607.756mil,1350.394mil)(2702.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.798mil < 10mil) Between Pad S8-1b(2728.819mil,1131.89mil) on Top Layer And Track (2607.756mil,1149.606mil)(2702.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S8-2(2581.181mil,1368.11mil) on Top Layer And Track (2607.756mil,1350.394mil)(2702.244mil,1350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.575mil < 10mil) Between Pad S8-2b(2581.181mil,1131.89mil) on Top Layer And Track (2607.756mil,1149.606mil)(2702.244mil,1149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED0-A(6518.465mil,2415mil) on Top Layer And Track (6485mil,2395.315mil)(6485mil,2434.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED0-K(6451.535mil,2415mil) on Top Layer And Track (6421.024mil,2395.315mil)(6421.024mil,2434.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED0-K(6451.535mil,2415mil) on Top Layer And Track (6485mil,2395.315mil)(6485mil,2434.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED10-A(6830.822mil,2196.019mil) on Top Layer And Track (6797.042mil,2215.157mil)(6831.137mil,2234.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED10-K(6797.357mil,2253.981mil) on Top Layer And Track (6765.054mil,2270.563mil)(6799.149mil,2290.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED10-K(6797.357mil,2253.981mil) on Top Layer And Track (6797.042mil,2215.157mil)(6831.137mil,2234.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED11-A(6703.981mil,2347.358mil) on Top Layer And Track (6665.158mil,2347.042mil)(6684.842mil,2381.137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED11-K(6646.019mil,2380.822mil) on Top Layer And Track (6609.752mil,2379.03mil)(6629.437mil,2413.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED11-K(6646.019mil,2380.822mil) on Top Layer And Track (6665.158mil,2347.042mil)(6684.842mil,2381.137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED1-A(6323.981mil,2380.822mil) on Top Layer And Track (6285.158mil,2381.137mil)(6304.843mil,2347.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED1-K(6266.019mil,2347.357mil) on Top Layer And Track (6229.752mil,2349.149mil)(6249.437mil,2315.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED1-K(6266.019mil,2347.357mil) on Top Layer And Track (6285.158mil,2381.137mil)(6304.843mil,2347.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED2-A(6172.642mil,2253.981mil) on Top Layer And Track (6138.863mil,2234.843mil)(6172.958mil,2215.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED2-K(6139.178mil,2196.019mil) on Top Layer And Track (6106.874mil,2179.437mil)(6140.97mil,2159.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED2-K(6139.178mil,2196.019mil) on Top Layer And Track (6138.863mil,2234.843mil)(6172.958mil,2215.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED3-A(6105mil,2068.465mil) on Top Layer And Track (6085.315mil,2035mil)(6124.685mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED3-K(6105mil,2001.535mil) on Top Layer And Track (6085.315mil,1971.024mil)(6124.685mil,1971.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED3-K(6105mil,2001.535mil) on Top Layer And Track (6085.315mil,2035mil)(6124.685mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED4-A(6139.178mil,1873.981mil) on Top Layer And Track (6138.863mil,1835.158mil)(6172.958mil,1854.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED4-K(6172.643mil,1816.019mil) on Top Layer And Track (6138.863mil,1835.158mil)(6172.958mil,1854.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED4-K(6172.643mil,1816.019mil) on Top Layer And Track (6170.851mil,1779.752mil)(6204.946mil,1799.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED5-A(6266.019mil,1722.642mil) on Top Layer And Track (6285.158mil,1688.863mil)(6304.842mil,1722.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED5-K(6323.981mil,1689.178mil) on Top Layer And Track (6285.158mil,1688.863mil)(6304.842mil,1722.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED5-K(6323.981mil,1689.178mil) on Top Layer And Track (6340.563mil,1656.874mil)(6360.248mil,1690.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED6-K(6518.465mil,1655mil) on Top Layer And Track (6485mil,1674.685mil)(6485mil,1635.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED6-K(6518.465mil,1655mil) on Top Layer And Track (6548.976mil,1674.685mil)(6548.976mil,1635.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED7-A(6646.019mil,1689.178mil) on Top Layer And Track (6665.158mil,1722.958mil)(6684.842mil,1688.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED7-K(6703.981mil,1722.643mil) on Top Layer And Track (6665.158mil,1722.958mil)(6684.842mil,1688.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED7-K(6703.981mil,1722.643mil) on Top Layer And Track (6720.563mil,1754.946mil)(6740.248mil,1720.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED8-A(6797.357mil,1816.019mil) on Top Layer And Track (6797.042mil,1854.843mil)(6831.137mil,1835.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED8-K(6830.822mil,1873.981mil) on Top Layer And Track (6797.042mil,1854.843mil)(6831.137mil,1835.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED8-K(6830.822mil,1873.981mil) on Top Layer And Track (6829.03mil,1910.248mil)(6863.126mil,1890.563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad Step_LED9-A(6865mil,2001.535mil) on Top Layer And Track (6845.315mil,2035mil)(6884.685mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad Step_LED9-K(6865mil,2068.465mil) on Top Layer And Track (6845.315mil,2035mil)(6884.685mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Step_LED9-K(6865mil,2068.465mil) on Top Layer And Track (6845.315mil,2098.976mil)(6884.685mil,2098.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-13(5293.858mil,4401.19mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-14(5293.858mil,4426.78mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-15(5293.858mil,4452.371mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-16(5293.858mil,4477.962mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-17(5293.858mil,4503.552mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-18(5293.858mil,4529.143mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-19(5293.858mil,4554.733mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-23(5293.858mil,4657.095mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.455mil < 10mil) Between Pad U4-24(5293.858mil,4682.686mil) on Top Layer And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A1(1348.46mil,1807.13mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A4(1348.46mil,1773.66mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A5(1348.46mil,1740.2mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A6(1348.46mil,1706.73mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A7(1348.46mil,1673.27mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.713mil < 10mil) Between Pad USB1-A8(1348.46mil,1639.8mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.768mil < 10mil) Between Pad USB1-P1(1309.882mil,1860.28mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.768mil < 10mil) Between Pad USB1-P2(1309.882mil,1519.72mil) on Multi-Layer And Track (1370.51mil,1513.82mil)(1370.51mil,1866.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad Y1-1(5168.504mil,1363.307mil) on Top Layer And Track (5150.787mil,1315.079mil)(5150.787mil,1326.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Y1-2(5168.504mil,1276.693mil) on Top Layer And Track (5150.787mil,1315.079mil)(5150.787mil,1326.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Y1-3(5231.496mil,1276.693mil) on Top Layer And Track (5249.213mil,1314.094mil)(5249.213mil,1325.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.51mil < 10mil) Between Pad Y1-4(5231.496mil,1363.307mil) on Top Layer And Track (5249.213mil,1314.094mil)(5249.213mil,1325.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.51mil]
Rule Violations :454

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.984mil < 10mil) Between Arc (4677.182mil,2835.276mil) on Top Overlay And Text "Z2" (4693.938mil,2839.685mil) on Top Overlay Silk Text to Silk Clearance [4.984mil]
   Violation between Silk To Silk Clearance Constraint: (9.677mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "0" (5665mil,4442mil) on Top Overlay Silk Text to Silk Clearance [9.677mil]
   Violation between Silk To Silk Clearance Constraint: (9.264mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "0" (5665mil,4642mil) on Top Overlay Silk Text to Silk Clearance [9.264mil]
   Violation between Silk To Silk Clearance Constraint: (7.326mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "1" (5660mil,4325mil) on Top Overlay Silk Text to Silk Clearance [7.326mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (2401.818mil,4482.11mil) on Top Overlay And Track (2420.039mil,4490.079mil)(2420.039mil,4749.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (2401.818mil,4482.11mil) on Top Overlay And Track (2420.039mil,4490.079mil)(2549.961mil,4490.079mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "Gnd" (4636.182mil,2091.89mil) on Top Overlay And Track (4646.182mil,2171.89mil)(4806.182mil,2171.89mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "Gnd" (4636.182mil,3891.89mil) on Top Overlay And Track (4646.182mil,3971.89mil)(4806.182mil,3971.89mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.818mil < 10mil) Between Text "J6" (5383.5mil,2261.5mil) on Top Overlay And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay Silk Text to Silk Clearance [9.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.516mil < 10mil) Between Text "R2" (5269.182mil,1417.78mil) on Top Overlay And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay Silk Text to Silk Clearance [9.516mil]
   Violation between Silk To Silk Clearance Constraint: (8.867mil < 10mil) Between Text "RA11" (6200mil,3300mil) on Top Overlay And Track (6196.378mil,3144.882mil)(6196.378mil,3286.614mil) on Top Overlay Silk Text to Silk Clearance [8.867mil]
   Violation between Silk To Silk Clearance Constraint: (8.386mil < 10mil) Between Text "RA11" (6200mil,3300mil) on Top Overlay And Track (6196.378mil,3286.614mil)(6294.803mil,3286.614mil) on Top Overlay Silk Text to Silk Clearance [8.386mil]
   Violation between Silk To Silk Clearance Constraint: (8.386mil < 10mil) Between Text "RA11" (6200mil,3300mil) on Top Overlay And Track (6294.803mil,3144.882mil)(6294.803mil,3286.614mil) on Top Overlay Silk Text to Silk Clearance [8.386mil]
   Violation between Silk To Silk Clearance Constraint: (9.892mil < 10mil) Between Text "RA12" (6200mil,2930mil) on Top Overlay And Track (6196.378mil,2974.882mil)(6294.803mil,2974.882mil) on Top Overlay Silk Text to Silk Clearance [9.892mil]
   Violation between Silk To Silk Clearance Constraint: (9.892mil < 10mil) Between Text "RA12" (6200mil,2930mil) on Top Overlay And Track (6294.803mil,2974.882mil)(6294.803mil,3116.614mil) on Top Overlay Silk Text to Silk Clearance [9.892mil]
   Violation between Silk To Silk Clearance Constraint: (3.388mil < 10mil) Between Text "RA15" (5535mil,1658.504mil) on Top Overlay And Track (5535.197mil,1508.386mil)(5535.197mil,1650.118mil) on Top Overlay Silk Text to Silk Clearance [3.388mil]
   Violation between Silk To Silk Clearance Constraint: (3.386mil < 10mil) Between Text "RA15" (5535mil,1658.504mil) on Top Overlay And Track (5535.197mil,1650.118mil)(5633.622mil,1650.118mil) on Top Overlay Silk Text to Silk Clearance [3.386mil]
   Violation between Silk To Silk Clearance Constraint: (3.386mil < 10mil) Between Text "RA15" (5535mil,1658.504mil) on Top Overlay And Track (5633.622mil,1508.386mil)(5633.622mil,1650.118mil) on Top Overlay Silk Text to Silk Clearance [3.386mil]
   Violation between Silk To Silk Clearance Constraint: (8.386mil < 10mil) Between Text "RA5" (2715mil,4831.496mil) on Top Overlay And Track (2707.913mil,4818.11mil)(2806.338mil,4818.11mil) on Top Overlay Silk Text to Silk Clearance [8.386mil]
   Violation between Silk To Silk Clearance Constraint: (9.892mil < 10mil) Between Text "RA6" (3021.181mil,4483.504mil) on Top Overlay And Track (3011.378mil,4528.386mil)(3109.803mil,4528.386mil) on Top Overlay Silk Text to Silk Clearance [9.892mil]
   Violation between Silk To Silk Clearance Constraint: (4.709mil < 10mil) Between Text "RA8" (5243.999mil,4961.519mil) on Top Overlay And Track (5351.182mil,1066.89mil)(5351.182mil,5146.89mil) on Top Overlay Silk Text to Silk Clearance [4.709mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "Vdd" (4646.182mil,2451.89mil) on Top Overlay And Track (4646.182mil,2431.89mil)(4806.182mil,2431.89mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (5.157mil < 10mil) Between Text "Vdd" (4646.182mil,2451.89mil) on Top Overlay And Track (4726.182mil,2356.89mil)(4726.182mil,2431.89mil) on Top Overlay Silk Text to Silk Clearance [5.157mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "Vdd" (4646.182mil,4251.89mil) on Top Overlay And Track (4646.182mil,4231.89mil)(4806.182mil,4231.89mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (5.157mil < 10mil) Between Text "Vdd" (4646.182mil,4251.89mil) on Top Overlay And Track (4726.182mil,4156.89mil)(4726.182mil,4231.89mil) on Top Overlay Silk Text to Silk Clearance [5.157mil]
   Violation between Silk To Silk Clearance Constraint: (9.941mil < 10mil) Between Text "Z2" (4693.938mil,2839.685mil) on Top Overlay And Track (4709.371mil,2746.276mil)(4709.371mil,2825.276mil) on Top Overlay Silk Text to Silk Clearance [9.941mil]
   Violation between Silk To Silk Clearance Constraint: (9.941mil < 10mil) Between Text "Z2" (4693.938mil,2839.685mil) on Top Overlay And Track (4709.371mil,2825.276mil)(4732.993mil,2825.276mil) on Top Overlay Silk Text to Silk Clearance [9.941mil]
   Violation between Silk To Silk Clearance Constraint: (9.941mil < 10mil) Between Text "Z2" (4693.938mil,2839.685mil) on Top Overlay And Track (4732.993mil,2746.276mil)(4732.993mil,2825.276mil) on Top Overlay Silk Text to Silk Clearance [9.941mil]
   Violation between Silk To Silk Clearance Constraint: (6.863mil < 10mil) Between Text "Z7" (4862.467mil,3526.418mil) on Top Overlay And Track (4874.331mil,3468.386mil)(4874.331mil,3610.118mil) on Top Overlay Silk Text to Silk Clearance [6.863mil]
Rule Violations :29

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (2694.33mil,1830mil)(4340mil,1830mil) on Top Layer 
   Violation between Net Antennae: Track (2932.677mil,1800mil)(4355mil,1800mil) on Top Layer 
   Violation between Net Antennae: Track (3159.841mil,1773.66mil)(4363mil,1773.66mil) on Top Layer 
   Violation between Net Antennae: Track (3380mil,1750mil)(4363.599mil,1750mil) on Top Layer 
   Violation between Net Antennae: Track (3610mil,1725mil)(4360mil,1725mil) on Top Layer 
   Violation between Net Antennae: Track (3815.2mil,1700mil)(4355mil,1700mil) on Top Layer 
   Violation between Net Antennae: Track (4020mil,1675mil)(4350mil,1675mil) on Top Layer 
   Violation between Net Antennae: Track (4210mil,1650mil)(4365mil,1650mil) on Top Layer 
   Violation between Net Antennae: Track (4971.34mil,1775mil)(5232.647mil,1775mil) on Top Layer 
   Violation between Net Antennae: Track (4992.496mil,1755mil)(5185mil,1755mil) on Top Layer 
   Violation between Net Antennae: Track (5015mil,1735mil)(5218.599mil,1735mil) on Top Layer 
   Violation between Net Antennae: Track (5025mil,1710mil)(5215mil,1710mil) on Top Layer 
Rule Violations :12

Processing Rule : Room DigitalLabBoard_Processor (Bounding Region = (920mil, 920mil, 7325mil, 5290mil) (InComponentClass('DigitalLabBoard_Processor'))
Rule Violations :0

Processing Rule : Room DigitalLabBoard_LEDs (Bounding Region = (910mil, 910mil, 7310mil, 5320mil) (InComponentClass('DigitalLabBoard_LEDs'))
Rule Violations :0

Processing Rule : Room DigitalLabBoard_Die (Bounding Region = (940mil, 920mil, 7315mil, 5320mil) (InComponentClass('DigitalLabBoard_Die'))
Rule Violations :0

Processing Rule : Room DigitalLabBoard_Traffic (Bounding Region = (925mil, 890mil, 7315mil, 5295mil) (InComponentClass('DigitalLabBoard_Traffic'))
Rule Violations :0

Processing Rule : Room DigitalLabBoard_Stepper (Bounding Region = (925mil, 930mil, 7310mil, 5310mil) (InComponentClass('DigitalLabBoard_Stepper'))
Rule Violations :0

Processing Rule : Room DigitalLabBoard_Switches (Bounding Region = (925mil, 905mil, 7320mil, 5295mil) (InComponentClass('DigitalLabBoard_Switches'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01