$date
	Sat Oct 14 21:15:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbech $end
$var wire 2 ! outs [1:0] $end
$var reg 2 " inputs [1:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ in_a $end
$var wire 1 % in_b $end
$var wire 1 & out_s $end
$var wire 1 ' out_co $end
$scope module halfadder1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ' co $end
$var wire 1 & s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#1
b1 !
1&
1$
b1 "
b1 #
#2
1%
0$
b10 "
b10 #
#3
0&
b10 !
1'
1$
b11 "
b11 #
#4
b100 #
