<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86RegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86RegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="X86RegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the X86 implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// This file is responsible for the frame pointer elimination optimization</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// on X86.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="X86FrameLowering_8h.html">X86FrameLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   39</a></span><span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a698787e9801ee72947c351297e5eb80a">   43</a></span><a class="code hl_variable" href="X86RegisterInfo_8cpp.html#a698787e9801ee72947c351297e5eb80a">EnableBasePointer</a>(<span class="stringliteral">&quot;x86-use-base-pointer&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>          <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable use of a base pointer for complex stack frames&quot;</span>));</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="foldopen" id="foldopen00046" data-start="{" data-end="}">
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">   46</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">X86RegisterInfo::X86RegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    : <a class="code hl_class" href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a>((TT.isArch64Bit() ? X86::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RIP</a> : X86::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EIP</a>),</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                         X86_MC::getDwarfRegFlavour(TT, <a class="code hl_namespace" href="namespacefalse.html">false</a>),</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                         X86_MC::getDwarfRegFlavour(TT, <a class="code hl_variable" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                         (TT.isArch64Bit() ? X86::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RIP</a> : X86::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EIP</a>)) {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(<span class="keyword">this</span>);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="comment">// Cache some information.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  Is64Bit = TT.isArch64Bit();</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  IsWin64 = Is64Bit &amp;&amp; TT.isOSWindows();</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="comment">// Use a callee-saved register as the base pointer.  These registers must</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="comment">// not conflict with any ABI requirements.  For example, in 32-bit mode PIC</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="comment">// requires GOT in the EBX register before function calls via PLT GOT pointer.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    SlotSize = 8;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">// This matches the simplified 32-bit pointer code in the data layout</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// computation.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">// FIXME: Should use the data layout?</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Use64BitReg</a> = !TT.isX32();</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    StackPtr = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Use64BitReg</a> ? X86::RSP : X86::ESP;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    FramePtr = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Use64BitReg</a> ? X86::RBP : X86::EBP;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    BasePtr = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Use64BitReg</a> ? X86::RBX : X86::EBX;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    SlotSize = 4;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    StackPtr = X86::ESP;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    FramePtr = X86::EBP;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    BasePtr = X86::ESI;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  }</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>}</div>
</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keywordtype">int</span></div>
<div class="foldopen" id="foldopen00078" data-start="{" data-end="}">
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">   78</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">X86RegisterInfo::getSEHRegNum</a>(<span class="keywordtype">unsigned</span> i)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">return</span> getEncodingValue(i);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>}</div>
</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00083" data-start="{" data-end="}">
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">   83</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">X86RegisterInfo::getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                                       <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">// It behaves just like the sub_8bit_hi index.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == X86::sub_8bit)</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = X86::sub_8bit_hi;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// Forward to TableGen&#39;s default version.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordflow">return</span> X86GenRegisterInfo::getSubClassWithSubReg(RC, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>}</div>
</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00095" data-start="{" data-end="}">
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">   95</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">X86RegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                                          <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; SubIdx == X86::sub_8bit) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> = X86GenRegisterInfo::getSubClassWithSubReg(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, X86::sub_8bit_hi);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordflow">return</span> X86GenRegisterInfo::getMatchingSuperRegClass(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, SubIdx);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>}</div>
</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00108" data-start="{" data-end="}">
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">  108</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">X86RegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="comment">// Don&#39;t allow super-classes of GR8_NOREX.  This class is only used after</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="comment">// extracting sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="comment">// to the full GR8 register class in 64-bit mode, so we cannot allow the</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="comment">// reigster class inflation.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="comment">// The GR8_NOREX class is always used in a way that won&#39;t be constrained to a</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="comment">// sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="comment">// full GR8 class.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordflow">if</span> (RC == &amp;X86::GR8_NOREXRegClass)</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super = RC;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetRegisterClass::sc_iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a>();</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="keywordflow">switch</span> (Super-&gt;getID()) {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="keywordflow">case</span> X86::FR32RegClassID:</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keywordflow">case</span> X86::FR64RegClassID:</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>      <span class="comment">// If AVX-512 isn&#39;t supported we should only inflate to these classes.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      <span class="keywordflow">if</span> (!Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">case</span> X86::VR128RegClassID:</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">case</span> X86::VR256RegClassID:</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      <span class="comment">// If VLX isn&#39;t supported we should only inflate to these classes.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>      <span class="keywordflow">if</span> (!Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>() &amp;&amp;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">case</span> X86::VR128XRegClassID:</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keywordflow">case</span> X86::VR256XRegClassID:</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      <span class="comment">// If VLX isn&#39;t support we shouldn&#39;t inflate to these classes.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>() &amp;&amp;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>        <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keywordflow">case</span> X86::FR32XRegClassID:</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">case</span> X86::FR64XRegClassID:</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      <span class="comment">// If AVX-512 isn&#39;t support we shouldn&#39;t inflate to these classes.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>      <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keywordflow">case</span> X86::GR8RegClassID:</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">case</span> X86::GR16RegClassID:</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">case</span> X86::GR32RegClassID:</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="keywordflow">case</span> X86::GR64RegClassID:</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">case</span> X86::RFP32RegClassID:</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">case</span> X86::RFP64RegClassID:</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="keywordflow">case</span> X86::RFP80RegClassID:</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">case</span> X86::VR512_0_15RegClassID:</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">case</span> X86::VR512RegClassID:</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      <span class="comment">// Don&#39;t return a super-class that would shrink the spill size.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      <span class="comment">// That can happen with the vector and float classes.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      <span class="keywordflow">if</span> (getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    }</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    Super = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  } <span class="keywordflow">while</span> (Super);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>}</div>
</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00175" data-start="{" data-end="}">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">  175</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">X86RegisterInfo::getPointerRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                    <span class="keywordtype">unsigned</span> Kind)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">switch</span> (Kind) {</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordflow">default</span>: <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Kind in getPointerRegClass!&quot;</span>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordflow">case</span> 0: <span class="comment">// Normal GPRs.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="comment">// If the target is 64bit but we have been told to use 32bit addresses,</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="comment">// we can still use 64-bit register as long as we know the high bits</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="comment">// are zeros.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="comment">// Reflect that in the returned register class.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      <span class="comment">// When the target also allows 64-bit frame pointer and we do have a</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      <span class="comment">// frame, this is fine to use it for the address accesses as well.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) &amp;&amp; TFI-&gt;<a class="code hl_variable" href="classllvm_1_1X86FrameLowering.html#abb804392ca8368795013f2e5dc001ee2">Uses64BitFramePtr</a></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                 ? &amp;X86::LOW32_ADDR_ACCESS_RBPRegClass</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                 : &amp;X86::LOW32_ADDR_ACCESSRegClass;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    }</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">case</span> 1: <span class="comment">// Normal GPRs except the stack pointer (for encoding reasons).</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <span class="keywordflow">return</span> &amp;X86::GR64_NOSPRegClass;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="comment">// NOSP does not contain RIP, so no special case here.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keywordflow">return</span> &amp;X86::GR32_NOSPRegClass;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordflow">case</span> 2: <span class="comment">// NOREX GPRs.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>      <span class="keywordflow">return</span> &amp;X86::GR64_NOREXRegClass;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">return</span> &amp;X86::GR32_NOREXRegClass;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordflow">case</span> 3: <span class="comment">// NOREX GPRs except the stack pointer (for encoding reasons).</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">isTarget64BitLP64</a>())</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <span class="keywordflow">return</span> &amp;X86::GR64_NOREX_NOSPRegClass;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="comment">// NOSP does not contain RIP, so no special case here.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">return</span> &amp;X86::GR32_NOREX_NOSPRegClass;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordflow">case</span> 4: <span class="comment">// Available for tailcall (not callee-saved GPRs).</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">getGPRsForTailCall</a>(MF);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>}</div>
</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="foldopen" id="foldopen00215" data-start="{" data-end="}">
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">  215</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">X86RegisterInfo::shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                                           <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSubReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">// Prevent rewriting a copy where the destination size is larger than the</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="comment">// input size. See PR41619.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="comment">// FIXME: Should this be factored into the base implementation somehow.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp; DefSubReg == 0 &amp;&amp;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSubReg</a> == X86::sub_32bit)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">TargetRegisterInfo::shouldRewriteCopySrc</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>, DefSubReg,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                                                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSubReg</a>);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00231" data-start="{" data-end="}">
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">  231</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">X86RegisterInfo::getGPRsForTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordflow">if</span> (IsWin64 || (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>))</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">return</span> &amp;X86::GR64_TCW64RegClass;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keywordflow">return</span> &amp;X86::GR64_TCRegClass;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">hasHipeCC</a> = (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">hasHipeCC</a>)</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keywordflow">return</span> &amp;X86::GR32_TCRegClass;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>}</div>
</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00245" data-start="{" data-end="}">
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">  245</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">X86RegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordflow">if</span> (RC == &amp;X86::CCRRegClass) {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>      <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>}</div>
</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen00256" data-start="{" data-end="}">
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">  256</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">X86RegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                                     <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordtype">unsigned</span> FPDiff = TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) ? 1 : 0;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">switch</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">case</span> X86::GR32RegClassID:</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">return</span> 4 - FPDiff;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="keywordflow">case</span> X86::GR64RegClassID:</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="keywordflow">return</span> 12 - FPDiff;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">case</span> X86::VR128RegClassID:</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">return</span> Is64Bit ? 10 : 4;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">case</span> X86::VR64RegClassID:</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>}</div>
</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="foldopen" id="foldopen00276" data-start="{" data-end="}">
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">  276</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">X86RegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;MachineFunction required&quot;</span>);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">hasSSE1</a>();</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keywordtype">bool</span> CallsEHReturn = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a768ff6dfb15d23afedd7f07501afee9e">callsEHReturn</a>();</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv();</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="comment">// If attribute NoCallerSavedRegisters exists then we set X86_INTR calling</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">// convention because it has the CSR list.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(<span class="stringliteral">&quot;no_caller_saved_registers&quot;</span>))</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    CC = <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">// If atribute specified, override the CSRs normally specified by the</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="comment">// calling convention and use the empty set instead.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(<span class="stringliteral">&quot;no_callee_saved_registers&quot;</span>))</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_SaveList</a>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>:</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_SaveList</a>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>:</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX_SaveList</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_SaveList</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_MostRegs_SaveList</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a9f6ac05d37c2fbf197de42295c23fd6e">CallingConv::PreserveAll</a>:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_AllRegs_AVX_SaveList</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_AllRegs_SaveList</a>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>:</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>      <span class="keywordflow">return</span> MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;()-&gt;isSplitCSR() ?</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_CXX_TLS_Darwin_PE_SaveList</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_TLS_Darwin_SaveList</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>: {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> &amp;&amp; IsWin64)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_Intel_OCL_BI_AVX512_SaveList</a>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_AVX512_SaveList</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; IsWin64)</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_Intel_OCL_BI_AVX_SaveList</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_AVX_SaveList</a>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_SaveList</a>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a677b6c9fba9d8d5be1c68898be10030a">CallingConv::HHVM</a>:</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_HHVM_SaveList</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274afab01b07b85e043c71ad4e2715d22073">CallingConv::X86_RegCall</a>:</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>      <span class="keywordflow">if</span> (IsWin64) {</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>        <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegCall_SaveList</a> :</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegCall_NoSSE_SaveList</a>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_SysV64_RegCall_SaveList</a> :</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_SysV64_RegCall_NoSSE_SaveList</a>);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>      <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegCall_SaveList</a> :</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegCall_NoSSE_SaveList</a>);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>:</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Is64Bit &amp;&amp; <span class="stringliteral">&quot;CFGuard check mechanism only used on 32-bit X86&quot;</span>);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win32_CFGuard_Check_SaveList</a></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                   : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win32_CFGuard_Check_NoSSE_SaveList</a>);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_MostRegs_SaveList</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>:</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a>)</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_NoSSE_SaveList</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SaveList</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae64b7afe33922c60d78fea3c08697daa">CallingConv::SwiftTail</a>:</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <span class="keywordflow">if</span> (!Is64Bit)</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_SaveList</a>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <span class="keywordflow">return</span> IsWin64 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SwiftTail_SaveList</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SwiftTail_SaveList</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a10f11fb587acddab17f3ad85eb698fbe">CallingConv::X86_64_SysV</a>:</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">if</span> (CallsEHReturn)</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64EHRet_SaveList</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SaveList</a>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>:</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a>)</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX512_SaveList</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX_SaveList</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a>)</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_SaveList</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_NoSSE_SaveList</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a>)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_AVX512_SaveList</a>;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_AVX_SaveList</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a>)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_SSE_SaveList</a>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_SaveList</a>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSwiftCC</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a3aaba3c88d1293bc7997de282b41c70f">getTargetLowering</a>()-&gt;<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() &amp;&amp;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                     <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getAttributes().hasAttrSomewhere(Attribute::SwiftError);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSwiftCC</a>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      <span class="keywordflow">return</span> IsWin64 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SwiftError_SaveList</a></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                     : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SwiftError_SaveList</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="keywordflow">if</span> (IsWin64)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SaveList</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_NoSSE_SaveList</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <span class="keywordflow">if</span> (CallsEHReturn)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64EHRet_SaveList</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SaveList</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  }</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="keywordflow">return</span> CallsEHReturn ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32EHRet_SaveList</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_SaveList</a>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>}</div>
</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="foldopen" id="foldopen00404" data-start="{" data-end="}">
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">  404</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">X86RegisterInfo::getCalleeSavedRegsViaCopy</a>(</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;Invalid MachineFunction pointer.&quot;</span>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>      MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;()-&gt;<a class="code hl_function" href="classllvm_1_1X86MachineFunctionInfo.html#af75da620ce07dde1e7c8971e5ba473c8">isSplitCSR</a>())</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList</a>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>}</div>
</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *</div>
<div class="foldopen" id="foldopen00414" data-start="{" data-end="}">
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">  414</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">X86RegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                                      <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">hasSSE1</a>();</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>:</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>:</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX_RegMask</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_RegMask</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_MostRegs_RegMask</a>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a9f6ac05d37c2fbf197de42295c23fd6e">CallingConv::PreserveAll</a>:</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_AllRegs_AVX_RegMask</a>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RT_AllRegs_RegMask</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>:</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_TLS_Darwin_RegMask</a>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>: {</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> &amp;&amp; IsWin64)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_Intel_OCL_BI_AVX512_RegMask</a>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a> &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_AVX512_RegMask</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; IsWin64)</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_Intel_OCL_BI_AVX_RegMask</a>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_AVX_RegMask</a>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a> &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_Intel_OCL_BI_RegMask</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  }</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a677b6c9fba9d8d5be1c68898be10030a">CallingConv::HHVM</a>:</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_HHVM_RegMask</a>;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274afab01b07b85e043c71ad4e2715d22073">CallingConv::X86_RegCall</a>:</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>      <span class="keywordflow">if</span> (IsWin64) {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>        <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegCall_RegMask</a> :</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegCall_NoSSE_RegMask</a>);</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>        <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_SysV64_RegCall_RegMask</a> :</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_SysV64_RegCall_NoSSE_RegMask</a>);</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>      }</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegCall_RegMask</a> :</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegCall_NoSSE_RegMask</a>);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    }</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>:</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Is64Bit &amp;&amp; <span class="stringliteral">&quot;CFGuard check mechanism only used on 32-bit X86&quot;</span>);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win32_CFGuard_Check_RegMask</a></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                   : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win32_CFGuard_Check_NoSSE_RegMask</a>);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keywordflow">if</span> (Is64Bit)</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_MostRegs_RegMask</a>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>:</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegMask</a>;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae64b7afe33922c60d78fea3c08697daa">CallingConv::SwiftTail</a>:</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="keywordflow">if</span> (!Is64Bit)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegMask</a>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keywordflow">return</span> IsWin64 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SwiftTail_RegMask</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SwiftTail_RegMask</a>;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a10f11fb587acddab17f3ad85eb698fbe">CallingConv::X86_64_SysV</a>:</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RegMask</a>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a765508a953368531a7d69d1279e6cfb1">CallingConv::X86_INTR</a>:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a>)</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX512_RegMask</a>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_AVX_RegMask</a>;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a>)</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_RegMask</a>;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_AllRegs_NoSSE_RegMask</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX512</a>)</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_AVX512_RegMask</a>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasAVX</a>)</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_AVX_RegMask</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasSSE</a>)</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_SSE_RegMask</a>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_AllRegs_RegMask</a>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    }</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  }</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="comment">// Unlike getCalleeSavedRegs(), we don&#39;t have MMI so we can&#39;t check</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="comment">// callsEHReturn().</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSwiftCC</a> = Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a3aaba3c88d1293bc7997de282b41c70f">getTargetLowering</a>()-&gt;<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() &amp;&amp;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>                     <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getAttributes().hasAttrSomewhere(Attribute::SwiftError);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSwiftCC</a>)</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>      <span class="keywordflow">return</span> IsWin64 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_SwiftError_RegMask</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_SwiftError_RegMask</a>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <span class="keywordflow">return</span> IsWin64 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_Win64_RegMask</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_RegMask</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  }</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_32_RegMask</a>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>}</div>
</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a>*</div>
<div class="foldopen" id="foldopen00521" data-start="{" data-end="}">
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">  521</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">X86RegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>}</div>
</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="foldopen" id="foldopen00525" data-start="{" data-end="}">
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">  525</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">X86RegisterInfo::getDarwinTLSCallPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_64_TLS_Darwin_RegMask</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>}</div>
</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="foldopen" id="foldopen00529" data-start="{" data-end="}">
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">  529</a></span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">X86RegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="comment">// Set the floating point control register as reserved.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::FPCW);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="comment">// Set the floating point status register as reserved.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::FPSW);</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="comment">// Set the SIMD floating point control register as reserved.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::MXCSR);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="comment">// Set the stack-pointer register and its aliases as reserved.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RSP))</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="comment">// Set the Shadow Stack Pointer as reserved.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SSP);</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="comment">// Set the instruction pointer register and its aliases as reserved.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RIP))</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <span class="comment">// Set the frame-pointer register and its aliases as reserved if needed.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF)) {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(X86::RBP))</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  }</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <span class="comment">// Set the base-pointer register and its aliases as reserved if needed.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">hasBasePointer</a>(MF)) {</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RegMask = <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">getCallPreservedMask</a>(MF, CC);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ae4ecf5483b94e2bb72967b80cc2008d2">MachineOperand::clobbersPhysReg</a>(RegMask, <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">getBaseRegister</a>()))</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>        <span class="stringliteral">&quot;Stack realignment in presence of dynamic allocas is not supported with&quot;</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>        <span class="stringliteral">&quot;this calling convention.&quot;</span>);</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr = <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(<a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">getBaseRegister</a>(), 64);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : subregs_inclusive(BasePtr))</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  }</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="comment">// Mark the segment registers as reserved.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::CS);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SS);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::DS);</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::ES);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::FS);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::GS);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="comment">// Mark the floating point stack registers as reserved.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> = 0; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> != 8; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>)</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::ST0 + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="comment">// Reserve the registers that only exist in 64-bit mode.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <span class="keywordflow">if</span> (!Is64Bit) {</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <span class="comment">// These 8-bit registers are part of the x86-64 extension even though their</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    <span class="comment">// super-registers are old 32-bits.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SIL);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::DIL);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::BPL);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SPL);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SIH);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::DIH);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::BPH);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(X86::SPH);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> = 0; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> != 8; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>) {</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      <span class="comment">// R8, R9, ...</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::R8 + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>        Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*AI);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>      <span class="comment">// XMM8, XMM9, ...</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::XMM8 + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>        Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*AI);</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    }</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordflow">if</span> (!Is64Bit || !MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>()) {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> = 16; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a> != 32; ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>) {</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::XMM0 + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>        Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*AI);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    }</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  }</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(Reserved,</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>                                 {X86::SIL, X86::DIL, X86::BPL, X86::SPL,</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                                  X86::SIH, X86::DIH, X86::BPH, X86::SPH}));</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>}</div>
</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="foldopen" id="foldopen00621" data-start="{" data-end="}">
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">  621</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">X86RegisterInfo::adjustStackMapLiveOutMask</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> *Mask)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="comment">// Check if the EFLAGS register is marked as live-out. This shouldn&#39;t happen,</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="comment">// because the calling convention defines the EFLAGS register as NOT</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="comment">// preserved.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="comment">// Unfortunatelly the EFLAGS show up as live-out after branch folding. Adding</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="comment">// an assert to track this and clear the register afterwards to avoid</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="comment">// unnecessary crashes during release builds.</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(Mask[X86::EFLAGS / 32] &amp; (1U &lt;&lt; (X86::EFLAGS % 32))) &amp;&amp;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>         <span class="stringliteral">&quot;EFLAGS are not live-out from a patchpoint.&quot;</span>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="comment">// Also clean other registers that don&#39;t need preserving (IP).</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : {X86::EFLAGS, X86::RIP, X86::EIP, X86::IP})</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    Mask[Reg / 32] &amp;= ~(1U &lt;&lt; (Reg % 32));</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>}</div>
</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// Stack Frame Processing methods</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="foldopen" id="foldopen00641" data-start="{" data-end="}">
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">  641</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="M68kRegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI) {</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordflow">return</span> MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() || MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a51773b6c05f392988bf6395ccd1788ce">hasOpaqueSPAdjustment</a>();</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>}</div>
</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="foldopen" id="foldopen00645" data-start="{" data-end="}">
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">  645</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">X86RegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="keywordflow">if</span> (X86FI-&gt;<a class="code hl_function" href="classllvm_1_1X86MachineFunctionInfo.html#aa136a47fd323997cfe9d1ac8419ede8f">hasPreallocatedCall</a>())</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="M68kRegisterInfo_8cpp.html#ae54ab2eb7a9f3d5a940b89648b6be71b">EnableBasePointer</a>)</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">// When we need stack realignment, we can&#39;t address the stack from the frame</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="comment">// pointer.  When we have dynamic allocas or stack-adjusting inline asm, we</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="comment">// can&#39;t address variables from the stack pointer.  MS inline asm can</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="comment">// reference locals while also adjusting the stack pointer.  When we can&#39;t</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">// use both the SP and the FP, we need a separate base pointer register.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CantUseFP</a> = hasStackRealignment(MF);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CantUseFP</a> &amp;&amp; <a class="code hl_function" href="M68kRegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(MFI);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>}</div>
</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="foldopen" id="foldopen00664" data-start="{" data-end="}">
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">  664</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">X86RegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(MF))</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="comment">// Stack realignment requires a frame pointer.  If we already started</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="comment">// register allocation with frame pointer elimination, it is too late now.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;canReserveReg(FramePtr))</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="comment">// If a base pointer is necessary.  Check that it isn&#39;t too late to reserve</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="comment">// it.</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="M68kRegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a>(MFI))</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;canReserveReg(BasePtr);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// tryOptimizeLEAtoMOV - helper function that tries to replace a LEA instruction</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// of the form &#39;lea (%esp), %ebx&#39; --&gt; &#39;mov %esp, %ebx&#39;.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// TODO: In this case we should be really trying first to entirely eliminate</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">// this instruction which is a plain copy.</span></div>
<div class="foldopen" id="foldopen00687" data-start="{" data-end="}">
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">  687</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II) {</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordtype">unsigned</span> Opc = II-&gt;getOpcode();</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="comment">// Check if this is a LEA of the form &#39;lea (%esp), %ebx&#39;</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">if</span> ((Opc != X86::LEA32r &amp;&amp; Opc != X86::LEA64r &amp;&amp; Opc != X86::LEA64_32r) ||</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() != 1 ||</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg() != X86::NoRegister ||</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getImm() != 0 ||</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getReg() != X86::NoRegister)</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <span class="comment">// In X32 mode, ensure the base-pointer is a 32-bit operand, so the LEA will</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <span class="comment">// be replaced with a 32-bit operand MOV which will zero extend the upper</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="comment">// 32-bits of the super register.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="keywordflow">if</span> (Opc == X86::LEA64_32r)</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    BasePtr = <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(BasePtr, 32);</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDestReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getSubtarget&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().getInstrInfo();</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code hl_function" href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">copyPhysReg</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), II, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDestReg</a>, BasePtr,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                   <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isKill());</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>}</div>
</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="foldopen" id="foldopen00712" data-start="{" data-end="}">
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a97265f2cad366f364b2bc884e589277e">  712</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64FrameLowering_8cpp.html#adee4182085538431c4a8cb7ffec54783">isFuncletReturnInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="keywordflow">case</span> X86::CATCHRET:</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">case</span> X86::CLEANUPRET:</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  }</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;impossible&quot;</span>);</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>}</div>
</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00724" data-start="{" data-end="}">
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">  724</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">X86RegisterInfo::eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>                                     <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>,</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>                                     <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsEHFuncletEpilogue</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a> == <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? <a class="code hl_namespace" href="namespacefalse.html">false</a></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>                                               : <a class="code hl_function" href="AArch64FrameLowering_8cpp.html#adee4182085538431c4a8cb7ffec54783">isFuncletReturnInstr</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="keywordtype">int</span> FrameIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).getIndex();</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <span class="comment">// Determine base register and offset.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn()) {</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!hasStackRealignment(MF) ||</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>            MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FrameIndex)) &amp;&amp;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>           <span class="stringliteral">&quot;Return instruction can only reference SP relative frame objects&quot;</span>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> =</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>        TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a79ebbed1ceecae3f74214e33fc8c533f">getFrameIndexReferenceSP</a>(MF, FrameIndex, BasePtr, 0).<a class="code hl_function" href="classllvm_1_1StackOffset.html#a1fb8c2357066651273ce71911984cb83">getFixed</a>();</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TFI-&gt;<a class="code hl_variable" href="classllvm_1_1X86FrameLowering.html#ab69c52bac76806c714de3de7674d8f31">Is64Bit</a> &amp;&amp; (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7d2f8efd82042b4cf611ba10e9e79ed0">isEHFuncletEntry</a>() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsEHFuncletEpilogue</a>)) {</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> = TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#acd3876e593314b23ed0679279ee31dfe">getWin64EHFrameIndexRef</a>(MF, FrameIndex, BasePtr);</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> = TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a84fbe17f451c957c67de546c98f2b79b">getFrameIndexReference</a>(MF, FrameIndex, BasePtr).<a class="code hl_function" href="classllvm_1_1StackOffset.html#a1fb8c2357066651273ce71911984cb83">getFixed</a>();</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  }</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="comment">// LOCAL_ESCAPE uses a single offset, with no register. It only works in the</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">// simple FP case, and doesn&#39;t work with stack realignment. On 32-bit, the</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="comment">// offset is from the traditional base pointer location.  On 64-bit, the</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="comment">// offset is from the SP at the end of the prologue, not the FP location. This</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="comment">// matches the behavior of llvm.frameaddress.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::LOCAL_ESCAPE) {</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FI = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>);</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    FI.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a>);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  }</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="comment">// For LEA64_32r when BasePtr is 32-bits (X32) we can use full-size 64-bit</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">// register as source operand, semantic is the same and destination is</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="comment">// 32-bits. It saves one byte per lea in code since 0x67 prefix is avoided.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="comment">// Don&#39;t change BasePtr since it is used later for stack adjustment.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MachineBasePtr</a> = BasePtr;</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">if</span> (Opc == X86::LEA64_32r &amp;&amp; X86::GR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(BasePtr))</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MachineBasePtr</a> = <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(BasePtr, 64);</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">// This must be part of a four operand memory reference.  Replace the</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">// FrameIndex with base register.  Add an offset to the offset.</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).ChangeToRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MachineBasePtr</a>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="keywordflow">if</span> (BasePtr == StackPtr)</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> += <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="comment">// The frame index format for stackmaps and patchpoints is different from the</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">// X86 format. It only has a FI and an offset.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) {</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BasePtr == FramePtr &amp;&amp; <span class="stringliteral">&quot;Expected the FP as base register&quot;</span>);</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).getImm() + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a>;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 1).ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  }</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>+3).isImm()) {</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <span class="comment">// Offset is a 32-bit integer.</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="keywordtype">int</span> Imm = (int)(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 3).getImm());</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> + Imm;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Is64Bit || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;32&gt;</a>((<span class="keywordtype">long</span> <span class="keywordtype">long</span>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> + Imm)) &amp;&amp;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>           <span class="stringliteral">&quot;Requesting 64-bit offset in 32-bit immediate!&quot;</span>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> != 0 || !<a class="code hl_function" href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a>(II))</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 3).ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <span class="comment">// Offset is symbolic. This is extremely rare.</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOffset</a> +</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>      (<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>+3).getOffset();</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> + 3).setOffset(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  }</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>}</div>
</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="foldopen" id="foldopen00803" data-start="{" data-end="}">
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a48595fc4feb49d51ed2eecbf73dadc24">  803</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a48595fc4feb49d51ed2eecbf73dadc24">X86RegisterInfo::findDeadCallerSavedReg</a>(</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a768ff6dfb15d23afedd7f07501afee9e">callsEHReturn</a>())</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AvailableRegs</a> = *<a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">getGPRsForTailCall</a>(*MF);</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a> == <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="keywordflow">case</span> TargetOpcode::PATCHABLE_RET:</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <span class="keywordflow">case</span> X86::RET:</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="keywordflow">case</span> X86::RET32:</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="keywordflow">case</span> X86::RET64:</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <span class="keywordflow">case</span> X86::RETI32:</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">case</span> X86::RETI64:</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="keywordflow">case</span> X86::TCRETURNdi:</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="keywordflow">case</span> X86::TCRETURNri:</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="keywordflow">case</span> X86::TCRETURNmi:</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  <span class="keywordflow">case</span> X86::TCRETURNdi64:</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <span class="keywordflow">case</span> X86::TCRETURNri64:</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <span class="keywordflow">case</span> X86::TCRETURNmi64:</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="keywordflow">case</span> X86::EH_RETURN:</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <span class="keywordflow">case</span> X86::EH_RETURN64: {</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;uint16_t, 8&gt;</a> <a class="code hl_variable" href="ARMLowOverheadLoops_8cpp.html#a0a0971d62011c35b29ff4a2325d45e93">Uses</a>;</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>-&gt;getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>-&gt;getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>      <span class="keywordflow">if</span> (!Reg)</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        <a class="code hl_variable" href="ARMLowOverheadLoops_8cpp.html#a0a0971d62011c35b29ff4a2325d45e93">Uses</a>.insert(*AI);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    }</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AvailableRegs</a>)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ARMLowOverheadLoops_8cpp.html#a0a0971d62011c35b29ff4a2325d45e93">Uses</a>.count(<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a>) &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a> != X86::RIP &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a> != X86::RSP &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a> != X86::ESP)</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">CS</a>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  }</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>}</div>
</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="foldopen" id="foldopen00852" data-start="{" data-end="}">
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">  852</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">X86RegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) ? FramePtr : StackPtr;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>}</div>
</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen00858" data-start="{" data-end="}">
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">  858</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">X86RegisterInfo::getPtrSizedFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg = <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">getFrameRegister</a>(MF);</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">isTarget64BitILP32</a>())</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    FrameReg = <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(FrameReg, 32);</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="keywordflow">return</span> FrameReg;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>}</div>
</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="keywordtype">unsigned</span></div>
<div class="foldopen" id="foldopen00867" data-start="{" data-end="}">
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">  867</a></span><a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">X86RegisterInfo::getPtrSizedStackRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackReg</a> = <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#a75001f504c95fbf8b2286ec95e9fa169">getStackRegister</a>();</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">isTarget64BitILP32</a>())</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackReg</a> = <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackReg</a>, 32);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackReg</a>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>}</div>
</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="foldopen" id="foldopen00875" data-start="{" data-end="}">
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">  875</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1ShapeT.html">ShapeT</a> <a class="code hl_function" href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">getTileShape</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="keywordflow">if</span> (VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a3d1e9b1a4148131fa20946943f7b1449">hasShape</a>(VirtReg))</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keywordflow">return</span> VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a5bdec6932a16e4d542bd8773fcb50acb">getShape</a>(VirtReg);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Def = *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;def_begin(VirtReg);</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<span class="keyword">&gt;</span>(Def.getParent());</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  <span class="keywordtype">unsigned</span> OpCode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="keywordflow">switch</span> (OpCode) {</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected machine instruction on tile register!&quot;</span>);</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordflow">case</span> X86::COPY: {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    <a class="code hl_class" href="classllvm_1_1ShapeT.html">ShapeT</a> Shape = <a class="code hl_function" href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">getTileShape</a>(SrcReg, VRM, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ac75c4794d822351e963610133d4dc701">assignVirt2Shape</a>(VirtReg, Shape);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <span class="keywordflow">return</span> Shape;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  }</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="comment">// We only collect the tile shape that is defined.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="keywordflow">case</span> X86::PTILELOADDV:</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="keywordflow">case</span> X86::PTILELOADDT1V:</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="keywordflow">case</span> X86::PTDPBSSDV:</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="keywordflow">case</span> X86::PTDPBSUDV:</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="keywordflow">case</span> X86::PTDPBUSDV:</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <span class="keywordflow">case</span> X86::PTDPBUUDV:</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keywordflow">case</span> X86::PTILEZEROV:</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="keywordflow">case</span> X86::PTDPBF16PSV:</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MO1</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MO2</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <a class="code hl_class" href="classllvm_1_1ShapeT.html">ShapeT</a> Shape(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MO1</a>, &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MO2</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    VRM-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ac75c4794d822351e963610133d4dc701">assignVirt2Shape</a>(VirtReg, Shape);</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keywordflow">return</span> Shape;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  }</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>}</div>
</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="foldopen" id="foldopen00910" data-start="{" data-end="}">
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ada2b3cb4854ef22758c48e3721ddb1e2">  910</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86RegisterInfo.html#ada2b3cb4854ef22758c48e3721ddb1e2">X86RegisterInfo::getRegAllocationHints</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VirtReg,</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                                            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                                            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(VirtReg);</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImplRetVal</a> = <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">TargetRegisterInfo::getRegAllocationHints</a>(</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      VirtReg, Order, Hints, MF, VRM, <a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>);</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="keywordflow">if</span> (RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() != X86::TILERegClassID)</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImplRetVal</a>;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <a class="code hl_class" href="classllvm_1_1ShapeT.html">ShapeT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VirtShape</a> = <a class="code hl_function" href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">getTileShape</a>(VirtReg, <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *<span class="keyword">&gt;</span>(VRM), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddHint</a> = [&amp;](<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> PhysReg) {</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg = <a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>-&gt;getOneVReg(PhysReg);</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keywordflow">if</span> (VReg == <a class="code hl_variable" href="classllvm_1_1MCRegister.html#a4aa6aac0f36c1123df3686f7b4150d2c">MCRegister::NoRegister</a>) { <span class="comment">// Not allocated yet</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>      Hints.push_back(PhysReg);</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>    }</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <a class="code hl_class" href="classllvm_1_1ShapeT.html">ShapeT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhysShape</a> = <a class="code hl_function" href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">getTileShape</a>(VReg, <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *<span class="keyword">&gt;</span>(VRM), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PhysShape</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VirtShape</a>)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>      Hints.push_back(PhysReg);</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  };</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallSet&lt;MCPhysReg, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyHints</a>;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyHints</a>.insert(Hints.begin(), Hints.end());</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  Hints.clear();</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Hint : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyHints</a>) {</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    <span class="keywordflow">if</span> (RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(Hint) &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;isReserved(Hint))</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddHint</a>(Hint);</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  }</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> PhysReg : Order) {</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyHints</a>.count(PhysReg) &amp;&amp; RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(PhysReg) &amp;&amp;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;isReserved(PhysReg))</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddHint</a>(PhysReg);</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  }</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define DEBUG_TYPE &quot;tile-hint&quot;</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Hints for virtual register &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">format_hex</a>(VirtReg, 8) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> Hint : Hints) {</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>      <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;tmm&quot;</span> &lt;&lt; Hint &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  });</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#undef DEBUG_TYPE</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64FrameLowering_8cpp_html_adee4182085538431c4a8cb7ffec54783"><div class="ttname"><a href="AArch64FrameLowering_8cpp.html#adee4182085538431c4a8cb7ffec54783">isFuncletReturnInstr</a></div><div class="ttdeci">static bool isFuncletReturnInstr(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64FrameLowering_8cpp_source.html#l01671">AArch64FrameLowering.cpp:1671</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aARMLowOverheadLoops_8cpp_html_a0a0971d62011c35b29ff4a2325d45e93"><div class="ttname"><a href="ARMLowOverheadLoops_8cpp.html#a0a0971d62011c35b29ff4a2325d45e93">Uses</a></div><div class="ttdeci">SmallPtrSet&lt; MachineInstr *, 2 &gt; Uses</div><div class="ttdef"><b>Definition</b> <a href="ARMLowOverheadLoops_8cpp_source.html#l00583">ARMLowOverheadLoops.cpp:583</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_a8d6da794c1edde7a376d4eea30a66ddd"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01889">BasicAliasAnalysis.cpp:1889</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div><div class="ttdoc">This file implements the BitVector class.</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00346">DeadArgumentElimination.cpp:346</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00080">ELFObjHandler.cpp:80</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8cpp_source.html#l00044">LiveRegMatrix.cpp:44</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="aM68kRegisterInfo_8cpp_html_ae54ab2eb7a9f3d5a940b89648b6be71b"><div class="ttname"><a href="M68kRegisterInfo_8cpp.html#ae54ab2eb7a9f3d5a940b89648b6be71b">EnableBasePointer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableBasePointer(&quot;m68k-use-base-pointer&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable use of a base pointer for complex stack frames&quot;))</div></div>
<div class="ttc" id="aM68kRegisterInfo_8cpp_html_af9f0dd8cdc378cede742f2ce618fb45f"><div class="ttname"><a href="M68kRegisterInfo_8cpp.html#af9f0dd8cdc378cede742f2ce618fb45f">CantUseSP</a></div><div class="ttdeci">static bool CantUseSP(const MachineFrameInfo &amp;MFI)</div><div class="ttdef"><b>Definition</b> <a href="M68kRegisterInfo_8cpp_source.html#l00222">M68kRegisterInfo.cpp:222</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div><div class="ttdoc">This file contains some templates that are useful if you are working with the STL at all.</div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div><div class="ttdoc">This file defines the SmallSet class.</div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="aValue_8cpp_html_a34433c37334a1cde3d58cde3099257dd"><div class="ttname"><a href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSetImpl&lt; ConstantExpr * &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition</b> <a href="Value_8cpp_source.html#l00464">Value.cpp:464</a></div></div>
<div class="ttc" id="aX86FrameLowering_8h_html"><div class="ttname"><a href="X86FrameLowering_8h.html">X86FrameLowering.h</a></div></div>
<div class="ttc" id="aX86MachineFunctionInfo_8h_html"><div class="ttname"><a href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aX86RegisterInfo_8cpp_html_a698787e9801ee72947c351297e5eb80a"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#a698787e9801ee72947c351297e5eb80a">EnableBasePointer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableBasePointer(&quot;x86-use-base-pointer&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable use of a base pointer for complex stack frames&quot;))</div></div>
<div class="ttc" id="aX86RegisterInfo_8cpp_html_abe7baae62cebe4faaf679e5be250a7f8"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#abe7baae62cebe4faaf679e5be250a7f8">tryOptimizeLEAtoMOV</a></div><div class="ttdeci">static bool tryOptimizeLEAtoMOV(MachineBasicBlock::iterator II)</div><div class="ttdef"><b>Definition</b> <a href="#l00687">X86RegisterInfo.cpp:687</a></div></div>
<div class="ttc" id="aX86RegisterInfo_8cpp_html_aec0d8323ad306042f2eef8a2c5978162"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#aec0d8323ad306042f2eef8a2c5978162">getTileShape</a></div><div class="ttdeci">static ShapeT getTileShape(Register VirtReg, VirtRegMap *VRM, const MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition</b> <a href="#l00875">X86RegisterInfo.cpp:875</a></div></div>
<div class="ttc" id="aX86RegisterInfo_8h_html"><div class="ttname"><a href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="aX86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="aclassX86GenRegisterInfo_html"><div class="ttname"><a href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00062">Function.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00240">Function.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l00624">Function.cpp:624</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aecd4a0b2f8e7e0af14209a06e67377bc"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">llvm::HexagonInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdoc">Emit instructions to copy a pair of physical registers.</div><div class="ttdef"><b>Definition</b> <a href="HexagonInstrInfo_8cpp_source.html#l00853">HexagonInstrInfo.cpp:853</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00780">MCRegisterInfo.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00805">MCRegisterInfo.h:805</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html_a4aa6aac0f36c1123df3686f7b4150d2c"><div class="ttname"><a href="classllvm_1_1MCRegister.html#a4aa6aac0f36c1123df3686f7b4150d2c">llvm::MCRegister::NoRegister</a></div><div class="ttdeci">static constexpr unsigned NoRegister</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00043">MCRegister.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a7d2f8efd82042b4cf611ba10e9e79ed0"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7d2f8efd82042b4cf611ba10e9e79ed0">llvm::MachineBasicBlock::isEHFuncletEntry</a></div><div class="ttdeci">bool isEHFuncletEntry() const</div><div class="ttdoc">Returns true if this is the entry block of an EH funclet.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00569">MachineBasicBlock.h:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8cpp_source.html#l00241">MachineBasicBlock.cpp:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00274">MachineBasicBlock.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00229">MachineBasicBlock.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00352">MachineFrameInfo.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a51773b6c05f392988bf6395ccd1788ce"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a51773b6c05f392988bf6395ccd1788ce">llvm::MachineFrameInfo::hasOpaqueSPAdjustment</a></div><div class="ttdeci">bool hasOpaqueSPAdjustment() const</div><div class="ttdoc">Returns true if the function contains opaque dynamic stack adjustments.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00584">MachineFrameInfo.h:584</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00655">MachineFrameInfo.h:655</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00241">MachineFunction.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00641">MachineFunction.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00657">MachineFunction.h:657</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a768ff6dfb15d23afedd7f07501afee9e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a768ff6dfb15d23afedd7f07501afee9e">llvm::MachineFunction::callsEHReturn</a></div><div class="ttdeci">bool callsEHReturn() const</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l01056">MachineFunction.h:1056</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00607">MachineFunction.h:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00739">MachineFunction.h:739</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00375">MachineOperand.h:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7b39ecfd6793534206dbb095b0d464c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l00156">MachineOperand.cpp:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00360">MachineOperand.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ae4ecf5483b94e2bb72967b80cc2008d2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae4ecf5483b94e2bb72967b80cc2008d2">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, MCRegister PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00617">MachineOperand.h:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShapeT_html"><div class="ttname"><a href="classllvm_1_1ShapeT.html">llvm::ShapeT</a></div><div class="ttdef"><b>Definition</b> <a href="TileShapeInfo_8h_source.html#l00030">TileShapeInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html_a1fb8c2357066651273ce71911984cb83"><div class="ttname"><a href="classllvm_1_1StackOffset.html#a1fb8c2357066651273ce71911984cb83">llvm::StackOffset::getFixed</a></div><div class="ttdeci">static StackOffset getFixed(ScalarTy Fixed)</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00143">TypeSize.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00071">TargetRegisterInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a60b6974966381f08079722f2258a0039"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(Register Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00093">TargetRegisterInfo.h:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abeafc6368d78fec23ce328e7ecad4316"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const</div><div class="ttdoc">Returns a NULL-terminated list of super-classes.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00176">TargetRegisterInfo.h:176</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00478">TargetRegisterInfo.cpp:478</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a5f57fdbb65e054ee2e03be0ffd3001b3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">llvm::TargetRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">virtual bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00412">TargetRegisterInfo.cpp:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_afc99d2835eb4b8cde9e81db9abca597c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</div><div class="ttdoc">Get a list of 'hint' registers that the register allocator should try first when allocating a physica...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00421">TargetRegisterInfo.cpp:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a3d1e9b1a4148131fa20946943f7b1449"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a3d1e9b1a4148131fa20946943f7b1449">llvm::VirtRegMap::hasShape</a></div><div class="ttdeci">bool hasShape(Register virtReg) const</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00116">VirtRegMap.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a5bdec6932a16e4d542bd8773fcb50acb"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a5bdec6932a16e4d542bd8773fcb50acb">llvm::VirtRegMap::getShape</a></div><div class="ttdeci">ShapeT getShape(Register virtReg) const</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00120">VirtRegMap.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ac75c4794d822351e963610133d4dc701"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ac75c4794d822351e963610133d4dc701">llvm::VirtRegMap::assignVirt2Shape</a></div><div class="ttdeci">void assignVirt2Shape(Register virtReg, ShapeT shape)</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00125">VirtRegMap.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html">llvm::X86FrameLowering</a></div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8h_source.html#l00028">X86FrameLowering.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_a27de32522776b0243eaa10ae9e0c27d4"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">llvm::X86FrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8cpp_source.html#l00093">X86FrameLowering.cpp:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_a79ebbed1ceecae3f74214e33fc8c533f"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a79ebbed1ceecae3f74214e33fc8c533f">llvm::X86FrameLowering::getFrameIndexReferenceSP</a></div><div class="ttdeci">StackOffset getFrameIndexReferenceSP(const MachineFunction &amp;MF, int FI, Register &amp;SPReg, int Adjustment) const</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8cpp_source.html#l02383">X86FrameLowering.cpp:2383</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_a84fbe17f451c957c67de546c98f2b79b"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a84fbe17f451c957c67de546c98f2b79b">llvm::X86FrameLowering::getFrameIndexReference</a></div><div class="ttdeci">StackOffset getFrameIndexReference(const MachineFunction &amp;MF, int FI, Register &amp;FrameReg) const override</div><div class="ttdoc">getFrameIndexReference - This method should return the base register and offset used to reference a f...</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8cpp_source.html#l02285">X86FrameLowering.cpp:2285</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_ab69c52bac76806c714de3de7674d8f31"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#ab69c52bac76806c714de3de7674d8f31">llvm::X86FrameLowering::Is64Bit</a></div><div class="ttdeci">bool Is64Bit</div><div class="ttdoc">Is64Bit implies that x86_64 instructions are available.</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8h_source.html#l00041">X86FrameLowering.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_abb804392ca8368795013f2e5dc001ee2"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#abb804392ca8368795013f2e5dc001ee2">llvm::X86FrameLowering::Uses64BitFramePtr</a></div><div class="ttdeci">bool Uses64BitFramePtr</div><div class="ttdoc">True if the 64-bit frame or stack pointer should be used.</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8h_source.html#l00048">X86FrameLowering.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86FrameLowering_html_acd3876e593314b23ed0679279ee31dfe"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#acd3876e593314b23ed0679279ee31dfe">llvm::X86FrameLowering::getWin64EHFrameIndexRef</a></div><div class="ttdeci">int getWin64EHFrameIndexRef(const MachineFunction &amp;MF, int FI, Register &amp;SPReg) const</div><div class="ttdef"><b>Definition</b> <a href="X86FrameLowering_8cpp_source.html#l02367">X86FrameLowering.cpp:2367</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="X86InstrInfo_8h_source.html#l00130">X86InstrInfo.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html">llvm::X86MachineFunctionInfo</a></div><div class="ttdoc">X86MachineFunctionInfo - This class is derived from MachineFunction and contains private X86 target-s...</div><div class="ttdef"><b>Definition</b> <a href="X86MachineFunctionInfo_8h_source.html#l00025">X86MachineFunctionInfo.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MachineFunctionInfo_html_aa136a47fd323997cfe9d1ac8419ede8f"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#aa136a47fd323997cfe9d1ac8419ede8f">llvm::X86MachineFunctionInfo::hasPreallocatedCall</a></div><div class="ttdeci">bool hasPreallocatedCall() const</div><div class="ttdef"><b>Definition</b> <a href="X86MachineFunctionInfo_8h_source.html#l00208">X86MachineFunctionInfo.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MachineFunctionInfo_html_af75da620ce07dde1e7c8971e5ba473c8"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#af75da620ce07dde1e7c8971e5ba473c8">llvm::X86MachineFunctionInfo::isSplitCSR</a></div><div class="ttdeci">bool isSplitCSR() const</div><div class="ttdef"><b>Definition</b> <a href="X86MachineFunctionInfo_8h_source.html#l00199">X86MachineFunctionInfo.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a080a45c15fffba2e3b64ca45ff9fe069"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a080a45c15fffba2e3b64ca45ff9fe069">llvm::X86RegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdoc">getPointerRegClass - Returns a TargetRegisterClass used for pointer values.</div><div class="ttdef"><b>Definition</b> <a href="#l00175">X86RegisterInfo.cpp:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a0bfa331a46382ee3d9bb59e4055ee71d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a0bfa331a46382ee3d9bb59e4055ee71d">llvm::X86RegisterInfo::getPtrSizedFrameRegister</a></div><div class="ttdeci">unsigned getPtrSizedFrameRegister(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00858">X86RegisterInfo.cpp:858</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a0d077eae4ce42bad55b66dbf9166113d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a0d077eae4ce42bad55b66dbf9166113d">llvm::X86RegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00645">X86RegisterInfo.cpp:645</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a175455eaa3cecc21fcd21b029b65c0a9"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a175455eaa3cecc21fcd21b029b65c0a9">llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00404">X86RegisterInfo.cpp:404</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a1bacb7c22dd71c09152d30d79bc50330"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a1bacb7c22dd71c09152d30d79bc50330">llvm::X86RegisterInfo::getGPRsForTailCall</a></div><div class="ttdeci">const TargetRegisterClass * getGPRsForTailCall(const MachineFunction &amp;MF) const</div><div class="ttdoc">getGPRsForTailCall - Returns a register class with registers that can be used in forming tail calls.</div><div class="ttdef"><b>Definition</b> <a href="#l00231">X86RegisterInfo.cpp:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a30f370db486c13d737d92e751e1b9f10"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a30f370db486c13d737d92e751e1b9f10">llvm::X86RegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00664">X86RegisterInfo.cpp:664</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a339d32ea1f7597a13e849615446a7d26"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a339d32ea1f7597a13e849615446a7d26">llvm::X86RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdoc">getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a ...</div><div class="ttdef"><b>Definition</b> <a href="#l00529">X86RegisterInfo.cpp:529</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a45e0af6fcebf5fd5a4584974e13c6810"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a45e0af6fcebf5fd5a4584974e13c6810">llvm::X86RegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00852">X86RegisterInfo.cpp:852</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a48595fc4feb49d51ed2eecbf73dadc24"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a48595fc4feb49d51ed2eecbf73dadc24">llvm::X86RegisterInfo::findDeadCallerSavedReg</a></div><div class="ttdeci">unsigned findDeadCallerSavedReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI) const</div><div class="ttdoc">findDeadCallerSavedReg - Return a caller-saved register that isn't live when it reaches the &quot;return&quot; ...</div><div class="ttdef"><b>Definition</b> <a href="#l00803">X86RegisterInfo.cpp:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a5745ec92b8560352a9019883d3488b7f"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a5745ec92b8560352a9019883d3488b7f">llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getDarwinTLSCallPreservedMask() const</div><div class="ttdef"><b>Definition</b> <a href="#l00525">X86RegisterInfo.cpp:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a6afff15818a5fb74943eccad1ff4f786"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a6afff15818a5fb74943eccad1ff4f786">llvm::X86RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00414">X86RegisterInfo.cpp:414</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a75001f504c95fbf8b2286ec95e9fa169"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a75001f504c95fbf8b2286ec95e9fa169">llvm::X86RegisterInfo::getStackRegister</a></div><div class="ttdeci">Register getStackRegister() const</div><div class="ttdef"><b>Definition</b> <a href="X86RegisterInfo_8h_source.html#l00138">X86RegisterInfo.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a842441ec6290263363da4edef875b5c5"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a842441ec6290263363da4edef875b5c5">llvm::X86RegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00108">X86RegisterInfo.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a8c44d2dc5a43194e61bddd8a54533a6d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a8c44d2dc5a43194e61bddd8a54533a6d">llvm::X86RegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const override</div><div class="ttdoc">getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register ...</div><div class="ttdef"><b>Definition</b> <a href="#l00095">X86RegisterInfo.cpp:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a9808d4e58aafe6a0fd4d14673ee4c4e0"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a9808d4e58aafe6a0fd4d14673ee4c4e0">llvm::X86RegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00256">X86RegisterInfo.cpp:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a98888e51e12ea1877813c33f20dc85b0"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a98888e51e12ea1877813c33f20dc85b0">llvm::X86RegisterInfo::getPtrSizedStackRegister</a></div><div class="ttdeci">unsigned getPtrSizedStackRegister(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00867">X86RegisterInfo.cpp:867</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_a9d8d606e0233e621c5024f2d9c1b0451"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a9d8d606e0233e621c5024f2d9c1b0451">llvm::X86RegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned i) const</div><div class="ttdef"><b>Definition</b> <a href="#l00078">X86RegisterInfo.cpp:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_aa1da2564961dc226cc06c5c95d9a603d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aa1da2564961dc226cc06c5c95d9a603d">llvm::X86RegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00215">X86RegisterInfo.cpp:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_aa8b3c942dab185adcd16d71dfee51b30"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aa8b3c942dab185adcd16d71dfee51b30">llvm::X86RegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdoc">getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or...</div><div class="ttdef"><b>Definition</b> <a href="#l00245">X86RegisterInfo.cpp:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_aac7b6f011839cfcf4d25443e735b57a5"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aac7b6f011839cfcf4d25443e735b57a5">llvm::X86RegisterInfo::X86RegisterInfo</a></div><div class="ttdeci">X86RegisterInfo(const Triple &amp;TT)</div><div class="ttdef"><b>Definition</b> <a href="#l00046">X86RegisterInfo.cpp:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_aad0000e09533288b1ecafda7cc924adc"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aad0000e09533288b1ecafda7cc924adc">llvm::X86RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00724">X86RegisterInfo.cpp:724</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_ad057cb3300544ebb741b871a45faae7d"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ad057cb3300544ebb741b871a45faae7d">llvm::X86RegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition</b> <a href="X86RegisterInfo_8h_source.html#l00139">X86RegisterInfo.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_ada2b3cb4854ef22758c48e3721ddb1e2"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ada2b3cb4854ef22758c48e3721ddb1e2">llvm::X86RegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00910">X86RegisterInfo.cpp:910</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_ae5cadf189c0010ac64e7b040cbde4cf4"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ae5cadf189c0010ac64e7b040cbde4cf4">llvm::X86RegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00521">X86RegisterInfo.cpp:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_af029ee7fc6369c1939d5e11c247e7378"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#af029ee7fc6369c1939d5e11c247e7378">llvm::X86RegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00083">X86RegisterInfo.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_af9d07c5d74dcf9baf1693e4c7a98074b"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#af9d07c5d74dcf9baf1693e4c7a98074b">llvm::X86RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">getCalleeSavedRegs - Return a null-terminated list of all of the callee-save registers on this target...</div><div class="ttdef"><b>Definition</b> <a href="#l00276">X86RegisterInfo.cpp:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86RegisterInfo_html_afbc004dab58386520b6b6e71c6868fc2"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#afbc004dab58386520b6b6e71c6868fc2">llvm::X86RegisterInfo::adjustStackMapLiveOutMask</a></div><div class="ttdeci">void adjustStackMapLiveOutMask(uint32_t *Mask) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00621">X86RegisterInfo.cpp:621</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a0e4f70f282c8a4e3c76d398cdfd4aebf"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">llvm::X86Subtarget::hasVLX</a></div><div class="ttdeci">bool hasVLX() const</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00757">X86Subtarget.h:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a290ddb05d1b6ea50bfe421dd3f7b6164"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a290ddb05d1b6ea50bfe421dd3f7b6164">llvm::X86Subtarget::hasSSE1</a></div><div class="ttdeci">bool hasSSE1() const</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00643">X86Subtarget.h:643</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a3aaba3c88d1293bc7997de282b41c70f"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a3aaba3c88d1293bc7997de282b41c70f">llvm::X86Subtarget::getTargetLowering</a></div><div class="ttdeci">const X86TargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00562">X86Subtarget.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a60d014846b23498268005ffec9608bc0"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a60d014846b23498268005ffec9608bc0">llvm::X86Subtarget::isTarget64BitILP32</a></div><div class="ttdeci">bool isTarget64BitILP32() const</div><div class="ttdoc">Is this x86_64 with the ILP32 programming model (x32 ABI)?</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00625">X86Subtarget.h:625</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a692f8a360f34d8e62b4940f3a8966216"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a692f8a360f34d8e62b4940f3a8966216">llvm::X86Subtarget::isTarget64BitLP64</a></div><div class="ttdeci">bool isTarget64BitLP64() const</div><div class="ttdoc">Is this x86_64 with the LP64 programming model (standard AMD64, no x32)?</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00630">X86Subtarget.h:630</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_a8caa24f675e22c202d5eb8937e54def1"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00651">X86Subtarget.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html_ad53602fc659b337387df05d2f8f0aac5"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">llvm::X86Subtarget::hasAVX</a></div><div class="ttdeci">bool hasAVX() const</div><div class="ttdef"><b>Definition</b> <a href="X86Subtarget_8h_source.html#l00649">X86Subtarget.h:649</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4d29a6154e85b01c7a17d09e23e71eca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">llvm::X86TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition</b> <a href="X86ISelLowering_8cpp_source.html#l55175">X86ISelLowering.cpp:55175</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01432">CommandLine.h:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">ErrorHandling.h:134</a></div></div>
<div class="ttc" id="allvm_2Target_2TargetMachine_8h_html"><div class="ttname"><a href="llvm_2Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a10f11fb587acddab17f3ad85eb698fbe"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a10f11fb587acddab17f3ad85eb698fbe">llvm::CallingConv::X86_64_SysV</a></div><div class="ttdeci">@ X86_64_SysV</div><div class="ttdoc">The C convention as specified in the x86-64 supplement to the System V ABI, used on most non-Windows ...</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00159">CallingConv.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a20ddc463f96d806f369d56205ea205f5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a20ddc463f96d806f369d56205ea205f5">llvm::CallingConv::HiPE</a></div><div class="ttdeci">@ HiPE</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00055">CallingConv.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a3f8227288993442d6f4a0bb234c9bc5b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a3f8227288993442d6f4a0bb234c9bc5b">llvm::CallingConv::CFGuard_Check</a></div><div class="ttdeci">@ CFGuard_Check</div><div class="ttdoc">Special calling convention on Windows for calling the Control Guard Check ICall funtion.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00087">CallingConv.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a4eeb29fe27dc20afa4f443765f45f9a5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4eeb29fe27dc20afa4f443765f45f9a5">llvm::CallingConv::PreserveMost</a></div><div class="ttdeci">@ PreserveMost</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00066">CallingConv.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a4f42667edde6e9cb80cfae6361e5e76a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a4f42667edde6e9cb80cfae6361e5e76a">llvm::CallingConv::AnyReg</a></div><div class="ttdeci">@ AnyReg</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00062">CallingConv.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a677b6c9fba9d8d5be1c68898be10030a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a677b6c9fba9d8d5be1c68898be10030a">llvm::CallingConv::HHVM</a></div><div class="ttdeci">@ HHVM</div><div class="ttdoc">Calling convention used by HipHop Virtual Machine (HHVM) to perform calls to and from translation cac...</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00179">CallingConv.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a765508a953368531a7d69d1279e6cfb1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a765508a953368531a7d69d1279e6cfb1">llvm::CallingConv::X86_INTR</a></div><div class="ttdeci">@ X86_INTR</div><div class="ttdoc">X86_INTR - x86 hardware interrupt context.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00189">CallingConv.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdeci">@ GHC</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdeci">@ Cold</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274a9f6ac05d37c2fbf197de42295c23fd6e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274a9f6ac05d37c2fbf197de42295c23fd6e">llvm::CallingConv::PreserveAll</a></div><div class="ttdeci">@ PreserveAll</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00070">CallingConv.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274ad47327c131a0990283111588b89587cb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ad47327c131a0990283111588b89587cb">llvm::CallingConv::Intel_OCL_BI</a></div><div class="ttdeci">@ Intel_OCL_BI</div><div class="ttdoc">Intel_OCL_BI - Calling conventions for Intel OpenCL built-ins.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00155">CallingConv.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274ae41511c1ad4197da36cef403f34bac72"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae41511c1ad4197da36cef403f34bac72">llvm::CallingConv::Win64</a></div><div class="ttdeci">@ Win64</div><div class="ttdoc">The C convention as implemented on Windows/x86-64 and AArch64.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00169">CallingConv.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274ae64b7afe33922c60d78fea3c08697daa"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274ae64b7afe33922c60d78fea3c08697daa">llvm::CallingConv::SwiftTail</a></div><div class="ttdeci">@ SwiftTail</div><div class="ttdoc">SwiftTail - This follows the Swift calling convention in how arguments are passed but guarantees tail...</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00092">CallingConv.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a6b83060272d53bd8c9a2987ab815c274afab01b07b85e043c71ad4e2715d22073"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a6b83060272d53bd8c9a2987ab815c274afab01b07b85e043c71ad4e2715d22073">llvm::CallingConv::X86_RegCall</a></div><div class="ttdeci">@ X86_RegCall</div><div class="ttdoc">Register calling convention used for parameters transfer optimization.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00219">CallingConv.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00075">X86MCTargetDesc.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00143">CommandLine.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00441">CommandLine.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">/file This file defines the SmallVector class.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00022">AllocatorList.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00143">Error.cpp:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a90c017a4d672e046b7e98f67edf082ec"><div class="ttname"><a href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">llvm::format_hex</a></div><div class="ttdeci">FormattedNumber format_hex(uint64_t N, unsigned Width, bool Upper=false)</div><div class="ttdoc">format_hex - Output N as a fixed width hexadecimal.</div><div class="ttdef"><b>Definition</b> <a href="Format_8h_source.html#l00186">Format.h:186</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register.</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00822">X86MCTargetDesc.cpp:822</a></div></div>
<div class="ttc" id="anamespacellvm_html_afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368"><div class="ttname"><a href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a8d7e99c73cd5a10adaaf4c9f9a520368">llvm::InstrProfKind::CS</a></div><div class="ttdeci">@ CS</div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00412">CommandLine.h:412</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:29:37 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
