# ğŸš€ Multi-Protocol Communication Module  

This repository contains Verilog HDL modules for a **multi-protocol communication module** that supports **SPI, I2C, and UART** for seamless data transmission between transmitter and receiver nodes.  

## ğŸ“Œ Features  
âœ… Supports **SPI, I2C, and UART** protocols  
âœ… Efficient **Master Transmitter & Receiver** design  
âœ… Modular **Verilog HDL implementation**  
âœ… Simulated & verified with **waveforms**  

---

## ğŸ“œ Architecture Overview  

### ğŸ”· Top Module Schematic  
ğŸ“· ![Top Module](https://github.com/user-attachments/assets/735ac773-4ea4-4792-8d26-6283c637c45a)  

### ğŸ”· Master Transmitter Schematic  
ğŸ“· ![Master Transmitter](https://github.com/user-attachments/assets/12085d14-686d-43a2-b5a0-fde61eb5ba49)  

### ğŸ”· Master Receiver Schematic  
ğŸ“· ![Master Receiver](https://github.com/user-attachments/assets/5ea40be8-5f59-49d2-b64e-3115fa984415)  

### ğŸ”· Implemented Design
ğŸ“·   
![Implemented Design](https://github.com/user-attachments/assets/0c1ccd2f-2910-4a5d-a750-1a282199251d)

---

## ğŸ”— Protocol-Specific Modules  

### ğŸŸ  SPI Sub-Module  
ğŸ“· **Schematic:**  
![SPI Module](https://github.com/user-attachments/assets/a9e3f4e4-5343-4228-a08c-d491e0c37e45)  

ğŸ“‰ **Waveform:**  
![SPI Waveform](https://github.com/user-attachments/assets/4951bfaa-4919-4f0d-b7ac-8f4c76f9c13b)  

### ğŸ”µ UART Sub-Module  
ğŸ“· **Schematic:**  
![UART Module](https://github.com/user-attachments/assets/54d8a469-70ba-41fd-b096-917f0076744c)  

ğŸ“‰ **Waveform:**  
![UART Waveform](https://github.com/user-attachments/assets/a533fa12-e802-47bc-9758-3e7d51735dad)  

### ğŸŸ¢ I2C Sub-Module  
ğŸ“· **Schematic:**  
![I2C Module](https://github.com/user-attachments/assets/2e3c1a66-ab19-46a9-9ece-b3dded61e3fa)  

ğŸ“‰ **Waveform:**  
![I2C Waveform](https://github.com/user-attachments/assets/bdc82d01-b63d-4bdd-8e29-df1909d07604)  
