// Seed: 2681938789
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  reg   id_8;
  logic id_9;
  always @(posedge id_1 or posedge id_1) begin
    id_8 <= #id_9 1;
  end
  assign id_0 = id_1;
endmodule
