# 2021-1_EmbeddedSystem

순차정렬 후 중앙값 구하는 embedded hardware
- verilog module & testbench
- Xlinx CORE Generator: dual port SRAM
- ModelSim : Simulation
- Xlinx ISE: RTL Synthesis by XST

<img width="739" alt="blockDiagram" src="https://user-images.githubusercontent.com/49243877/123918522-ec83b400-d9be-11eb-8d74-c9ba9f96f52d.png">
<img width="739" alt="HLSM" src="https://user-images.githubusercontent.com/49243877/123918526-ee4d7780-d9be-11eb-9b5a-3e5a88ae3fca.png">

## Simulation
![1psim2](https://user-images.githubusercontent.com/49243877/123920255-b7786100-d9c0-11eb-8d2a-dd718161f8b6.png)
![4psim2](https://user-images.githubusercontent.com/49243877/123920263-ba735180-d9c0-11eb-88f0-edb50991cd53.png)



## Timing Summary
![1p_timingSummary](https://user-images.githubusercontent.com/49243877/123920082-88fa8600-d9c0-11eb-9131-c7bdf5632e5f.png)
![4pchange_timingSummary](https://user-images.githubusercontent.com/49243877/123920090-8ac44980-d9c0-11eb-9d31-ca1fdf7526bc.png)
