# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mux32_run_msim_gate_systemverilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+. {mux32_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32
# 
# Top level modules:
# 	mux32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mux32/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32_tb
# 
# Top level modules:
# 	mux32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mux32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux32_tb 
# Loading sv_std.std
# Loading work.mux32_tb
# Loading work.mux32
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# SDF 10.1b Compiler 2012.04 Apr 27 2012
# 
# Loading instances from mux32_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux32_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |           Entradas                |           Controle          | Saida | Saida Esp |
# |-----------------------------------|-----------------------------|-------|-----------|
# | D0  | D1  | D2  | D3  | ... | D31 | S0  | S1  | S2  | S3  | S4  |   Y   |    Yesp   |
# | 1   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 1   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 1   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 1   | ... | 0   | 0   | 0   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 1   | 1   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# Testes Efetuados  = 32
# Erros Encontrados = 0
# Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# Simulation Breakpoint: Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# MACRO ./mux32_run_msim_gate_systemverilog.do PAUSED at line 17
do mux32_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mux32_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32
# 
# Top level modules:
# 	mux32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mux32/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32_tb
# 
# Top level modules:
# 	mux32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mux32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux32_tb 
# Loading sv_std.std
# Loading work.mux32_tb
# Loading work.mux32
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading instances from mux32_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux32_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |           Entradas                |           Controle          | Saida | Saida Esp |
# |-----------------------------------|-----------------------------|-------|-----------|
# | D0  | D1  | D2  | D3  | ... | D31 | S0  | S1  | S2  | S3  | S4  |   Y   |    Yesp   |
# | 1   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 0   |   x   |     1     |  ERROR
# | 0   | 1   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 1   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 1   | ... | 0   | 0   | 0   | 1   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 0   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 1   | 1   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# Testes Efetuados  = 32
# Erros Encontrados = 12
# Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# Simulation Breakpoint: Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# MACRO ./mux32_run_msim_gate_systemverilog.do PAUSED at line 17
do mux32_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mux32_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32
# 
# Top level modules:
# 	mux32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mux32/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32_tb
# 
# Top level modules:
# 	mux32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mux32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux32_tb 
# Loading sv_std.std
# Loading work.mux32_tb
# Loading work.mux32
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading instances from mux32_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux32_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |           Entradas                |           Controle          | Saida | Saida Esp |
# |-----------------------------------|-----------------------------|-------|-----------|
# | D0  | D1  | D2  | D3  | ... | D31 | S0  | S1  | S2  | S3  | S4  |   Y   |    Yesp   |
# | 1   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 0   |   x   |     1     |  ERROR
# | 0   | 1   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 1   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 1   | ... | 0   | 0   | 0   | 1   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 0   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 1   |   0   |     1     |  ERROR
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 1   | 1   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# Testes Efetuados  = 32
# Erros Encontrados = 11
# Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# Simulation Breakpoint: Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# MACRO ./mux32_run_msim_gate_systemverilog.do PAUSED at line 17
do mux32_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mux32_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32
# 
# Top level modules:
# 	mux32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mux32/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux32_tb
# 
# Top level modules:
# 	mux32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mux32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux32_tb 
# Loading sv_std.std
# Loading work.mux32_tb
# Loading work.mux32
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading instances from mux32_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux32_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |           Entradas                |           Controle          | Saida | Saida Esp |
# |-----------------------------------|-----------------------------|-------|-----------|
# | D0  | D1  | D2  | D3  | ... | D31 | S0  | S1  | S2  | S3  | S4  |   Y   |    Yesp   |
# | 1   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 1   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 1   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 1   | ... | 0   | 0   | 0   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 1   | 0   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 1   | 0   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 1   | 0   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 1   | 0   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 0   | 0   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# | 0   | 0   | 0   | 0   | ... | 1   | 1   | 1   | 1   | 1   | 1   |   1   |     1     |  OK
# Testes Efetuados  = 32
# Erros Encontrados = 0
# Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# Simulation Breakpoint: Break in Module mux32_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mux32/Testbench/mux32_tb.sv line 69
# MACRO ./mux32_run_msim_gate_systemverilog.do PAUSED at line 17
