# 1 "arch/arm/boot/dts/socfpga_cyclone5_de10_standard_lxde.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/socfpga_cyclone5_de10_standard_lxde.dts"





/dts-v1/;

/ {
 model = "Terasic DE10 Standard";
 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
 #address-cells = <1>;
 #size-cells = <1>;

 aliases {
  ethernet0 = "/sopc@0/ethernet@0xff702000";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "altr,socfpga-smp";

  hps_0_arm_a9_0: cpu@0x0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9-16.1", "arm,cortex-a9";
   reg = <0x00000000>;
   next-level-cache = <&hps_0_L2>;
  };

  hps_0_arm_a9_1: cpu@0x1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9-16.1", "arm,cortex-a9";
   reg = <0x00000001>;
   next-level-cache = <&hps_0_L2>;
  };
 };

 memory {
  device_type = "memory";
  reg = <0xffff0000 0x00010000>,
   <0x00000000 0x80000000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;

  clk_50: clk_50 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <50000000>;
   clock-output-names = "clk_50-clk";
  };

  tv_decoder_clk_50: tv_decoder_clk_50 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <50000000>;
   clock-output-names = "tv_decoder_clk_50-clk";
  };

  tv_decoder_clk_vip: tv_decoder_clk_vip {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <120000000>;
   clock-output-names = "tv_decoder_clk_vip-clk";
  };

  clk48: clk48 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24576000>;
   clock-output-names = "clk48";
  };

  clk44: clk44 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <33868800>;
   clock-output-names = "clk44";
  };

  hps_0_eosc1: hps_0_eosc1 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
   clock-output-names = "hps_0_eosc1-clk";
  };

  hps_0_eosc2: hps_0_eosc2 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
   clock-output-names = "hps_0_eosc2-clk";
  };

  hps_0_f2s_periph_ref_clk: hps_0_f2s_periph_ref_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "hps_0_f2s_periph_ref_clk-clk";
  };

  hps_0_f2s_sdram_ref_clk: hps_0_f2s_sdram_ref_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "hps_0_f2s_sdram_ref_clk-clk";
  };
 };

 sopc0: sopc@0 {
  device_type = "soc";
  ranges;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "ALTR,avalon", "simple-bus";
  bus-frequency = <0>;

  hps_0_bridges: bridge@0xc0000000 {
   compatible = "altr,bridge-16.1", "simple-bus";
   reg = <0xc0000000 0x20000000>,
    <0xff200000 0x00200000>;
   reg-names = "axi_h2f", "axi_h2f_lw";
   clocks = <&clk_50 &clk_50 &clk_50>;
   clock-names = "h2f_axi_clock", "h2f_lw_axi_clock", "f2h_sdram0_clock";
   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0x00000001 0x00020000 0xff220000 0x00000008>,
    <0x00000001 0x00031000 0xff231000 0x00000080>,
    <0x00000001 0x00001000 0xff201000 0x00000008>,
    <0x00000001 0x00005000 0xff205000 0x00000010>,
    <0x00000001 0x00003000 0xff203000 0x00000010>,
    <0x00000001 0x00004000 0xff204000 0x00000010>,
    <0x00000001 0x00035000 0xff235000 0x00000020>;

   jtag_uart: serial@0x100020000 {
    compatible = "altr,juart-16.1", "altr,juart-1.0";
    reg = <0x00000001 0x00020000 0x00000008>;
    clocks = <&clk_50>;
   };

   alt_vip_vfr_vga: vip@0x100031000 {
    compatible = "ALTR,vip-frame-reader-14.0", "ALTR,vip-frame-reader-9.1";
    reg = <0x00000001 0x00031000 0x00000080>;
    clocks = <&clk_50>;
    max-width = <1024>;
    max-height = <768>;
    bits-per-color = <8>;
    colors-per-beat = <4>;
    beats-per-pixel = <1>;
    mem-word-width = <128>;
   };

   sysid_qsys: sysid@0x100001000 {
    compatible = "altr,sysid-16.1", "altr,sysid-1.0";
    reg = <0x00000001 0x00001000 0x00000008>;
    clocks = <&clk_50>;
    id = <2899645186>;
    timestamp = <1496460340>;
   };

   key: gpio@0x100005000 {
    compatible = "altr,pio-16.1", "altr,pio-1.0";
    reg = <0x00000001 0x00005000 0x00000010>;
    interrupt-parent = <&hps_0_arm_gic_0>;
    interrupts = <0 40 1>;
    clocks = <&clk_50>;
    altr,gpio-bank-width = <4>;
    altr,interrupt-type = <3>;
    altr,interrupt_type = <3>;
    edge_type = <2>;
    level_trigger = <0>;
    resetvalue = <0>;
    #gpio-cells = <2>;
    gpio-controller;
   };

   ledr: gpio@0x100003000 {
    compatible = "altr,pio-16.1", "altr,pio-1.0";
    reg = <0x00000001 0x00003000 0x00000010>;
    clocks = <&clk_50>;
    altr,gpio-bank-width = <10>;
    resetvalue = <0>;
    #gpio-cells = <2>;
    gpio-controller;
   };

   sw: gpio@0x100004000 {
    compatible = "altr,pio-16.1", "altr,pio-1.0";
    reg = <0x00000001 0x00004000 0x00000010>;
    interrupt-parent = <&hps_0_arm_gic_0>;
    interrupts = <0 41 1>;
    clocks = <&clk_50>;
    altr,gpio-bank-width = <10>;
    altr,interrupt-type = <3>;
    altr,interrupt_type = <3>;
    edge_type = <2>;
    level_trigger = <0>;
    resetvalue = <0>;
    #gpio-cells = <2>;
    gpio-controller;
   };

   spi: spi@0x100035000 {
    compatible = "altr,spi-16.1", "altr,spi-1.0";
    reg = <0x00000001 0x00035000 0x00000020>;
    interrupt-parent = <&hps_0_arm_gic_0>;
    interrupts = <0 42 4>;
    clocks = <&clk_50>;
   };
  };

  hps_0_arm_gic_0: intc@0xfffed000 {
   compatible = "arm,cortex-a9-gic-16.1", "arm,cortex-a9-gic";
   reg = <0xfffed000 0x00001000>,
    <0xfffec100 0x00000100>;
   reg-names = "axi_slave0", "axi_slave1";
   interrupt-controller;
   #interrupt-cells = <3>;
  };

  hps_0_L2: L2-cache@0xfffef000 {
   compatible = "arm,pl310-cache-16.1", "arm,pl310-cache";
   reg = <0xfffef000 0x00001000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 38 4>;
   cache-level = <2>;
   cache-unified;
   arm,tag-latency = <1 1 1>;
   arm,data-latency = <2 1 1>;
  };

  hps_0_dma: dma@0xffe01000 {
   compatible = "arm,pl330-16.1", "arm,pl330", "arm,primecell";
   reg = <0xffe01000 0x00001000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 104 4>;
   clocks = <&l4_main_clk>;
   #dma-cells = <1>;
   #dma-channels = <8>;
   #dma-requests = <32>;
   clock-names = "apb_pclk";
   copy-align = <3>;
   nr-irqs = <9>;
   nr-valid-peri = <9>;
  };

  hps_0_sysmgr: sysmgr@0xffd08000 {
   compatible = "altr,sys-mgr-16.1", "altr,sys-mgr", "syscon";
   reg = <0xffd08000 0x00000400>;
   cpu1-start-addr = <4291854532>;
  };

  hps_0_clkmgr: clkmgr@0xffd04000 {
   compatible = "altr,clk-mgr-16.1", "altr,clk-mgr";
   reg = <0xffd04000 0x00001000>;
   clocks = <&hps_0_eosc1 &hps_0_eosc2 &hps_0_f2s_periph_ref_clk &hps_0_f2s_sdram_ref_clk>;
   clock-names = "eosc1", "eosc2", "f2s_periph_ref_clk", "f2s_sdram_ref_clk";

   clock_tree {
    #size-cells = <0>;
    #address-cells = <1>;

    sdram_pll: sdram_pll {
     compatible = "altr,socfpga-pll-clock";
     reg = <0x000000c0>;
     clocks = <&hps_0_eosc1 &hps_0_eosc2 &hps_0_f2s_sdram_ref_clk>;
     clock-names = "hps_0_eosc1", "hps_0_eosc2", "hps_0_f2s_sdram_ref_clk";
     #clock-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     ddr_dqs_clk: ddr_dqs_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x000000c8>;
      clocks = <&sdram_pll>;
      #clock-cells = <0>;
     };

     ddr_2x_dqs_clk: ddr_2x_dqs_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x000000cc>;
      clocks = <&sdram_pll>;
      #clock-cells = <0>;
     };

     ddr_dq_clk: ddr_dq_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x000000d0>;
      clocks = <&sdram_pll>;
      #clock-cells = <0>;
     };

     s2f_usr2_clk: s2f_usr2_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x000000d4>;
      clocks = <&sdram_pll>;
      #clock-cells = <0>;
     };
    };

    periph_pll: periph_pll {
     compatible = "altr,socfpga-pll-clock";
     reg = <0x00000080>;
     clocks = <&hps_0_eosc1 &hps_0_eosc2 &hps_0_f2s_periph_ref_clk>;
     clock-names = "hps_0_eosc1", "hps_0_eosc2", "hps_0_f2s_periph_ref_clk";
     #clock-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     per_nand_mmc_clk: per_nand_mmc_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000094>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };

     per_base_clk: per_base_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000098>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };

     per_qspi_clk: per_qspi_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000090>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };

     s2f_usr1_clk: s2f_usr1_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x0000009c>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };

     emac0_clk: emac0_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000088>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };

     emac1_clk: emac1_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x0000008c>;
      clocks = <&periph_pll>;
      #clock-cells = <0>;
     };
    };

    main_pll: main_pll {
     compatible = "altr,socfpga-pll-clock";
     reg = <0x00000040>;
     clocks = <&hps_0_eosc1>;
     #clock-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     cfg_s2f_usr0_clk: cfg_s2f_usr0_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x0000005c>;
      clocks = <&main_pll>;
      #clock-cells = <0>;
     };

     main_qspi_clk: main_qspi_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000054>;
      clocks = <&main_pll>;
      #clock-cells = <0>;
     };

     dbg_base_clk: dbg_base_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000050>;
      clocks = <&main_pll &hps_0_eosc1>;
      clock-names = "main_pll", "hps_0_eosc1";
      #clock-cells = <0>;
      div-reg = <0x000000e8 0x00000000 0x00000009>;
     };

     mpuclk: mpuclk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000048>;
      clocks = <&main_pll>;
      #clock-cells = <0>;
      div-reg = <0x000000e0 0x00000000 0x00000009>;
     };

     mainclk: mainclk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x0000004c>;
      clocks = <&main_pll>;
      #clock-cells = <0>;
      div-reg = <0x000000e4 0x00000000 0x00000009>;
     };

     main_nand_sdmmc_clk: main_nand_sdmmc_clk {
      compatible = "altr,socfpga-perip-clk";
      reg = <0x00000058>;
      clocks = <&main_pll>;
      #clock-cells = <0>;
     };
    };

    mpu_l2_ram_clk: mpu_l2_ram_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mpuclk>;
     #clock-cells = <0>;
     fixed-divider = <2>;
    };

    l4_main_clk: l4_main_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mainclk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000000>;
    };

    l3_mp_clk: l3_mp_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mainclk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000001>;
     div-reg = <0x00000064 0x00000000 0x00000002>;
    };

    l3_sp_clk: l3_sp_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&l3_mp_clk>;
     #clock-cells = <0>;
     div-reg = <0x00000064 0x00000002 0x00000002>;
    };

    l4_mp_clk: l4_mp_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mainclk &per_base_clk>;
     clock-names = "mainclk", "per_base_clk";
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000002>;
     div-reg = <0x00000064 0x00000004 0x00000003>;
    };

    l4_sp_clk: l4_sp_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mainclk &per_base_clk>;
     clock-names = "mainclk", "per_base_clk";
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000003>;
     div-reg = <0x00000064 0x00000007 0x00000003>;
    };

    dbg_at_clk: dbg_at_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&dbg_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000004>;
     div-reg = <0x00000068 0x00000000 0x00000002>;
    };

    dbg_clk: dbg_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&dbg_at_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000005>;
     div-reg = <0x00000068 0x00000002 0x00000002>;
    };

    dbg_trace_clk: dbg_trace_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&dbg_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000006>;
     div-reg = <0x0000006c 0x00000000 0x00000003>;
    };

    dbg_timer_clk: dbg_timer_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&dbg_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000007>;
    };

    cfg_clk: cfg_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&cfg_s2f_usr0_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000008>;
    };

    h2f_user0_clock: h2f_user0_clock {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&cfg_s2f_usr0_clk>;
     #clock-cells = <0>;
     clk-gate = <0x00000060 0x00000009>;
    };

    emac_0_clk: emac_0_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&emac0_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000000>;
    };

    emac_1_clk: emac_1_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&emac1_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000001>;
    };

    usb_mp_clk: usb_mp_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&per_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000002>;
     div-reg = <0x000000a4 0x00000000 0x00000003>;
    };

    spi_m_clk: spi_m_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&per_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000003>;
     div-reg = <0x000000a4 0x00000003 0x00000003>;
    };

    can0_clk: can0_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&per_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000004>;
     div-reg = <0x000000a4 0x00000006 0x00000003>;
    };

    can1_clk: can1_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&per_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000005>;
     div-reg = <0x000000a4 0x00000009 0x00000003>;
    };

    gpio_db_clk: gpio_db_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&per_base_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000006>;
     div-reg = <0x000000a8 0x00000000 0x00000018>;
    };

    h2f_user1_clock: h2f_user1_clock {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&s2f_usr1_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000007>;
    };

    sdmmc_clk: sdmmc_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&hps_0_f2s_periph_ref_clk &main_nand_sdmmc_clk &per_nand_mmc_clk>;
     clock-names = "hps_0_f2s_periph_ref_clk", "main_nand_sdmmc_clk", "per_nand_mmc_clk";
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000008>;
     clk-phase = <0 135>;
    };

    nand_x_clk: nand_x_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&hps_0_f2s_periph_ref_clk &main_nand_sdmmc_clk &per_nand_mmc_clk>;
     clock-names = "hps_0_f2s_periph_ref_clk", "main_nand_sdmmc_clk", "per_nand_mmc_clk";
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x00000009>;
    };

    nand_clk: nand_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&hps_0_f2s_periph_ref_clk &main_nand_sdmmc_clk &per_nand_mmc_clk>;
     clock-names = "hps_0_f2s_periph_ref_clk", "main_nand_sdmmc_clk", "per_nand_mmc_clk";
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x0000000a>;
     fixed-divider = <4>;
    };

    qspi_clk: qspi_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&hps_0_f2s_periph_ref_clk &main_qspi_clk &per_qspi_clk>;
     clock-names = "hps_0_f2s_periph_ref_clk", "main_qspi_clk", "per_qspi_clk";
     #clock-cells = <0>;
     clk-gate = <0x000000a0 0x0000000b>;
    };

    ddr_dqs_clk_gate: ddr_dqs_clk_gate {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&ddr_dqs_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000d8 0x00000000>;
    };

    ddr_2x_dqs_clk_gate: ddr_2x_dqs_clk_gate {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&ddr_2x_dqs_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000d8 0x00000001>;
    };

    ddr_dq_clk_gate: ddr_dq_clk_gate {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&ddr_dq_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000d8 0x00000002>;
    };

    h2f_user2_clock: h2f_user2_clock {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&s2f_usr2_clk>;
     #clock-cells = <0>;
     clk-gate = <0x000000d8 0x00000003>;
    };

    l3_main_clk: l3_main_clk {
     compatible = "altr,socfpga-gate-clk";
     clocks = <&mainclk>;
     #clock-cells = <0>;
    };

    mpu_periph_clk: mpu_periph_clk {
     compatible = "altr,socfpga-perip-clk";
     clocks = <&mpuclk>;
     #clock-cells = <0>;
     reg = <0x00000000>;
     fixed-divider = <4>;
    };
   };

   sdmmc_clk_divided: sdmmc_clk_divided {
    #clock-cells = <0>;
    compatible = "altr,socfpga-gate-clk";
    clocks = <&sdmmc_clk>;
    clk-gate = <0x000000a0 0x00000008>;
    fixed-divider = <4>;
   };
  };

  hps_0_rstmgr: rstmgr@0xffd05000 {
   compatible = "altr,rst-mgr-16.1", "altr,rst-mgr", "syscon";
   reg = <0xffd05000 0x00000100>;
   #reset-cells = <1>;
   altr,modrst-offset = <16>;
  };

  hps_0_fpgamgr: fpgamgr@0xff706000 {
   compatible = "altr,fpga-mgr-16.1", "altr,fpga-mgr", "altr,socfpga-fpga-mgr";
   reg = <0xff706000 0x00001000>,
    <0xffb90000 0x00000100>;
   reg-names = "axi_slave0", "axi_slave1";
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 175 4>;
   transport = "mmio";
  };

  hps_0_uart0: serial@0xffc02000 {
   compatible = "snps,dw-apb-uart-16.1", "snps,dw-apb-uart";
   reg = <0xffc02000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 162 4>;
   clocks = <&l4_sp_clk>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "okay";
  };

  hps_0_uart1: serial@0xffc03000 {
   compatible = "snps,dw-apb-uart-16.1", "snps,dw-apb-uart";
   reg = <0xffc03000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 163 4>;
   clocks = <&l4_sp_clk>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  hps_0_timer0: timer@0xffc08000 {
   compatible = "snps,dw-apb-timer-sp-16.1", "snps,dw-apb-timer-sp";
   reg = <0xffc08000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 167 4>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
  };

  hps_0_timer1: timer@0xffc09000 {
   compatible = "snps,dw-apb-timer-sp-16.1", "snps,dw-apb-timer-sp";
   reg = <0xffc09000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 168 4>;
   clocks = <&l4_sp_clk>;
   clock-names = "timer";
  };

  hps_0_timer2: timer@0xffd00000 {
   compatible = "snps,dw-apb-timer-osc-16.1", "snps,dw-apb-timer-osc";
   reg = <0xffd00000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 169 4>;
   clocks = <&hps_0_eosc1>;
   clock-names = "timer";
  };

  hps_0_timer3: timer@0xffd01000 {
   compatible = "snps,dw-apb-timer-osc-16.1", "snps,dw-apb-timer-osc";
   reg = <0xffd01000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 170 4>;
   clocks = <&hps_0_eosc1>;
   clock-names = "timer";
  };

  hps_0_wd_timer0: timer@0xffd02000 {
   compatible = "snps,dw-wdt-16.1", "snps,dw-wdt";
   reg = <0xffd02000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 171 4>;
   clocks = <&hps_0_eosc1>;
   clock-names = "timer";
  };

  hps_0_wd_timer1: timer@0xffd03000 {
   compatible = "snps,dw-wdt-16.1", "snps,dw-wdt";
   reg = <0xffd03000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 172 4>;
   clocks = <&per_base_clk>;
   clock-names = "timer";
   status = "disabled";
  };

  hps_0_gpio0: gpio@0xff708000 {
   compatible = "snps,dw-apb-gpio", "snps,dw-gpio-16.1", "snps,dw-gpio";
   reg = <0xff708000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 164 4>;
   clocks = <&l4_mp_clk>;
   #gpio-cells = <2>;
   gpio-controller;
   #address-cells = <1>;
   #size-cells = <0>;

   hps_0_gpio0_porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 164 4>;
    interrupt-parent = <&hps_0_arm_gic_0>;
   };
  };

  hps_0_gpio1: gpio@0xff709000 {
   compatible = "snps,dw-apb-gpio", "snps,dw-gpio-16.1", "snps,dw-gpio";
   reg = <0xff709000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 165 4>;
   clocks = <&l4_mp_clk>;
   #gpio-cells = <2>;
   gpio-controller;
   #address-cells = <1>;
   #size-cells = <0>;

   hps_0_gpio1_porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <29>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 165 4>;
    interrupt-parent = <&hps_0_arm_gic_0>;
   };
  };

  hps_0_gpio2: gpio@0xff70a000 {
   compatible = "snps,dw-apb-gpio", "snps,dw-gpio-16.1", "snps,dw-gpio";
   reg = <0xff70a000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 166 4>;
   clocks = <&l4_mp_clk>;
   #gpio-cells = <2>;
   gpio-controller;
   #address-cells = <1>;
   #size-cells = <0>;

   hps_0_gpio2_porta: gpio-controller@0 {
    compatible = "snps,dw-apb-gpio-port";
    gpio-controller;
    #gpio-cells = <2>;
    snps,nr-gpios = <27>;
    reg = <0>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 166 4>;
    interrupt-parent = <&hps_0_arm_gic_0>;
   };
  };

  hps_0_i2c0: i2c@0xffc04000 {
   compatible = "snps,designware-i2c-16.1", "snps,designware-i2c";
   reg = <0xffc04000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 158 4>;
   clocks = <&l4_sp_clk>;
   emptyfifo_hold_master = <1>;
   status = "okay";
   #address-cells = <1>;
   #size-cells = <0>;
   speed-mode = <0>;
   clock-frequency = <100000>;
   i2c-sda-falling-time-ns = <5000>;
   i2c-scl-falling-time-ns = <5000>;

   axl345: adi,axl345@0x53 {
    compatible = "adi,axl345";
    reg = <0x00000053>;
   };

   codec: wm8731@34 {
    #sound-dai-cells = <0>;
    compatible = "wlf,wm8731";
    reg = <0x1a>;
   };
  };

  hps_0_i2c1: i2c@0xffc05000 {
   compatible = "snps,designware-i2c-16.1", "snps,designware-i2c";
   reg = <0xffc05000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 159 4>;
   clocks = <&l4_sp_clk>;
   emptyfifo_hold_master = <1>;
   status = "okay";
  };

  hps_0_i2c2: i2c@0xffc06000 {
   compatible = "snps,designware-i2c-16.1", "snps,designware-i2c";
   reg = <0xffc06000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 160 4>;
   clocks = <&l4_sp_clk>;
   emptyfifo_hold_master = <1>;
   status = "disabled";
  };

  hps_0_i2c3: i2c@0xffc07000 {
   compatible = "snps,designware-i2c-16.1", "snps,designware-i2c";
   reg = <0xffc07000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 161 4>;
   clocks = <&l4_sp_clk>;
   emptyfifo_hold_master = <1>;
   status = "disabled";
  };

  hps_0_nand0: flash@0xff900000 {
   compatible = "denali,nand-16.1", "denali,denali-nand-dt";
   reg = <0xff900000 0x00010000>,
    <0xffb80000 0x00010000>;
   reg-names = "nand_data", "denali_reg";
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 144 4>;
   clocks = <&nand_clk>;
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";
   bank-width = <2>;
   device-width = <1>;
  };

  hps_0_spim0: spi@0xfff00000 {
   compatible = "snps,dw-spi-mmio-16.1", "snps,dw-spi-mmio", "snps,dw-apb-ssi";
   reg = <0xfff00000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 154 4>;
   clocks = <&spi_m_clk>;
   #address-cells = <1>;
   #size-cells = <0>;
   bus-num = <0>;
   num-chipselect = <4>;
   status = "okay";

   lcd: lcd@0 {
    compatible = "lcd,NT7534";
    reg = <0>;
    width = <128>;
    height = <64>;
    LCM_D_C = <&hps_0_gpio1_porta 12 1>;
    LCM_RESETn = <&hps_0_gpio1_porta 15 1>;
    LCM_BACKLIHGT = <&hps_0_gpio1_porta 8 1>;
   };
  };

  hps_0_spim1: spi@0xfff01000 {
   compatible = "snps,dw-spi-mmio-16.1", "snps,dw-spi-mmio", "snps,dw-apb-ssi";
   reg = <0xfff01000 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 155 4>;
   clocks = <&spi_m_clk>;
   #address-cells = <1>;
   #size-cells = <0>;
   bus-num = <0>;
   num-chipselect = <4>;
   status = "okay";

   spidev1: spidev@0 {
    compatible = "rohm,dh2228fv";
    reg = <0>;
    spi-max-frequency = <100000000>;
    enable-dma = <1>;
   };
  };

  hps_0_qspi: flash@0xff705000 {
   compatible = "cadence,qspi-16.1", "cadence,qspi", "cdns,qspi-nor";
   reg = <0xff705000 0x00000100>,
    <0xffa00000 0x00000100>;
   reg-names = "axi_slave0", "axi_slave1";
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 151 4>;
   clocks = <&qspi_clk>;
   bus-num = <2>;
   fifo-depth = <128>;
   num-chipselect = <4>;
   status = "okay";
   bank-width = <2>;
   device-width = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   master-ref-clk = <400000000>;
   ext-decoder = <0>;

   flash0: n25q512a@0 {
    compatible = "n25q512a";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0>;
    spi-max-frequency = <100000000>;
    m25p,fast-read;
    page-size = <256>;
    block-size = <16>;
    tshsl-ns = <50>;
    tsd2d-ns = <50>;
    tchsh-ns = <4>;
    tslch-ns = <4>;
    cdns,page-size = <256>;
    cdns,block-size = <16>;
    cdns,tshsl-ns = <50>;
    cdns,tsd2d-ns = <50>;
    cdns,tchsh-ns = <4>;
    cdns,tslch-ns = <4>;

    part0: partition@0 {
     label = "Flash 0 Raw Data";
     reg = <0x00000000 0x00800000>;
    };

    part1: partition@800000 {
     label = "Flash 1 jffs2 Filesystem";
     reg = <0x00800000 0x03800000>;
    };
   };
  };

  hps_0_sdmmc: flash@0xff704000 {
   compatible = "altr,socfpga-dw-mshc";
   reg = <0xff704000 0x00001000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 139 4>;
   clocks = <&l4_mp_clk &sdmmc_clk_divided>;
   clock-names = "biu", "ciu";
   fifo-depth = <1024>;
   num-slots = <1>;
   status = "okay";
   #address-cells = <1>;
   #size-cells = <0>;
   broken-cd;
   cap-mmc-highspeed;
   cap-sd-highspeed;
   bus-width = <4>;
   altr,dw-mshc-ciu-div = <3>;
   altr,dw-mshc-sdr-timing = <0 3>;
   supports-highspeed;
   cd = <&hps_0_gpio1_porta 18 0>;
   cd-gpios = <&hps_0_gpio1_porta 18 0>;
   vmmc-supply = <&regulator_3_3v>;
   vqmmc-supply = <&regulator_3_3v>;

   slot_0: slot@0 {
    reg = <0>;
    bus-width = <4>;
   };
  };

  hps_0_usb0: usb@0xffb00000 {
   compatible = "snps,dwc-otg-16.1", "snps,dwc-otg", "snps,dwc2";
   reg = <0xffb00000 0x00040000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 125 4>;
   clocks = <&usb_mp_clk>;
   clock-names = "otg";
   dev-nperio-tx-fifo-size = <4096>;
   dev-perio-tx-fifo-size = "<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>";
   dev-rx-fifo-size = <512>;
   dev-tx-fifo-size = "<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>";
   dma-mask = <268435455>;
   enable-dynamic-fifo = <1>;
   host-nperio-tx-fifo-size = <2560>;
   host-perio-tx-fifo-size = <2560>;
   host-rx-fifo-size = <2560>;
   phy-names = "usb2-phy";
   status = "disabled";
   ulpi-ddr = <0>;
   voltage-switch = <0>;
  };

  hps_0_usb1: usb@0xffb40000 {
   compatible = "snps,dwc-otg-16.1", "snps,dwc-otg", "snps,dwc2";
   reg = <0xffb40000 0x00040000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 128 4>;
   clocks = <&usb_mp_clk>;
   clock-names = "otg";
   dev-nperio-tx-fifo-size = <4096>;
   dev-perio-tx-fifo-size = "<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>";
   dev-rx-fifo-size = <512>;
   dev-tx-fifo-size = "<512 512 512 512 512 512 512 512 512 512 512 512 512 512 512>";
   dma-mask = <268435455>;
   enable-dynamic-fifo = <1>;
   host-nperio-tx-fifo-size = <2560>;
   host-perio-tx-fifo-size = <2560>;
   host-rx-fifo-size = <2560>;
   phy-names = "usb2-phy";
   status = "okay";
   ulpi-ddr = <0>;
   voltage-switch = <0>;
   phys = <&usbphy0>;
  };

  hps_0_gmac0: ethernet@0xff700000 {
   compatible = "synopsys,dwmac-16.1", "altr,socfpga-stmmac", "snps,dwmac-3.70a", "snps,dwmac";
   reg = <0xff700000 0x00002000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 115 4>;
   clocks = <&emac0_clk>;
   clock-names = "stmmaceth";
   interrupt-names = "macirq";
   rx-fifo-depth = <4096>;
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   status = "disabled";
   tx-fifo-depth = <4096>;
   address-bits = <48>;
   max-frame-size = <1518>;
   local-mac-address = [00 00 00 00 00 00];
   reset-names = "stmmaceth";
   resets = <&hps_0_rstmgr 32>;
  };

  hps_0_gmac1: ethernet@0xff702000 {
   compatible = "synopsys,dwmac-16.1", "altr,socfpga-stmmac", "snps,dwmac-3.70a", "snps,dwmac";
   reg = <0xff702000 0x00002000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 120 4>;
   clocks = <&emac1_clk>;
   clock-names = "stmmaceth";
   interrupt-names = "macirq";
   rx-fifo-depth = <4096>;
   snps,multicast-filter-bins = <256>;
   snps,perfect-filter-entries = <128>;
   status = "okay";
   tx-fifo-depth = <4096>;
   address-bits = <48>;
   max-frame-size = <3800>;
   local-mac-address = [00 00 00 00 00 00];
   phy-mode = "rgmii";
   snps,phy-addr = <0xffffffff>;
   phy-addr = <0xffffffff>;
   txc-skew-ps = <3000>;
   rxc-skew-ps = <3000>;
   txen-skew-ps = <0>;
   rxdv-skew-ps = <0>;
   rxd0-skew-ps = <0>;
   rxd1-skew-ps = <0>;
   rxd2-skew-ps = <0>;
   rxd3-skew-ps = <0>;
   txd0-skew-ps = <0>;
   txd1-skew-ps = <0>;
   txd2-skew-ps = <0>;
   txd3-skew-ps = <0>;
   altr,sysmgr-syscon = <&hps_0_sysmgr 0x00000060 2>;
   reset-names = "stmmaceth";
   resets = <&hps_0_rstmgr 33>;
  };

  hps_0_dcan0: can@0xffc00000 {
   compatible = "bosch,dcan-16.1", "bosch,d_can";
   reg = <0xffc00000 0x00001000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 131 4 0 132 4>;
   interrupt-names = "interrupt_sender0", "interrupt_sender1";
   clocks = <&can0_clk>;
   status = "disabled";
  };

  hps_0_dcan1: can@0xffc01000 {
   compatible = "bosch,dcan-16.1", "bosch,d_can";
   reg = <0xffc01000 0x00001000>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 135 4 0 136 4>;
   interrupt-names = "interrupt_sender0", "interrupt_sender1";
   clocks = <&can1_clk>;
   status = "disabled";
  };

  hps_0_l3regs: rl3regs@0xff800000 {
   compatible = "altr,l3regs-16.1", "altr,l3regs", "syscon";
   reg = <0xff800000 0x00001000>;
  };

  hps_0_sdrctl: sdr-ctl@0xffc25000 {
   compatible = "altr,sdr-ctl-16.1", "altr,sdr-ctl", "syscon";
   reg = <0xffc25000 0x00001000>;
  };

  hps_0_timer: timer@0xfffec600 {
   compatible = "arm,cortex-a9-twd-timer-16.1", "arm,cortex-a9-twd-timer";
   reg = <0xfffec600 0x00000100>;
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <1 13 3844>;
   clocks = <&mpu_periph_clk>;
  };

  hps_0_scu: scu@0xfffec000 {
   compatible = "arm,corex-a9-scu-16.1", "arm,cortex-a9-scu";
   reg = <0xfffec000 0x00000100>;
  };

  regulator_3_3v: vcc3p3-regulator {
   compatible = "regulator-fixed";
   regulator-name = "3.3V";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  soc_leds: leds {
   compatible = "gpio-leds";

   led_hps0: hps0 {
    label = "hps_led0";
    gpios = <&hps_0_gpio1_porta 24 0>;
   };

   mux_i2c0: i2c0mux {
    label="i2c0-mux";
    gpios = <&hps_0_gpio1_porta 19 0>;
    default-state = "on";
   };

   led_fpga0: fpga0 {
    label = "fpga_led0";
    gpios = <&ledr 0 0>;
   };

   led_fpga1: fpga1 {
    label = "fpga_led1";
    gpios = <&ledr 1 0>;
   };

   led_fpga2: fpga2 {
    label = "fpga_led2";
    gpios = <&ledr 2 0>;
   };

   led_fpga3: fpga3 {
    label = "fpga_led3";
    gpios = <&ledr 3 0>;
   };

   led_fpga4: fpga4 {
    label = "fpga_led4";
    gpios = <&ledr 4 0>;
   };

   led_fpga5: fpga5 {
    label = "fpga_led5";
    gpios = <&ledr 5 0>;
   };

   led_fpga6: fpga6 {
    label = "fpga_led6";
    gpios = <&ledr 6 0>;
   };

   led_fpga7: fpga7 {
    label = "fpga_led7";
    gpios = <&ledr 7 0>;
   };

   led_fpga8: fpga8 {
    label = "fpga_led8";
    gpios = <&ledr 8 0>;
   };

   led_fpga9: fpga9 {
    label = "fpga_led9";
    gpios = <&ledr 9 0>;
   };
  };

  sound {
   compatible = "opencores,socfpga-wm8731-audio";
   i2s-controller = <&i2s>;
   audio-codec = <&codec>;
   i2c-mux-gpio = <&hps_0_gpio1_porta 19 0>;
  };

  i2s: i2s@0 {
   #sound-dai-cells = <1>;
   compatible = "opencores,i2s";
   reg = <0xff200000 0x20>, <0xff200020 0x20>;
   clocks = <&clk44>, <&clk48>;
   clock-names = "clk44", "clk48";
   dmas = <&hps_0_dma 0>, <&hps_0_dma 1>;
   dma-names = "tx", "rx";
  };

  pmu: pmu0 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "arm,cortex-a9-pmu";
   interrupt-parent = <&hps_0_arm_gic_0>;
   interrupts = <0 176 4 0 177 4>;
   ranges;

   cti0: cti0@ff118000 {
    compatible = "arm,coresight-cti";
    reg = <0xff118000 0x00001000>;
   };

   cti1: cti0@ff119000 {
    compatible = "arm,coresight-cti";
    reg = <0xff119000 0x00001000>;
   };
  };

  fpgabridge0: fpgabridge@0 {
   compatible = "altr,socfpga-hps2fpga-bridge";
   label = "hps2fpga";
   reset-names = "hps2fpga";
   clocks = <&l4_main_clk>;
   resets = <&hps_0_rstmgr 96>;
  };

  fpgabridge1: fpgabridge@1 {
   compatible = "altr,socfpga-lwhps2fpga-bridge";
   label = "lwhps2fpga";
   reset-names = "lwhps2fpga";
   clocks = <&l4_main_clk>;
   resets = <&hps_0_rstmgr 97>;
  };

  fpgabridge2: fpgabridge@2 {
   compatible = "altr,socfpga-fpga2hps-bridge";
   label = "fpga2hps";
   reset-names = "fpga2hps";
   clocks = <&l4_main_clk>;
   resets = <&hps_0_rstmgr 98>;
  };

  fpgabridge3: fpgabridge@3 {
   compatible = "altr,socfpga-fpga2sdram-bridge";
   label = "fpga2sdram";
   read-ports-mask = <0x0000000f>;
   write-ports-mask = <0x0000000f>;
   cmd-ports-mask = <0x00000001>;
  };

  usbphy0: usbphy@0 {
   #phy-cells = <0>;
   compatible = "usb-nop-xceiv";
   status = "okay";
  };
 };

 chosen {
  bootargs = "console=ttyS0,115200";
 };
};
