<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ver2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd_16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_1Hz_v3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_50.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="counter10.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="counter10.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counterlogic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="counterlogic.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="countermodule.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="countermodule.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="gen66_BT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="led4_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525358051" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525358051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525359527" xil_pn:in_ck="-1160424012193319469" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525359527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="gen66_BT.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525359527" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8214192921520666996" xil_pn:start_ts="1525359527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525360039" xil_pn:in_ck="155118572712696938" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="854174881965335758" xil_pn:start_ts="1525360037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter10.vhf"/>
      <outfile xil_pn:name="counterlogic.vhf"/>
      <outfile xil_pn:name="countermodule.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1525359530" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4080598067230497489" xil_pn:start_ts="1525359530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525360039" xil_pn:in_ck="-4970046199509636130" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525360039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="counter10.vhf"/>
      <outfile xil_pn:name="counterlogic.vhf"/>
      <outfile xil_pn:name="countermodule.vhf"/>
      <outfile xil_pn:name="gen66_BT.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525360043" xil_pn:in_ck="-4970046199509636130" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1525360039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="countermodule.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
