Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/Ejercicios_Replicas/diagrama_isim_beh.exe -prj C:/Xilinx/Ejercicios_Replicas/diagrama_beh.prj work.diagrama 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Ejercicios_Replicas/diagrama.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_diagrama of entity diagrama
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable C:/Xilinx/Ejercicios_Replicas/diagrama_isim_beh.exe
Fuse Memory Usage: 29792 KB
Fuse CPU Usage: 953 ms
