
Projecto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097fc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800990c  0800990c  0001990c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f98  08009f98  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08009f98  08009f98  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f98  08009f98  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f98  08009f98  00019f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f9c  08009f9c  00019f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009fa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002520  20000078  0800a018  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002598  0800a018  00022598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f6f1  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bd1  00000000  00000000  0002f7d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  000323a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b6a  00000000  00000000  00033288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019a8f  00000000  00000000  00033df2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000135a9  00000000  00000000  0004d881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d207  00000000  00000000  00060e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004244  00000000  00000000  000ee034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f2278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080098f4 	.word	0x080098f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080098f4 	.word	0x080098f4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	; 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_d2iz>:
 800072c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000730:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000734:	d215      	bcs.n	8000762 <__aeabi_d2iz+0x36>
 8000736:	d511      	bpl.n	800075c <__aeabi_d2iz+0x30>
 8000738:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800073c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000740:	d912      	bls.n	8000768 <__aeabi_d2iz+0x3c>
 8000742:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000746:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800074a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800074e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000752:	fa23 f002 	lsr.w	r0, r3, r2
 8000756:	bf18      	it	ne
 8000758:	4240      	negne	r0, r0
 800075a:	4770      	bx	lr
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	4770      	bx	lr
 8000762:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000766:	d105      	bne.n	8000774 <__aeabi_d2iz+0x48>
 8000768:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800076c:	bf08      	it	eq
 800076e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000772:	4770      	bx	lr
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop

0800077c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	2110      	movs	r1, #16
 8000784:	4803      	ldr	r0, [pc, #12]	; (8000794 <SELECT+0x18>)
 8000786:	f002 fb20 	bl	8002dca <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800078a:	2001      	movs	r0, #1
 800078c:	f001 fc22 	bl	8001fd4 <HAL_Delay>
}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40010800 	.word	0x40010800

08000798 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800079c:	2201      	movs	r2, #1
 800079e:	2110      	movs	r1, #16
 80007a0:	4803      	ldr	r0, [pc, #12]	; (80007b0 <DESELECT+0x18>)
 80007a2:	f002 fb12 	bl	8002dca <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007a6:	2001      	movs	r0, #1
 80007a8:	f001 fc14 	bl	8001fd4 <HAL_Delay>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40010800 	.word	0x40010800

080007b4 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80007be:	bf00      	nop
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <SPI_TxByte+0x30>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d1f8      	bne.n	80007c0 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80007ce:	1df9      	adds	r1, r7, #7
 80007d0:	2364      	movs	r3, #100	; 0x64
 80007d2:	2201      	movs	r2, #1
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <SPI_TxByte+0x30>)
 80007d6:	f003 fedd 	bl	8004594 <HAL_SPI_Transmit>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200000e0 	.word	0x200000e0

080007e8 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80007f4:	bf00      	nop
 80007f6:	4b08      	ldr	r3, [pc, #32]	; (8000818 <SPI_TxBuffer+0x30>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	2b02      	cmp	r3, #2
 8000802:	d1f8      	bne.n	80007f6 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000804:	887a      	ldrh	r2, [r7, #2]
 8000806:	2364      	movs	r3, #100	; 0x64
 8000808:	6879      	ldr	r1, [r7, #4]
 800080a:	4803      	ldr	r0, [pc, #12]	; (8000818 <SPI_TxBuffer+0x30>)
 800080c:	f003 fec2 	bl	8004594 <HAL_SPI_Transmit>
}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200000e0 	.word	0x200000e0

0800081c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000822:	23ff      	movs	r3, #255	; 0xff
 8000824:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000826:	bf00      	nop
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <SPI_RxByte+0x34>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	2b02      	cmp	r3, #2
 8000834:	d1f8      	bne.n	8000828 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000836:	1dba      	adds	r2, r7, #6
 8000838:	1df9      	adds	r1, r7, #7
 800083a:	2364      	movs	r3, #100	; 0x64
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2301      	movs	r3, #1
 8000840:	4803      	ldr	r0, [pc, #12]	; (8000850 <SPI_RxByte+0x34>)
 8000842:	f003 ffea 	bl	800481a <HAL_SPI_TransmitReceive>

	return data;
 8000846:	79bb      	ldrb	r3, [r7, #6]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000e0 	.word	0x200000e0

08000854 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800085c:	f7ff ffde 	bl	800081c <SPI_RxByte>
 8000860:	4603      	mov	r3, r0
 8000862:	461a      	mov	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	701a      	strb	r2, [r3, #0]
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000876:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <SD_ReadyWait+0x30>)
 8000878:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800087c:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800087e:	f7ff ffcd 	bl	800081c <SPI_RxByte>
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2bff      	cmp	r3, #255	; 0xff
 800088a:	d003      	beq.n	8000894 <SD_ReadyWait+0x24>
 800088c:	4b04      	ldr	r3, [pc, #16]	; (80008a0 <SD_ReadyWait+0x30>)
 800088e:	881b      	ldrh	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d1f4      	bne.n	800087e <SD_ReadyWait+0xe>

	return res;
 8000894:	79fb      	ldrb	r3, [r7, #7]
}
 8000896:	4618      	mov	r0, r3
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000096 	.word	0x20000096

080008a4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80008aa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80008ae:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80008b0:	f7ff ff72 	bl	8000798 <DESELECT>
	for(int i = 0; i < 10; i++)
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	e005      	b.n	80008c6 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80008ba:	20ff      	movs	r0, #255	; 0xff
 80008bc:	f7ff ff7a 	bl	80007b4 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	3301      	adds	r3, #1
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	2b09      	cmp	r3, #9
 80008ca:	ddf6      	ble.n	80008ba <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80008cc:	f7ff ff56 	bl	800077c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80008d0:	2340      	movs	r3, #64	; 0x40
 80008d2:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80008e4:	2395      	movs	r3, #149	; 0x95
 80008e6:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80008e8:	463b      	mov	r3, r7
 80008ea:	2106      	movs	r1, #6
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff7b 	bl	80007e8 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80008f2:	e002      	b.n	80008fa <SD_PowerOn+0x56>
	{
		cnt--;
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80008fa:	f7ff ff8f 	bl	800081c <SPI_RxByte>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b01      	cmp	r3, #1
 8000902:	d002      	beq.n	800090a <SD_PowerOn+0x66>
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d1f4      	bne.n	80008f4 <SD_PowerOn+0x50>
	}

	DESELECT();
 800090a:	f7ff ff45 	bl	8000798 <DESELECT>
	SPI_TxByte(0XFF);
 800090e:	20ff      	movs	r0, #255	; 0xff
 8000910:	f7ff ff50 	bl	80007b4 <SPI_TxByte>

	PowerFlag = 1;
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <SD_PowerOn+0x80>)
 8000916:	2201      	movs	r2, #1
 8000918:	701a      	strb	r2, [r3, #0]
}
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000099 	.word	0x20000099

08000928 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800092c:	4b03      	ldr	r3, [pc, #12]	; (800093c <SD_PowerOff+0x14>)
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	20000099 	.word	0x20000099

08000940 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000944:	4b02      	ldr	r3, [pc, #8]	; (8000950 <SD_CheckPower+0x10>)
 8000946:	781b      	ldrb	r3, [r3, #0]
}
 8000948:	4618      	mov	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr
 8000950:	20000099 	.word	0x20000099

08000954 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <SD_RxDataBlock+0x58>)
 8000960:	22c8      	movs	r2, #200	; 0xc8
 8000962:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000964:	f7ff ff5a 	bl	800081c <SPI_RxByte>
 8000968:	4603      	mov	r3, r0
 800096a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	2bff      	cmp	r3, #255	; 0xff
 8000970:	d103      	bne.n	800097a <SD_RxDataBlock+0x26>
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <SD_RxDataBlock+0x58>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d1f4      	bne.n	8000964 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	2bfe      	cmp	r3, #254	; 0xfe
 800097e:	d001      	beq.n	8000984 <SD_RxDataBlock+0x30>
 8000980:	2300      	movs	r3, #0
 8000982:	e00f      	b.n	80009a4 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	607a      	str	r2, [r7, #4]
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff ff62 	bl	8000854 <SPI_RxBytePtr>
	} while(len--);
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	1e5a      	subs	r2, r3, #1
 8000994:	603a      	str	r2, [r7, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d1f4      	bne.n	8000984 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800099a:	f7ff ff3f 	bl	800081c <SPI_RxByte>
	SPI_RxByte();
 800099e:	f7ff ff3d 	bl	800081c <SPI_RxByte>

	return TRUE;
 80009a2:	2301      	movs	r3, #1
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000094 	.word	0x20000094

080009b0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80009c0:	f7ff ff56 	bl	8000870 <SD_ReadyWait>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2bff      	cmp	r3, #255	; 0xff
 80009c8:	d001      	beq.n	80009ce <SD_TxDataBlock+0x1e>
 80009ca:	2300      	movs	r3, #0
 80009cc:	e02f      	b.n	8000a2e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff feef 	bl	80007b4 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80009d6:	78fb      	ldrb	r3, [r7, #3]
 80009d8:	2bfd      	cmp	r3, #253	; 0xfd
 80009da:	d020      	beq.n	8000a1e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80009dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff ff01 	bl	80007e8 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80009e6:	f7ff ff19 	bl	800081c <SPI_RxByte>
		SPI_RxByte();
 80009ea:	f7ff ff17 	bl	800081c <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80009ee:	e00b      	b.n	8000a08 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80009f0:	f7ff ff14 	bl	800081c <SPI_RxByte>
 80009f4:	4603      	mov	r3, r0
 80009f6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80009f8:	7bfb      	ldrb	r3, [r7, #15]
 80009fa:	f003 031f 	and.w	r3, r3, #31
 80009fe:	2b05      	cmp	r3, #5
 8000a00:	d006      	beq.n	8000a10 <SD_TxDataBlock+0x60>
			i++;
 8000a02:	7bbb      	ldrb	r3, [r7, #14]
 8000a04:	3301      	adds	r3, #1
 8000a06:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000a08:	7bbb      	ldrb	r3, [r7, #14]
 8000a0a:	2b40      	cmp	r3, #64	; 0x40
 8000a0c:	d9f0      	bls.n	80009f0 <SD_TxDataBlock+0x40>
 8000a0e:	e000      	b.n	8000a12 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000a10:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000a12:	bf00      	nop
 8000a14:	f7ff ff02 	bl	800081c <SPI_RxByte>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0fa      	beq.n	8000a14 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	f003 031f 	and.w	r3, r3, #31
 8000a24:	2b05      	cmp	r3, #5
 8000a26:	d101      	bne.n	8000a2c <SD_TxDataBlock+0x7c>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e000      	b.n	8000a2e <SD_TxDataBlock+0x7e>

	return FALSE;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b084      	sub	sp, #16
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	6039      	str	r1, [r7, #0]
 8000a40:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000a42:	f7ff ff15 	bl	8000870 <SD_ReadyWait>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2bff      	cmp	r3, #255	; 0xff
 8000a4a:	d001      	beq.n	8000a50 <SD_SendCmd+0x1a>
 8000a4c:	23ff      	movs	r3, #255	; 0xff
 8000a4e:	e042      	b.n	8000ad6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff feae 	bl	80007b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	0e1b      	lsrs	r3, r3, #24
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fea8 	bl	80007b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	0c1b      	lsrs	r3, r3, #16
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fea2 	bl	80007b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	0a1b      	lsrs	r3, r3, #8
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fe9c 	bl	80007b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fe97 	bl	80007b4 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	2b40      	cmp	r3, #64	; 0x40
 8000a8a:	d102      	bne.n	8000a92 <SD_SendCmd+0x5c>
 8000a8c:	2395      	movs	r3, #149	; 0x95
 8000a8e:	73fb      	strb	r3, [r7, #15]
 8000a90:	e007      	b.n	8000aa2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	2b48      	cmp	r3, #72	; 0x48
 8000a96:	d102      	bne.n	8000a9e <SD_SendCmd+0x68>
 8000a98:	2387      	movs	r3, #135	; 0x87
 8000a9a:	73fb      	strb	r3, [r7, #15]
 8000a9c:	e001      	b.n	8000aa2 <SD_SendCmd+0x6c>
	else crc = 1;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000aa2:	7bfb      	ldrb	r3, [r7, #15]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe85 	bl	80007b4 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	2b4c      	cmp	r3, #76	; 0x4c
 8000aae:	d101      	bne.n	8000ab4 <SD_SendCmd+0x7e>
 8000ab0:	f7ff feb4 	bl	800081c <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000ab4:	230a      	movs	r3, #10
 8000ab6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000ab8:	f7ff feb0 	bl	800081c <SPI_RxByte>
 8000abc:	4603      	mov	r3, r0
 8000abe:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000ac0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	da05      	bge.n	8000ad4 <SD_SendCmd+0x9e>
 8000ac8:	7bbb      	ldrb	r3, [r7, #14]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	73bb      	strb	r3, [r7, #14]
 8000ace:	7bbb      	ldrb	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d1f1      	bne.n	8000ab8 <SD_SendCmd+0x82>

	return res;
 8000ad4:	7b7b      	ldrb	r3, [r7, #13]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SD_disk_initialize+0x14>
 8000af0:	2301      	movs	r3, #1
 8000af2:	e0d1      	b.n	8000c98 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000af4:	4b6a      	ldr	r3, [pc, #424]	; (8000ca0 <SD_disk_initialize+0x1c0>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <SD_disk_initialize+0x2a>
 8000b02:	4b67      	ldr	r3, [pc, #412]	; (8000ca0 <SD_disk_initialize+0x1c0>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	e0c6      	b.n	8000c98 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000b0a:	f7ff fecb 	bl	80008a4 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000b0e:	f7ff fe35 	bl	800077c <SELECT>

	/* check disk type */
	type = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000b16:	2100      	movs	r1, #0
 8000b18:	2040      	movs	r0, #64	; 0x40
 8000b1a:	f7ff ff8c 	bl	8000a36 <SD_SendCmd>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	f040 80a1 	bne.w	8000c68 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000b26:	4b5f      	ldr	r3, [pc, #380]	; (8000ca4 <SD_disk_initialize+0x1c4>)
 8000b28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b2c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000b2e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000b32:	2048      	movs	r0, #72	; 0x48
 8000b34:	f7ff ff7f 	bl	8000a36 <SD_SendCmd>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d155      	bne.n	8000bea <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000b3e:	2300      	movs	r3, #0
 8000b40:	73fb      	strb	r3, [r7, #15]
 8000b42:	e00c      	b.n	8000b5e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000b44:	7bfc      	ldrb	r4, [r7, #15]
 8000b46:	f7ff fe69 	bl	800081c <SPI_RxByte>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	f104 0310 	add.w	r3, r4, #16
 8000b52:	443b      	add	r3, r7
 8000b54:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	73fb      	strb	r3, [r7, #15]
 8000b5e:	7bfb      	ldrb	r3, [r7, #15]
 8000b60:	2b03      	cmp	r3, #3
 8000b62:	d9ef      	bls.n	8000b44 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000b64:	7abb      	ldrb	r3, [r7, #10]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d17e      	bne.n	8000c68 <SD_disk_initialize+0x188>
 8000b6a:	7afb      	ldrb	r3, [r7, #11]
 8000b6c:	2baa      	cmp	r3, #170	; 0xaa
 8000b6e:	d17b      	bne.n	8000c68 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000b70:	2100      	movs	r1, #0
 8000b72:	2077      	movs	r0, #119	; 0x77
 8000b74:	f7ff ff5f 	bl	8000a36 <SD_SendCmd>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d807      	bhi.n	8000b8e <SD_disk_initialize+0xae>
 8000b7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000b82:	2069      	movs	r0, #105	; 0x69
 8000b84:	f7ff ff57 	bl	8000a36 <SD_SendCmd>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d004      	beq.n	8000b98 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000b8e:	4b45      	ldr	r3, [pc, #276]	; (8000ca4 <SD_disk_initialize+0x1c4>)
 8000b90:	881b      	ldrh	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d1ec      	bne.n	8000b70 <SD_disk_initialize+0x90>
 8000b96:	e000      	b.n	8000b9a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000b98:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000b9a:	4b42      	ldr	r3, [pc, #264]	; (8000ca4 <SD_disk_initialize+0x1c4>)
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d062      	beq.n	8000c68 <SD_disk_initialize+0x188>
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	207a      	movs	r0, #122	; 0x7a
 8000ba6:	f7ff ff46 	bl	8000a36 <SD_SendCmd>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d15b      	bne.n	8000c68 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	73fb      	strb	r3, [r7, #15]
 8000bb4:	e00c      	b.n	8000bd0 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000bb6:	7bfc      	ldrb	r4, [r7, #15]
 8000bb8:	f7ff fe30 	bl	800081c <SPI_RxByte>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	f104 0310 	add.w	r3, r4, #16
 8000bc4:	443b      	add	r3, r7
 8000bc6:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	73fb      	strb	r3, [r7, #15]
 8000bd0:	7bfb      	ldrb	r3, [r7, #15]
 8000bd2:	2b03      	cmp	r3, #3
 8000bd4:	d9ef      	bls.n	8000bb6 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000bd6:	7a3b      	ldrb	r3, [r7, #8]
 8000bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <SD_disk_initialize+0x104>
 8000be0:	230c      	movs	r3, #12
 8000be2:	e000      	b.n	8000be6 <SD_disk_initialize+0x106>
 8000be4:	2304      	movs	r3, #4
 8000be6:	73bb      	strb	r3, [r7, #14]
 8000be8:	e03e      	b.n	8000c68 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000bea:	2100      	movs	r1, #0
 8000bec:	2077      	movs	r0, #119	; 0x77
 8000bee:	f7ff ff22 	bl	8000a36 <SD_SendCmd>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d808      	bhi.n	8000c0a <SD_disk_initialize+0x12a>
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	2069      	movs	r0, #105	; 0x69
 8000bfc:	f7ff ff1b 	bl	8000a36 <SD_SendCmd>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d801      	bhi.n	8000c0a <SD_disk_initialize+0x12a>
 8000c06:	2302      	movs	r3, #2
 8000c08:	e000      	b.n	8000c0c <SD_disk_initialize+0x12c>
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000c0e:	7bbb      	ldrb	r3, [r7, #14]
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d10e      	bne.n	8000c32 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000c14:	2100      	movs	r1, #0
 8000c16:	2077      	movs	r0, #119	; 0x77
 8000c18:	f7ff ff0d 	bl	8000a36 <SD_SendCmd>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d80e      	bhi.n	8000c40 <SD_disk_initialize+0x160>
 8000c22:	2100      	movs	r1, #0
 8000c24:	2069      	movs	r0, #105	; 0x69
 8000c26:	f7ff ff06 	bl	8000a36 <SD_SendCmd>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d107      	bne.n	8000c40 <SD_disk_initialize+0x160>
 8000c30:	e00c      	b.n	8000c4c <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000c32:	2100      	movs	r1, #0
 8000c34:	2041      	movs	r0, #65	; 0x41
 8000c36:	f7ff fefe 	bl	8000a36 <SD_SendCmd>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d004      	beq.n	8000c4a <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <SD_disk_initialize+0x1c4>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d1e2      	bne.n	8000c0e <SD_disk_initialize+0x12e>
 8000c48:	e000      	b.n	8000c4c <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000c4a:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000c4c:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <SD_disk_initialize+0x1c4>)
 8000c4e:	881b      	ldrh	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d007      	beq.n	8000c64 <SD_disk_initialize+0x184>
 8000c54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c58:	2050      	movs	r0, #80	; 0x50
 8000c5a:	f7ff feec 	bl	8000a36 <SD_SendCmd>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <SD_disk_initialize+0x188>
 8000c64:	2300      	movs	r3, #0
 8000c66:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000c68:	4a0f      	ldr	r2, [pc, #60]	; (8000ca8 <SD_disk_initialize+0x1c8>)
 8000c6a:	7bbb      	ldrb	r3, [r7, #14]
 8000c6c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000c6e:	f7ff fd93 	bl	8000798 <DESELECT>
	SPI_RxByte();
 8000c72:	f7ff fdd3 	bl	800081c <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000c76:	7bbb      	ldrb	r3, [r7, #14]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d008      	beq.n	8000c8e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <SD_disk_initialize+0x1c0>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	f023 0301 	bic.w	r3, r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <SD_disk_initialize+0x1c0>)
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	e001      	b.n	8000c92 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000c8e:	f7ff fe4b 	bl	8000928 <SD_PowerOff>
	}

	return Stat;
 8000c92:	4b03      	ldr	r3, [pc, #12]	; (8000ca0 <SD_disk_initialize+0x1c0>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	b2db      	uxtb	r3, r3
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd90      	pop	{r4, r7, pc}
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000094 	.word	0x20000094
 8000ca8:	20000098 	.word	0x20000098

08000cac <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <SD_disk_status+0x14>
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e002      	b.n	8000cc6 <SD_disk_status+0x1a>
	return Stat;
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <SD_disk_status+0x24>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr
 8000cd0:	20000000 	.word	0x20000000

08000cd4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d102      	bne.n	8000cf0 <SD_disk_read+0x1c>
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d101      	bne.n	8000cf4 <SD_disk_read+0x20>
 8000cf0:	2304      	movs	r3, #4
 8000cf2:	e051      	b.n	8000d98 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <SD_disk_read+0xcc>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SD_disk_read+0x32>
 8000d02:	2303      	movs	r3, #3
 8000d04:	e048      	b.n	8000d98 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000d06:	4b27      	ldr	r3, [pc, #156]	; (8000da4 <SD_disk_read+0xd0>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d102      	bne.n	8000d18 <SD_disk_read+0x44>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	025b      	lsls	r3, r3, #9
 8000d16:	607b      	str	r3, [r7, #4]

	SELECT();
 8000d18:	f7ff fd30 	bl	800077c <SELECT>

	if (count == 1)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d111      	bne.n	8000d46 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	2051      	movs	r0, #81	; 0x51
 8000d26:	f7ff fe86 	bl	8000a36 <SD_SendCmd>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d129      	bne.n	8000d84 <SD_disk_read+0xb0>
 8000d30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d34:	68b8      	ldr	r0, [r7, #8]
 8000d36:	f7ff fe0d 	bl	8000954 <SD_RxDataBlock>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d021      	beq.n	8000d84 <SD_disk_read+0xb0>
 8000d40:	2300      	movs	r3, #0
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	e01e      	b.n	8000d84 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	2052      	movs	r0, #82	; 0x52
 8000d4a:	f7ff fe74 	bl	8000a36 <SD_SendCmd>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d117      	bne.n	8000d84 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000d54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d58:	68b8      	ldr	r0, [r7, #8]
 8000d5a:	f7ff fdfb 	bl	8000954 <SD_RxDataBlock>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00a      	beq.n	8000d7a <SD_disk_read+0xa6>
				buff += 512;
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000d6a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	603b      	str	r3, [r7, #0]
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1ed      	bne.n	8000d54 <SD_disk_read+0x80>
 8000d78:	e000      	b.n	8000d7c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000d7a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	204c      	movs	r0, #76	; 0x4c
 8000d80:	f7ff fe59 	bl	8000a36 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000d84:	f7ff fd08 	bl	8000798 <DESELECT>
	SPI_RxByte();
 8000d88:	f7ff fd48 	bl	800081c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	bf14      	ite	ne
 8000d92:	2301      	movne	r3, #1
 8000d94:	2300      	moveq	r3, #0
 8000d96:	b2db      	uxtb	r3, r3
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000000 	.word	0x20000000
 8000da4:	20000098 	.word	0x20000098

08000da8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
 8000db2:	603b      	str	r3, [r7, #0]
 8000db4:	4603      	mov	r3, r0
 8000db6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d102      	bne.n	8000dc4 <SD_disk_write+0x1c>
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <SD_disk_write+0x20>
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	e06b      	b.n	8000ea0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000dc8:	4b37      	ldr	r3, [pc, #220]	; (8000ea8 <SD_disk_write+0x100>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <SD_disk_write+0x32>
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e062      	b.n	8000ea0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000dda:	4b33      	ldr	r3, [pc, #204]	; (8000ea8 <SD_disk_write+0x100>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	f003 0304 	and.w	r3, r3, #4
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SD_disk_write+0x44>
 8000de8:	2302      	movs	r3, #2
 8000dea:	e059      	b.n	8000ea0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000dec:	4b2f      	ldr	r3, [pc, #188]	; (8000eac <SD_disk_write+0x104>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d102      	bne.n	8000dfe <SD_disk_write+0x56>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	025b      	lsls	r3, r3, #9
 8000dfc:	607b      	str	r3, [r7, #4]

	SELECT();
 8000dfe:	f7ff fcbd 	bl	800077c <SELECT>

	if (count == 1)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d110      	bne.n	8000e2a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000e08:	6879      	ldr	r1, [r7, #4]
 8000e0a:	2058      	movs	r0, #88	; 0x58
 8000e0c:	f7ff fe13 	bl	8000a36 <SD_SendCmd>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d13a      	bne.n	8000e8c <SD_disk_write+0xe4>
 8000e16:	21fe      	movs	r1, #254	; 0xfe
 8000e18:	68b8      	ldr	r0, [r7, #8]
 8000e1a:	f7ff fdc9 	bl	80009b0 <SD_TxDataBlock>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d033      	beq.n	8000e8c <SD_disk_write+0xe4>
			count = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	e030      	b.n	8000e8c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000e2a:	4b20      	ldr	r3, [pc, #128]	; (8000eac <SD_disk_write+0x104>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d007      	beq.n	8000e46 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000e36:	2100      	movs	r1, #0
 8000e38:	2077      	movs	r0, #119	; 0x77
 8000e3a:	f7ff fdfc 	bl	8000a36 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000e3e:	6839      	ldr	r1, [r7, #0]
 8000e40:	2057      	movs	r0, #87	; 0x57
 8000e42:	f7ff fdf8 	bl	8000a36 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000e46:	6879      	ldr	r1, [r7, #4]
 8000e48:	2059      	movs	r0, #89	; 0x59
 8000e4a:	f7ff fdf4 	bl	8000a36 <SD_SendCmd>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d11b      	bne.n	8000e8c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000e54:	21fc      	movs	r1, #252	; 0xfc
 8000e56:	68b8      	ldr	r0, [r7, #8]
 8000e58:	f7ff fdaa 	bl	80009b0 <SD_TxDataBlock>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00a      	beq.n	8000e78 <SD_disk_write+0xd0>
				buff += 512;
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e68:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1ee      	bne.n	8000e54 <SD_disk_write+0xac>
 8000e76:	e000      	b.n	8000e7a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000e78:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000e7a:	21fd      	movs	r1, #253	; 0xfd
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff fd97 	bl	80009b0 <SD_TxDataBlock>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <SD_disk_write+0xe4>
			{
				count = 1;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000e8c:	f7ff fc84 	bl	8000798 <DESELECT>
	SPI_RxByte();
 8000e90:	f7ff fcc4 	bl	800081c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	bf14      	ite	ne
 8000e9a:	2301      	movne	r3, #1
 8000e9c:	2300      	moveq	r3, #0
 8000e9e:	b2db      	uxtb	r3, r3
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000098 	.word	0x20000098

08000eb0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b08b      	sub	sp, #44	; 0x2c
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	603a      	str	r2, [r7, #0]
 8000eba:	71fb      	strb	r3, [r7, #7]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SD_disk_ioctl+0x1e>
 8000eca:	2304      	movs	r3, #4
 8000ecc:	e115      	b.n	80010fa <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000ed4:	79bb      	ldrb	r3, [r7, #6]
 8000ed6:	2b05      	cmp	r3, #5
 8000ed8:	d124      	bne.n	8000f24 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000eda:	6a3b      	ldr	r3, [r7, #32]
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d012      	beq.n	8000f08 <SD_disk_ioctl+0x58>
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	dc1a      	bgt.n	8000f1c <SD_disk_ioctl+0x6c>
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d002      	beq.n	8000ef0 <SD_disk_ioctl+0x40>
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d006      	beq.n	8000efc <SD_disk_ioctl+0x4c>
 8000eee:	e015      	b.n	8000f1c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000ef0:	f7ff fd1a 	bl	8000928 <SD_PowerOff>
			res = RES_OK;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000efa:	e0fc      	b.n	80010f6 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000efc:	f7ff fcd2 	bl	80008a4 <SD_PowerOn>
			res = RES_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000f06:	e0f6      	b.n	80010f6 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000f08:	6a3b      	ldr	r3, [r7, #32]
 8000f0a:	1c5c      	adds	r4, r3, #1
 8000f0c:	f7ff fd18 	bl	8000940 <SD_CheckPower>
 8000f10:	4603      	mov	r3, r0
 8000f12:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000f14:	2300      	movs	r3, #0
 8000f16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000f1a:	e0ec      	b.n	80010f6 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000f1c:	2304      	movs	r3, #4
 8000f1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f22:	e0e8      	b.n	80010f6 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000f24:	4b77      	ldr	r3, [pc, #476]	; (8001104 <SD_disk_ioctl+0x254>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <SD_disk_ioctl+0x86>
 8000f32:	2303      	movs	r3, #3
 8000f34:	e0e1      	b.n	80010fa <SD_disk_ioctl+0x24a>

		SELECT();
 8000f36:	f7ff fc21 	bl	800077c <SELECT>

		switch (ctrl)
 8000f3a:	79bb      	ldrb	r3, [r7, #6]
 8000f3c:	2b0d      	cmp	r3, #13
 8000f3e:	f200 80cb 	bhi.w	80010d8 <SD_disk_ioctl+0x228>
 8000f42:	a201      	add	r2, pc, #4	; (adr r2, 8000f48 <SD_disk_ioctl+0x98>)
 8000f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f48:	08001043 	.word	0x08001043
 8000f4c:	08000f81 	.word	0x08000f81
 8000f50:	08001033 	.word	0x08001033
 8000f54:	080010d9 	.word	0x080010d9
 8000f58:	080010d9 	.word	0x080010d9
 8000f5c:	080010d9 	.word	0x080010d9
 8000f60:	080010d9 	.word	0x080010d9
 8000f64:	080010d9 	.word	0x080010d9
 8000f68:	080010d9 	.word	0x080010d9
 8000f6c:	080010d9 	.word	0x080010d9
 8000f70:	080010d9 	.word	0x080010d9
 8000f74:	08001055 	.word	0x08001055
 8000f78:	08001079 	.word	0x08001079
 8000f7c:	0800109d 	.word	0x0800109d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000f80:	2100      	movs	r1, #0
 8000f82:	2049      	movs	r0, #73	; 0x49
 8000f84:	f7ff fd57 	bl	8000a36 <SD_SendCmd>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f040 80a8 	bne.w	80010e0 <SD_disk_ioctl+0x230>
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	2110      	movs	r1, #16
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fcdc 	bl	8000954 <SD_RxDataBlock>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 809e 	beq.w	80010e0 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000fa4:	7b3b      	ldrb	r3, [r7, #12]
 8000fa6:	099b      	lsrs	r3, r3, #6
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d10e      	bne.n	8000fcc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000fae:	7d7b      	ldrb	r3, [r7, #21]
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	7d3b      	ldrb	r3, [r7, #20]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	4413      	add	r3, r2
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000fc2:	8bfb      	ldrh	r3, [r7, #30]
 8000fc4:	029a      	lsls	r2, r3, #10
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	e02e      	b.n	800102a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000fcc:	7c7b      	ldrb	r3, [r7, #17]
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	7dbb      	ldrb	r3, [r7, #22]
 8000fd6:	09db      	lsrs	r3, r3, #7
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	7d7b      	ldrb	r3, [r7, #21]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	f003 0306 	and.w	r3, r3, #6
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	4413      	add	r3, r2
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	3302      	adds	r3, #2
 8000ff0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000ff4:	7d3b      	ldrb	r3, [r7, #20]
 8000ff6:	099b      	lsrs	r3, r3, #6
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	7cfb      	ldrb	r3, [r7, #19]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	b29b      	uxth	r3, r3
 8001004:	4413      	add	r3, r2
 8001006:	b29a      	uxth	r2, r3
 8001008:	7cbb      	ldrb	r3, [r7, #18]
 800100a:	029b      	lsls	r3, r3, #10
 800100c:	b29b      	uxth	r3, r3
 800100e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001012:	b29b      	uxth	r3, r3
 8001014:	4413      	add	r3, r2
 8001016:	b29b      	uxth	r3, r3
 8001018:	3301      	adds	r3, #1
 800101a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800101c:	8bfa      	ldrh	r2, [r7, #30]
 800101e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001022:	3b09      	subs	r3, #9
 8001024:	409a      	lsls	r2, r3
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800102a:	2300      	movs	r3, #0
 800102c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001030:	e056      	b.n	80010e0 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001038:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001040:	e055      	b.n	80010ee <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001042:	f7ff fc15 	bl	8000870 <SD_ReadyWait>
 8001046:	4603      	mov	r3, r0
 8001048:	2bff      	cmp	r3, #255	; 0xff
 800104a:	d14b      	bne.n	80010e4 <SD_disk_ioctl+0x234>
 800104c:	2300      	movs	r3, #0
 800104e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001052:	e047      	b.n	80010e4 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001054:	2100      	movs	r1, #0
 8001056:	2049      	movs	r0, #73	; 0x49
 8001058:	f7ff fced 	bl	8000a36 <SD_SendCmd>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d142      	bne.n	80010e8 <SD_disk_ioctl+0x238>
 8001062:	2110      	movs	r1, #16
 8001064:	6a38      	ldr	r0, [r7, #32]
 8001066:	f7ff fc75 	bl	8000954 <SD_RxDataBlock>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d03b      	beq.n	80010e8 <SD_disk_ioctl+0x238>
 8001070:	2300      	movs	r3, #0
 8001072:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001076:	e037      	b.n	80010e8 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001078:	2100      	movs	r1, #0
 800107a:	204a      	movs	r0, #74	; 0x4a
 800107c:	f7ff fcdb 	bl	8000a36 <SD_SendCmd>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d132      	bne.n	80010ec <SD_disk_ioctl+0x23c>
 8001086:	2110      	movs	r1, #16
 8001088:	6a38      	ldr	r0, [r7, #32]
 800108a:	f7ff fc63 	bl	8000954 <SD_RxDataBlock>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d02b      	beq.n	80010ec <SD_disk_ioctl+0x23c>
 8001094:	2300      	movs	r3, #0
 8001096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800109a:	e027      	b.n	80010ec <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800109c:	2100      	movs	r1, #0
 800109e:	207a      	movs	r0, #122	; 0x7a
 80010a0:	f7ff fcc9 	bl	8000a36 <SD_SendCmd>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d116      	bne.n	80010d8 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80010b0:	e00b      	b.n	80010ca <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80010b2:	6a3c      	ldr	r4, [r7, #32]
 80010b4:	1c63      	adds	r3, r4, #1
 80010b6:	623b      	str	r3, [r7, #32]
 80010b8:	f7ff fbb0 	bl	800081c <SPI_RxByte>
 80010bc:	4603      	mov	r3, r0
 80010be:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80010c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010c4:	3301      	adds	r3, #1
 80010c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80010ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010ce:	2b03      	cmp	r3, #3
 80010d0:	d9ef      	bls.n	80010b2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80010d8:	2304      	movs	r3, #4
 80010da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010de:	e006      	b.n	80010ee <SD_disk_ioctl+0x23e>
			break;
 80010e0:	bf00      	nop
 80010e2:	e004      	b.n	80010ee <SD_disk_ioctl+0x23e>
			break;
 80010e4:	bf00      	nop
 80010e6:	e002      	b.n	80010ee <SD_disk_ioctl+0x23e>
			break;
 80010e8:	bf00      	nop
 80010ea:	e000      	b.n	80010ee <SD_disk_ioctl+0x23e>
			break;
 80010ec:	bf00      	nop
		}

		DESELECT();
 80010ee:	f7ff fb53 	bl	8000798 <DESELECT>
		SPI_RxByte();
 80010f2:	f7ff fb93 	bl	800081c <SPI_RxByte>
	}

	return res;
 80010f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	372c      	adds	r7, #44	; 0x2c
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	bf00      	nop
 8001104:	20000000 	.word	0x20000000

08001108 <RTC_GetTimeStr>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void fsm(state_t *estado,event_t evento);

void RTC_GetTimeStr(char *buffer) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af02      	add	r7, sp, #8
 800110e:	6078      	str	r0, [r7, #4]
  RTC_DateTypeDef sDate;
  RTC_TimeTypeDef sTime;

  // Obtiene la fecha y hora actual del RTC
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	2200      	movs	r2, #0
 8001116:	4619      	mov	r1, r3
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <RTC_GetTimeStr+0x44>)
 800111a:	f002 fec1 	bl	8003ea0 <HAL_RTC_GetDate>
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	2200      	movs	r2, #0
 8001124:	4619      	mov	r1, r3
 8001126:	4809      	ldr	r0, [pc, #36]	; (800114c <RTC_GetTimeStr+0x44>)
 8001128:	f002 fd2c 	bl	8003b84 <HAL_RTC_GetTime>

  // Formatea la hora como una cadena de caracteres y la guarda en el buffer
  sprintf(buffer, "\n\r%02d:%02d:%02d\n\r", sTime.Hours, sTime.Minutes,
 800112c:	7a3b      	ldrb	r3, [r7, #8]
 800112e:	461a      	mov	r2, r3
 8001130:	7a7b      	ldrb	r3, [r7, #9]
 8001132:	4619      	mov	r1, r3
          sTime.Seconds);
 8001134:	7abb      	ldrb	r3, [r7, #10]
  sprintf(buffer, "\n\r%02d:%02d:%02d\n\r", sTime.Hours, sTime.Minutes,
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	460b      	mov	r3, r1
 800113a:	4905      	ldr	r1, [pc, #20]	; (8001150 <RTC_GetTimeStr+0x48>)
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f007 ff27 	bl	8008f90 <siprintf>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200000cc 	.word	0x200000cc
 8001150:	0800990c 	.word	0x0800990c
 8001154:	00000000 	.word	0x00000000

08001158 <GetTemperatura>:

void GetTemperatura(char *timeStr) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b096      	sub	sp, #88	; 0x58
 800115c:	af02      	add	r7, sp, #8
 800115e:	6078      	str	r0, [r7, #4]
  int parte_decimal;
  int adc_value1;
  int adc_value;
  char Cadena[50];

  HAL_ADC_Start(&hadc1);
 8001160:	4841      	ldr	r0, [pc, #260]	; (8001268 <GetTemperatura+0x110>)
 8001162:	f001 f833 	bl	80021cc <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001166:	2164      	movs	r1, #100	; 0x64
 8001168:	483f      	ldr	r0, [pc, #252]	; (8001268 <GetTemperatura+0x110>)
 800116a:	f001 f909 	bl	8002380 <HAL_ADC_PollForConversion>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d104      	bne.n	800117e <GetTemperatura+0x26>
    adc_value = HAL_ADC_GetValue(&hadc1);
 8001174:	483c      	ldr	r0, [pc, #240]	; (8001268 <GetTemperatura+0x110>)
 8001176:	f001 fa09 	bl	800258c <HAL_ADC_GetValue>
 800117a:	4603      	mov	r3, r0
 800117c:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  HAL_ADC_Stop(&hadc1);
 800117e:	483a      	ldr	r0, [pc, #232]	; (8001268 <GetTemperatura+0x110>)
 8001180:	f001 f8d2 	bl	8002328 <HAL_ADC_Stop>
  HAL_Delay(1000);
 8001184:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001188:	f000 ff24 	bl	8001fd4 <HAL_Delay>
  adc_value1 = (((adc_value * TEMP_RESOLUTION) / 4096) * 3.3 * 100) -
 800118c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800118e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001192:	fb02 f303 	mul.w	r3, r2, r3
 8001196:	2b00      	cmp	r3, #0
 8001198:	da01      	bge.n	800119e <GetTemperatura+0x46>
 800119a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800119e:	131b      	asrs	r3, r3, #12
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fa59 	bl	8000658 <__aeabi_i2d>
 80011a6:	a32c      	add	r3, pc, #176	; (adr r3, 8001258 <GetTemperatura+0x100>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7fe ffd8 	bl	8000160 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b2b      	ldr	r3, [pc, #172]	; (800126c <GetTemperatura+0x114>)
 80011be:	f7fe ffcf 	bl	8000160 <__aeabi_dmul>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	a325      	add	r3, pc, #148	; (adr r3, 8001260 <GetTemperatura+0x108>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	f7ff f8f4 	bl	80003bc <__aeabi_dsub>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff faa6 	bl	800072c <__aeabi_d2iz>
 80011e0:	4603      	mov	r3, r0
 80011e2:	64bb      	str	r3, [r7, #72]	; 0x48
               50 * TEMP_RESOLUTION;
  parte_entera = adc_value1 / TEMP_RESOLUTION;
 80011e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011e6:	4a22      	ldr	r2, [pc, #136]	; (8001270 <GetTemperatura+0x118>)
 80011e8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ec:	1312      	asrs	r2, r2, #12
 80011ee:	17db      	asrs	r3, r3, #31
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	647b      	str	r3, [r7, #68]	; 0x44
  parte_decimal = abs(adc_value1 % (parte_entera * TEMP_RESOLUTION));
 80011f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80011fa:	fb03 f202 	mul.w	r2, r3, r2
 80011fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001200:	fb93 f1f2 	sdiv	r1, r3, r2
 8001204:	fb01 f202 	mul.w	r2, r1, r2
 8001208:	1a9b      	subs	r3, r3, r2
 800120a:	2b00      	cmp	r3, #0
 800120c:	bfb8      	it	lt
 800120e:	425b      	neglt	r3, r3
 8001210:	643b      	str	r3, [r7, #64]	; 0x40
  parte_decimal = parte_decimal / 1000;
 8001212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001214:	4a17      	ldr	r2, [pc, #92]	; (8001274 <GetTemperatura+0x11c>)
 8001216:	fb82 1203 	smull	r1, r2, r2, r3
 800121a:	1192      	asrs	r2, r2, #6
 800121c:	17db      	asrs	r3, r3, #31
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	643b      	str	r3, [r7, #64]	; 0x40

  sprintf(Cadena, "%s %d,%0.2d C\n\r", timeStr, parte_entera, parte_decimal);
 8001222:	f107 000c 	add.w	r0, r7, #12
 8001226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	4912      	ldr	r1, [pc, #72]	; (8001278 <GetTemperatura+0x120>)
 8001230:	f007 feae 	bl	8008f90 <siprintf>

  // Enviar la cadena por UART
  HAL_UART_Transmit(&huart1, (uint8_t *)Cadena, strlen(Cadena), HAL_MAX_DELAY);
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	4618      	mov	r0, r3
 800123a:	f7fe ff89 	bl	8000150 <strlen>
 800123e:	4603      	mov	r3, r0
 8001240:	b29a      	uxth	r2, r3
 8001242:	f107 010c 	add.w	r1, r7, #12
 8001246:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800124a:	480c      	ldr	r0, [pc, #48]	; (800127c <GetTemperatura+0x124>)
 800124c:	f003 fd8c 	bl	8004d68 <HAL_UART_Transmit>
}
 8001250:	bf00      	nop
 8001252:	3750      	adds	r7, #80	; 0x50
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	66666666 	.word	0x66666666
 800125c:	400a6666 	.word	0x400a6666
 8001260:	00000000 	.word	0x00000000
 8001264:	411e8480 	.word	0x411e8480
 8001268:	2000009c 	.word	0x2000009c
 800126c:	40590000 	.word	0x40590000
 8001270:	68db8bad 	.word	0x68db8bad
 8001274:	10624dd3 	.word	0x10624dd3
 8001278:	08009920 	.word	0x08009920
 800127c:	20000138 	.word	0x20000138

08001280 <flectura>:
  f_lseek(&fil, fil.fsize);
  f_puts(header, &fil);
  f_close(&fil);
}

void flectura(FATFS fs, FIL fil) {
 8001280:	b084      	sub	sp, #16
 8001282:	b590      	push	{r4, r7, lr}
 8001284:	b097      	sub	sp, #92	; 0x5c
 8001286:	af04      	add	r7, sp, #16
 8001288:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800128c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int32_t entero;
  int32_t decimal;
  char buffer[50];

  // Obtiene la fecha y hora actual del RTC
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001290:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001294:	2200      	movs	r2, #0
 8001296:	4619      	mov	r1, r3
 8001298:	4848      	ldr	r0, [pc, #288]	; (80013bc <flectura+0x13c>)
 800129a:	f002 fe01 	bl	8003ea0 <HAL_RTC_GetDate>
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800129e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012a2:	2200      	movs	r2, #0
 80012a4:	4619      	mov	r1, r3
 80012a6:	4845      	ldr	r0, [pc, #276]	; (80013bc <flectura+0x13c>)
 80012a8:	f002 fc6c 	bl	8003b84 <HAL_RTC_GetTime>

  HAL_ADC_Start(&hadc1);
 80012ac:	4844      	ldr	r0, [pc, #272]	; (80013c0 <flectura+0x140>)
 80012ae:	f000 ff8d 	bl	80021cc <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 80012b2:	2164      	movs	r1, #100	; 0x64
 80012b4:	4842      	ldr	r0, [pc, #264]	; (80013c0 <flectura+0x140>)
 80012b6:	f001 f863 	bl	8002380 <HAL_ADC_PollForConversion>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d104      	bne.n	80012ca <flectura+0x4a>
    adcValue = HAL_ADC_GetValue(&hadc1);
 80012c0:	483f      	ldr	r0, [pc, #252]	; (80013c0 <flectura+0x140>)
 80012c2:	f001 f963 	bl	800258c <HAL_ADC_GetValue>
 80012c6:	4603      	mov	r3, r0
 80012c8:	647b      	str	r3, [r7, #68]	; 0x44
  }
  HAL_ADC_Stop(&hadc1);
 80012ca:	483d      	ldr	r0, [pc, #244]	; (80013c0 <flectura+0x140>)
 80012cc:	f001 f82c 	bl	8002328 <HAL_ADC_Stop>
  adcValue =
      (((adcValue * TEMP_RESOLUTION) / 4096) * 330) - 50 * TEMP_RESOLUTION;
 80012d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80012d6:	fb02 f303 	mul.w	r3, r2, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	da01      	bge.n	80012e2 <flectura+0x62>
 80012de:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80012e2:	131b      	asrs	r3, r3, #12
 80012e4:	461a      	mov	r2, r3
 80012e6:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 80012ea:	fb02 f303 	mul.w	r3, r2, r3
  adcValue =
 80012ee:	f5a3 23f4 	sub.w	r3, r3, #499712	; 0x7a000
 80012f2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012f6:	647b      	str	r3, [r7, #68]	; 0x44
  entero = adcValue / TEMP_RESOLUTION;
 80012f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012fa:	4a32      	ldr	r2, [pc, #200]	; (80013c4 <flectura+0x144>)
 80012fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001300:	1312      	asrs	r2, r2, #12
 8001302:	17db      	asrs	r3, r3, #31
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	643b      	str	r3, [r7, #64]	; 0x40
  decimal = (adcValue % (entero * TEMP_RESOLUTION)) / 100;
 8001308:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800130a:	f242 7210 	movw	r2, #10000	; 0x2710
 800130e:	fb03 f202 	mul.w	r2, r3, r2
 8001312:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001314:	fb93 f1f2 	sdiv	r1, r3, r2
 8001318:	fb01 f202 	mul.w	r2, r1, r2
 800131c:	1a9b      	subs	r3, r3, r2
 800131e:	4a2a      	ldr	r2, [pc, #168]	; (80013c8 <flectura+0x148>)
 8001320:	fb82 1203 	smull	r1, r2, r2, r3
 8001324:	1152      	asrs	r2, r2, #5
 8001326:	17db      	asrs	r3, r3, #31
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	63fb      	str	r3, [r7, #60]	; 0x3c

  // Formatea la hora como una cadena de caracteres y la guarda en el buffer
  sprintf(buffer, "| %02d:%02d:%02d | %d,%d C |\r\n", sTime.Hours,
 800132c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001330:	4619      	mov	r1, r3
          sTime.Minutes, sTime.Seconds, entero, decimal);
 8001332:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
  sprintf(buffer, "| %02d:%02d:%02d | %d,%d C |\r\n", sTime.Hours,
 8001336:	461c      	mov	r4, r3
          sTime.Minutes, sTime.Seconds, entero, decimal);
 8001338:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
  sprintf(buffer, "| %02d:%02d:%02d | %d,%d C |\r\n", sTime.Hours,
 800133c:	461a      	mov	r2, r3
 800133e:	4638      	mov	r0, r7
 8001340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001342:	9302      	str	r3, [sp, #8]
 8001344:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001346:	9301      	str	r3, [sp, #4]
 8001348:	9200      	str	r2, [sp, #0]
 800134a:	4623      	mov	r3, r4
 800134c:	460a      	mov	r2, r1
 800134e:	491f      	ldr	r1, [pc, #124]	; (80013cc <flectura+0x14c>)
 8001350:	f007 fe1e 	bl	8008f90 <siprintf>
  f_open(&fil, "tabla.txt", FA_OPEN_EXISTING | FA_WRITE | FA_READ);
 8001354:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8001358:	f103 0318 	add.w	r3, r3, #24
 800135c:	3310      	adds	r3, #16
 800135e:	2203      	movs	r2, #3
 8001360:	491b      	ldr	r1, [pc, #108]	; (80013d0 <flectura+0x150>)
 8001362:	4618      	mov	r0, r3
 8001364:	f006 fba0 	bl	8007aa8 <f_open>
  f_lseek(&fil, fil.fsize);
 8001368:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800136c:	f103 0318 	add.w	r3, r3, #24
 8001370:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001374:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001376:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800137a:	f103 0318 	add.w	r3, r3, #24
 800137e:	3310      	adds	r3, #16
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f007 f9da 	bl	800873c <f_lseek>
  f_puts(buffer, &fil);
 8001388:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800138c:	f103 0318 	add.w	r3, r3, #24
 8001390:	3310      	adds	r3, #16
 8001392:	463a      	mov	r2, r7
 8001394:	4619      	mov	r1, r3
 8001396:	4610      	mov	r0, r2
 8001398:	f007 fcfe 	bl	8008d98 <f_puts>
  f_close(&fil);
 800139c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80013a0:	f103 0318 	add.w	r3, r3, #24
 80013a4:	3310      	adds	r3, #16
 80013a6:	4618      	mov	r0, r3
 80013a8:	f007 f99d 	bl	80086e6 <f_close>
}
 80013ac:	bf00      	nop
 80013ae:	374c      	adds	r7, #76	; 0x4c
 80013b0:	46bd      	mov	sp, r7
 80013b2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80013b6:	b004      	add	sp, #16
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	200000cc 	.word	0x200000cc
 80013c0:	2000009c 	.word	0x2000009c
 80013c4:	68db8bad 	.word	0x68db8bad
 80013c8:	51eb851f 	.word	0x51eb851f
 80013cc:	08009968 	.word	0x08009968
 80013d0:	08009938 	.word	0x08009938

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b09d      	sub	sp, #116	; 0x74
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  char line[100];
  uint8_t botones = 0;
 80013da:	2300      	movs	r3, #0
 80013dc:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
  state_t estado = espera;
 80013e0:	2300      	movs	r3, #0
 80013e2:	71fb      	strb	r3, [r7, #7]
  event_t evento = null;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ea:	f000 fd91 	bl	8001f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ee:	f000 f899 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f2:	f000 f9d5 	bl	80017a0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80013f6:	f000 f973 	bl	80016e0 <MX_SPI1_Init>
  MX_FATFS_Init();
 80013fa:	f003 fe35 	bl	8005068 <MX_FATFS_Init>
  MX_RTC_Init();
 80013fe:	f000 f925 	bl	800164c <MX_RTC_Init>
  MX_USART1_UART_Init();
 8001402:	f000 f9a3 	bl	800174c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001406:	f000 f8e3 	bl	80015d0 <MX_ADC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* Incio de la sd */
  f_mount(&filesystem, "", 0);
 800140a:	2200      	movs	r2, #0
 800140c:	493d      	ldr	r1, [pc, #244]	; (8001504 <main+0x130>)
 800140e:	483e      	ldr	r0, [pc, #248]	; (8001508 <main+0x134>)
 8001410:	f006 fb00 	bl	8007a14 <f_mount>
  f_open(&file, "tabla.txt", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 8001414:	220b      	movs	r2, #11
 8001416:	493d      	ldr	r1, [pc, #244]	; (800150c <main+0x138>)
 8001418:	483d      	ldr	r0, [pc, #244]	; (8001510 <main+0x13c>)
 800141a:	f006 fb45 	bl	8007aa8 <f_open>
  f_lseek(&file, file.fsize);
 800141e:	4b3c      	ldr	r3, [pc, #240]	; (8001510 <main+0x13c>)
 8001420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	4619      	mov	r1, r3
 8001428:	4839      	ldr	r0, [pc, #228]	; (8001510 <main+0x13c>)
 800142a:	f007 f987 	bl	800873c <f_lseek>
  f_puts("|Hora|Temperatura|\n\r|-----|-----|\n\r", &file);
 800142e:	4938      	ldr	r1, [pc, #224]	; (8001510 <main+0x13c>)
 8001430:	4838      	ldr	r0, [pc, #224]	; (8001514 <main+0x140>)
 8001432:	f007 fcb1 	bl	8008d98 <f_puts>
  f_close(&file);
 8001436:	4836      	ldr	r0, [pc, #216]	; (8001510 <main+0x13c>)
 8001438:	f007 f955 	bl	80086e6 <f_close>
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 800143c:	2102      	movs	r1, #2
 800143e:	4836      	ldr	r0, [pc, #216]	; (8001518 <main+0x144>)
 8001440:	f001 fcdb 	bl	8002dfa <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001444:	2102      	movs	r1, #2
 8001446:	4834      	ldr	r0, [pc, #208]	; (8001518 <main+0x144>)
 8001448:	f001 fcd7 	bl	8002dfa <HAL_GPIO_TogglePin>

  startTick= HAL_GetTick();
 800144c:	f000 fdb8 	bl	8001fc0 <HAL_GetTick>
 8001450:	4603      	mov	r3, r0
 8001452:	4a32      	ldr	r2, [pc, #200]	; (800151c <main+0x148>)
 8001454:	6013      	str	r3, [r2, #0]
  offset = MINUTE_TICK_OFFSET;
 8001456:	4b32      	ldr	r3, [pc, #200]	; (8001520 <main+0x14c>)
 8001458:	f241 7270 	movw	r2, #6000	; 0x1770
 800145c:	601a      	str	r2, [r3, #0]

  while (1) {
	  botones = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) + HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)*2;
 800145e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001462:	482d      	ldr	r0, [pc, #180]	; (8001518 <main+0x144>)
 8001464:	f001 fc9a 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001468:	4603      	mov	r3, r0
 800146a:	461c      	mov	r4, r3
 800146c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001470:	4829      	ldr	r0, [pc, #164]	; (8001518 <main+0x144>)
 8001472:	f001 fc93 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001476:	4603      	mov	r3, r0
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	b2db      	uxtb	r3, r3
 800147c:	4423      	add	r3, r4
 800147e:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	  if(startTick + offset < HAL_GetTick()){
 8001482:	4b26      	ldr	r3, [pc, #152]	; (800151c <main+0x148>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b26      	ldr	r3, [pc, #152]	; (8001520 <main+0x14c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	18d4      	adds	r4, r2, r3
 800148c:	f000 fd98 	bl	8001fc0 <HAL_GetTick>
 8001490:	4603      	mov	r3, r0
 8001492:	429c      	cmp	r4, r3
 8001494:	d207      	bcs.n	80014a6 <main+0xd2>
		  startTick = HAL_GetTick();
 8001496:	f000 fd93 	bl	8001fc0 <HAL_GetTick>
 800149a:	4603      	mov	r3, r0
 800149c:	4a1f      	ldr	r2, [pc, #124]	; (800151c <main+0x148>)
 800149e:	6013      	str	r3, [r2, #0]
		  evento = timeout;
 80014a0:	2304      	movs	r3, #4
 80014a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	  }

	  switch(botones){
 80014a6:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	d822      	bhi.n	80014f4 <main+0x120>
 80014ae:	a201      	add	r2, pc, #4	; (adr r2, 80014b4 <main+0xe0>)
 80014b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b4:	080014c5 	.word	0x080014c5
 80014b8:	080014cd 	.word	0x080014cd
 80014bc:	080014d5 	.word	0x080014d5
 80014c0:	080014ed 	.word	0x080014ed
	  case 0:
		  evento = null;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  break;
 80014ca:	e013      	b.n	80014f4 <main+0x120>
	  case 1:
		  evento = aPush;
 80014cc:	2301      	movs	r3, #1
 80014ce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  break;
 80014d2:	e00f      	b.n	80014f4 <main+0x120>
	  case 2:
		  evento = bPush;
 80014d4:	2302      	movs	r3, #2
 80014d6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  offset = WAIT_2SEC_OFFSET;
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <main+0x14c>)
 80014dc:	22c8      	movs	r2, #200	; 0xc8
 80014de:	601a      	str	r2, [r3, #0]
		  startTick = HAL_GetTick();
 80014e0:	f000 fd6e 	bl	8001fc0 <HAL_GetTick>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a0d      	ldr	r2, [pc, #52]	; (800151c <main+0x148>)
 80014e8:	6013      	str	r3, [r2, #0]
		  break;
 80014ea:	e003      	b.n	80014f4 <main+0x120>
	  case 3:
		  evento = abPush;
 80014ec:	2303      	movs	r3, #3
 80014ee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  break;
 80014f2:	bf00      	nop
	  }

	  fsm(&estado, evento);
 80014f4:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 f9bb 	bl	8001878 <fsm>
	  botones = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) + HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)*2;
 8001502:	e7ac      	b.n	800145e <main+0x8a>
 8001504:	08009934 	.word	0x08009934
 8001508:	20000180 	.word	0x20000180
 800150c:	08009938 	.word	0x08009938
 8001510:	200011b0 	.word	0x200011b0
 8001514:	08009944 	.word	0x08009944
 8001518:	40010c00 	.word	0x40010c00
 800151c:	200021dc 	.word	0x200021dc
 8001520:	20000004 	.word	0x20000004

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b094      	sub	sp, #80	; 0x50
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800152e:	2228      	movs	r2, #40	; 0x28
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f007 fd4c 	bl	8008fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001554:	230a      	movs	r3, #10
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001558:	2301      	movs	r3, #1
 800155a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800155c:	2310      	movs	r3, #16
 800155e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001560:	2301      	movs	r3, #1
 8001562:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001564:	2300      	movs	r3, #0
 8001566:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001568:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800156c:	4618      	mov	r0, r3
 800156e:	f001 fc69 	bl	8002e44 <HAL_RCC_OscConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001578:	f000 fafa 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157c:	230f      	movs	r3, #15
 800157e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001580:	2300      	movs	r3, #0
 8001582:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fed6 	bl	8003348 <HAL_RCC_ClockConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015a2:	f000 fae5 	bl	8001b70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80015a6:	2303      	movs	r3, #3
 80015a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80015aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015ae:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	4618      	mov	r0, r3
 80015b8:	f002 f854 	bl	8003664 <HAL_RCCEx_PeriphCLKConfig>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80015c2:	f000 fad5 	bl	8001b70 <Error_Handler>
  }
}
 80015c6:	bf00      	nop
 80015c8:	3750      	adds	r7, #80	; 0x50
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015e0:	4b18      	ldr	r3, [pc, #96]	; (8001644 <MX_ADC1_Init+0x74>)
 80015e2:	4a19      	ldr	r2, [pc, #100]	; (8001648 <MX_ADC1_Init+0x78>)
 80015e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015e6:	4b17      	ldr	r3, [pc, #92]	; (8001644 <MX_ADC1_Init+0x74>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015ec:	4b15      	ldr	r3, [pc, #84]	; (8001644 <MX_ADC1_Init+0x74>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015f2:	4b14      	ldr	r3, [pc, #80]	; (8001644 <MX_ADC1_Init+0x74>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <MX_ADC1_Init+0x74>)
 80015fa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80015fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001600:	4b10      	ldr	r3, [pc, #64]	; (8001644 <MX_ADC1_Init+0x74>)
 8001602:	2200      	movs	r2, #0
 8001604:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_ADC1_Init+0x74>)
 8001608:	2201      	movs	r2, #1
 800160a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <MX_ADC1_Init+0x74>)
 800160e:	f000 fd05 	bl	800201c <HAL_ADC_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001618:	f000 faaa 	bl	8001b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800161c:	2300      	movs	r3, #0
 800161e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001620:	2301      	movs	r3, #1
 8001622:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001624:	2307      	movs	r3, #7
 8001626:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_ADC1_Init+0x74>)
 800162e:	f000 ffb9 	bl	80025a4 <HAL_ADC_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001638:	f000 fa9a 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000009c 	.word	0x2000009c
 8001648:	40012400 	.word	0x40012400

0800164c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	2100      	movs	r1, #0
 8001656:	460a      	mov	r2, r1
 8001658:	801a      	strh	r2, [r3, #0]
 800165a:	460a      	mov	r2, r1
 800165c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800165e:	2300      	movs	r3, #0
 8001660:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001662:	4b1d      	ldr	r3, [pc, #116]	; (80016d8 <MX_RTC_Init+0x8c>)
 8001664:	4a1d      	ldr	r2, [pc, #116]	; (80016dc <MX_RTC_Init+0x90>)
 8001666:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001668:	4b1b      	ldr	r3, [pc, #108]	; (80016d8 <MX_RTC_Init+0x8c>)
 800166a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800166e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001670:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <MX_RTC_Init+0x8c>)
 8001672:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001676:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001678:	4817      	ldr	r0, [pc, #92]	; (80016d8 <MX_RTC_Init+0x8c>)
 800167a:	f002 f95f 	bl	800393c <HAL_RTC_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001684:	f000 fa74 	bl	8001b70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001688:	2300      	movs	r3, #0
 800168a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800168c:	2300      	movs	r3, #0
 800168e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001690:	2300      	movs	r3, #0
 8001692:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	2201      	movs	r2, #1
 8001698:	4619      	mov	r1, r3
 800169a:	480f      	ldr	r0, [pc, #60]	; (80016d8 <MX_RTC_Init+0x8c>)
 800169c:	f002 f9da 	bl	8003a54 <HAL_RTC_SetTime>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80016a6:	f000 fa63 	bl	8001b70 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80016aa:	2301      	movs	r3, #1
 80016ac:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_APRIL;
 80016ae:	2304      	movs	r3, #4
 80016b0:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80016b2:	2301      	movs	r3, #1
 80016b4:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80016ba:	463b      	mov	r3, r7
 80016bc:	2201      	movs	r2, #1
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_RTC_Init+0x8c>)
 80016c2:	f002 fb37 	bl	8003d34 <HAL_RTC_SetDate>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 80016cc:	f000 fa50 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200000cc 	.word	0x200000cc
 80016dc:	40002800 	.word	0x40002800

080016e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016e4:	4b17      	ldr	r3, [pc, #92]	; (8001744 <MX_SPI1_Init+0x64>)
 80016e6:	4a18      	ldr	r2, [pc, #96]	; (8001748 <MX_SPI1_Init+0x68>)
 80016e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016ea:	4b16      	ldr	r3, [pc, #88]	; (8001744 <MX_SPI1_Init+0x64>)
 80016ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016f2:	4b14      	ldr	r3, [pc, #80]	; (8001744 <MX_SPI1_Init+0x64>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <MX_SPI1_Init+0x64>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016fe:	4b11      	ldr	r3, [pc, #68]	; (8001744 <MX_SPI1_Init+0x64>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001704:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <MX_SPI1_Init+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800170a:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <MX_SPI1_Init+0x64>)
 800170c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001710:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <MX_SPI1_Init+0x64>)
 8001714:	2230      	movs	r2, #48	; 0x30
 8001716:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001718:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <MX_SPI1_Init+0x64>)
 800171a:	2200      	movs	r2, #0
 800171c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <MX_SPI1_Init+0x64>)
 8001720:	2200      	movs	r2, #0
 8001722:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <MX_SPI1_Init+0x64>)
 8001726:	2200      	movs	r2, #0
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <MX_SPI1_Init+0x64>)
 800172c:	220a      	movs	r2, #10
 800172e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001730:	4804      	ldr	r0, [pc, #16]	; (8001744 <MX_SPI1_Init+0x64>)
 8001732:	f002 feab 	bl	800448c <HAL_SPI_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800173c:	f000 fa18 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200000e0 	.word	0x200000e0
 8001748:	40013000 	.word	0x40013000

0800174c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001750:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001752:	4a12      	ldr	r2, [pc, #72]	; (800179c <MX_USART1_UART_Init+0x50>)
 8001754:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001756:	4b10      	ldr	r3, [pc, #64]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800175c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800176a:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001772:	220c      	movs	r2, #12
 8001774:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001776:	4b08      	ldr	r3, [pc, #32]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001778:	2200      	movs	r2, #0
 800177a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001782:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_USART1_UART_Init+0x4c>)
 8001784:	f003 faa0 	bl	8004cc8 <HAL_UART_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800178e:	f000 f9ef 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000138 	.word	0x20000138
 800179c:	40013800 	.word	0x40013800

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a6:	f107 0310 	add.w	r3, r7, #16
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017b4:	4b2d      	ldr	r3, [pc, #180]	; (800186c <MX_GPIO_Init+0xcc>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a2c      	ldr	r2, [pc, #176]	; (800186c <MX_GPIO_Init+0xcc>)
 80017ba:	f043 0320 	orr.w	r3, r3, #32
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <MX_GPIO_Init+0xcc>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0320 	and.w	r3, r3, #32
 80017c8:	60fb      	str	r3, [r7, #12]
 80017ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017cc:	4b27      	ldr	r3, [pc, #156]	; (800186c <MX_GPIO_Init+0xcc>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	4a26      	ldr	r2, [pc, #152]	; (800186c <MX_GPIO_Init+0xcc>)
 80017d2:	f043 0304 	orr.w	r3, r3, #4
 80017d6:	6193      	str	r3, [r2, #24]
 80017d8:	4b24      	ldr	r3, [pc, #144]	; (800186c <MX_GPIO_Init+0xcc>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e4:	4b21      	ldr	r3, [pc, #132]	; (800186c <MX_GPIO_Init+0xcc>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a20      	ldr	r2, [pc, #128]	; (800186c <MX_GPIO_Init+0xcc>)
 80017ea:	f043 0308 	orr.w	r3, r3, #8
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b1e      	ldr	r3, [pc, #120]	; (800186c <MX_GPIO_Init+0xcc>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SD_GPIO_Port, CS_SD_Pin, GPIO_PIN_RESET);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2110      	movs	r1, #16
 8001800:	481b      	ldr	r0, [pc, #108]	; (8001870 <MX_GPIO_Init+0xd0>)
 8001802:	f001 fae2 	bl	8002dca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	2102      	movs	r1, #2
 800180a:	481a      	ldr	r0, [pc, #104]	; (8001874 <MX_GPIO_Init+0xd4>)
 800180c:	f001 fadd 	bl	8002dca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_SD_Pin */
  GPIO_InitStruct.Pin = CS_SD_Pin;
 8001810:	2310      	movs	r3, #16
 8001812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001814:	2301      	movs	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2302      	movs	r3, #2
 800181e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_SD_GPIO_Port, &GPIO_InitStruct);
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	4619      	mov	r1, r3
 8001826:	4812      	ldr	r0, [pc, #72]	; (8001870 <MX_GPIO_Init+0xd0>)
 8001828:	f001 f934 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800182c:	2302      	movs	r3, #2
 800182e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001830:	2301      	movs	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001838:	2302      	movs	r3, #2
 800183a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	4619      	mov	r1, r3
 8001842:	480c      	ldr	r0, [pc, #48]	; (8001874 <MX_GPIO_Init+0xd4>)
 8001844:	f001 f926 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001848:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800184c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001852:	2302      	movs	r3, #2
 8001854:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001856:	f107 0310 	add.w	r3, r7, #16
 800185a:	4619      	mov	r1, r3
 800185c:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_GPIO_Init+0xd4>)
 800185e:	f001 f919 	bl	8002a94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001862:	bf00      	nop
 8001864:	3720      	adds	r7, #32
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000
 8001870:	40010800 	.word	0x40010800
 8001874:	40010c00 	.word	0x40010c00

08001878 <fsm>:

/* USER CODE BEGIN 4 */
void fsm(state_t *estado,event_t evento){
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	f5ad 5d01 	sub.w	sp, sp, #8256	; 0x2040
 800187e:	b087      	sub	sp, #28
 8001880:	f242 0750 	movw	r7, #8272	; 0x2050
 8001884:	446f      	add	r7, sp
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	70fb      	strb	r3, [r7, #3]
	switch(*estado){
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b03      	cmp	r3, #3
 8001892:	f200 8158 	bhi.w	8001b46 <fsm+0x2ce>
 8001896:	a201      	add	r2, pc, #4	; (adr r2, 800189c <fsm+0x24>)
 8001898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189c:	080018ad 	.word	0x080018ad
 80018a0:	0800194b 	.word	0x0800194b
 80018a4:	080019c1 	.word	0x080019c1
 80018a8:	08001a25 	.word	0x08001a25
	case espera:
		switch(evento){
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d848      	bhi.n	8001946 <fsm+0xce>
 80018b4:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <fsm+0x44>)
 80018b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ba:	bf00      	nop
 80018bc:	080018fd 	.word	0x080018fd
 80018c0:	08001915 	.word	0x08001915
 80018c4:	0800192d 	.word	0x0800192d
 80018c8:	080018cd 	.word	0x080018cd
		case timeout:
			flectura(filesystem, file);
 80018cc:	4ca0      	ldr	r4, [pc, #640]	; (8001b50 <fsm+0x2d8>)
 80018ce:	4aa1      	ldr	r2, [pc, #644]	; (8001b54 <fsm+0x2dc>)
 80018d0:	f50d 5380 	add.w	r3, sp, #4096	; 0x1000
 80018d4:	3320      	adds	r3, #32
 80018d6:	4611      	mov	r1, r2
 80018d8:	f241 022c 	movw	r2, #4140	; 0x102c
 80018dc:	4618      	mov	r0, r3
 80018de:	f007 fbab 	bl	8009038 <memcpy>
 80018e2:	4668      	mov	r0, sp
 80018e4:	f104 0310 	add.w	r3, r4, #16
 80018e8:	f44f 5281 	mov.w	r2, #4128	; 0x1020
 80018ec:	4619      	mov	r1, r3
 80018ee:	f007 fba3 	bl	8009038 <memcpy>
 80018f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018f6:	f7ff fcc3 	bl	8001280 <flectura>
			break;
 80018fa:	e025      	b.n	8001948 <fsm+0xd0>
		case aPush:
			*estado = waitA;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	701a      	strb	r2, [r3, #0]
			offset = WAIT_2SEC_OFFSET;
 8001902:	4b95      	ldr	r3, [pc, #596]	; (8001b58 <fsm+0x2e0>)
 8001904:	22c8      	movs	r2, #200	; 0xc8
 8001906:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001908:	f000 fb5a 	bl	8001fc0 <HAL_GetTick>
 800190c:	4603      	mov	r3, r0
 800190e:	4a93      	ldr	r2, [pc, #588]	; (8001b5c <fsm+0x2e4>)
 8001910:	6013      	str	r3, [r2, #0]
			break;
 8001912:	e019      	b.n	8001948 <fsm+0xd0>
		case bPush:
			*estado = waitB;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2202      	movs	r2, #2
 8001918:	701a      	strb	r2, [r3, #0]
			offset = WAIT_2SEC_OFFSET;
 800191a:	4b8f      	ldr	r3, [pc, #572]	; (8001b58 <fsm+0x2e0>)
 800191c:	22c8      	movs	r2, #200	; 0xc8
 800191e:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001920:	f000 fb4e 	bl	8001fc0 <HAL_GetTick>
 8001924:	4603      	mov	r3, r0
 8001926:	4a8d      	ldr	r2, [pc, #564]	; (8001b5c <fsm+0x2e4>)
 8001928:	6013      	str	r3, [r2, #0]
			break;
 800192a:	e00d      	b.n	8001948 <fsm+0xd0>
		case abPush:
			*estado = waitAB;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2203      	movs	r2, #3
 8001930:	701a      	strb	r2, [r3, #0]
			offset = WAIT_5SEC_OFFSET;
 8001932:	4b89      	ldr	r3, [pc, #548]	; (8001b58 <fsm+0x2e0>)
 8001934:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001938:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 800193a:	f000 fb41 	bl	8001fc0 <HAL_GetTick>
 800193e:	4603      	mov	r3, r0
 8001940:	4a86      	ldr	r2, [pc, #536]	; (8001b5c <fsm+0x2e4>)
 8001942:	6013      	str	r3, [r2, #0]
			break;
 8001944:	e000      	b.n	8001948 <fsm+0xd0>
		default:
			break;
 8001946:	bf00      	nop
		}
		break;
 8001948:	e0fd      	b.n	8001b46 <fsm+0x2ce>

	case waitA:
		switch(evento){
 800194a:	78fb      	ldrb	r3, [r7, #3]
 800194c:	3b01      	subs	r3, #1
 800194e:	2b03      	cmp	r3, #3
 8001950:	d834      	bhi.n	80019bc <fsm+0x144>
 8001952:	a201      	add	r2, pc, #4	; (adr r2, 8001958 <fsm+0xe0>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	08001985 	.word	0x08001985
 800195c:	08001991 	.word	0x08001991
 8001960:	080019a3 	.word	0x080019a3
 8001964:	08001969 	.word	0x08001969
		case timeout:
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8001968:	2102      	movs	r1, #2
 800196a:	487d      	ldr	r0, [pc, #500]	; (8001b60 <fsm+0x2e8>)
 800196c:	f001 fa45 	bl	8002dfa <HAL_GPIO_TogglePin>
			RTC_GetTimeStr(timeStr);
 8001970:	487c      	ldr	r0, [pc, #496]	; (8001b64 <fsm+0x2ec>)
 8001972:	f7ff fbc9 	bl	8001108 <RTC_GetTimeStr>
			GetTemperatura(timeStr);
 8001976:	487b      	ldr	r0, [pc, #492]	; (8001b64 <fsm+0x2ec>)
 8001978:	f7ff fbee 	bl	8001158 <GetTemperatura>
			*estado = espera;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
			break;
 8001982:	e01c      	b.n	80019be <fsm+0x146>
		case aPush:
			startTick = HAL_GetTick();
 8001984:	f000 fb1c 	bl	8001fc0 <HAL_GetTick>
 8001988:	4603      	mov	r3, r0
 800198a:	4a74      	ldr	r2, [pc, #464]	; (8001b5c <fsm+0x2e4>)
 800198c:	6013      	str	r3, [r2, #0]
			break;
 800198e:	e016      	b.n	80019be <fsm+0x146>
		case bPush:
			*estado = waitB;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2202      	movs	r2, #2
 8001994:	701a      	strb	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001996:	f000 fb13 	bl	8001fc0 <HAL_GetTick>
 800199a:	4603      	mov	r3, r0
 800199c:	4a6f      	ldr	r2, [pc, #444]	; (8001b5c <fsm+0x2e4>)
 800199e:	6013      	str	r3, [r2, #0]
			break;
 80019a0:	e00d      	b.n	80019be <fsm+0x146>
		case abPush:
			*estado = waitAB;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2203      	movs	r2, #3
 80019a6:	701a      	strb	r2, [r3, #0]
			offset = WAIT_5SEC_OFFSET;
 80019a8:	4b6b      	ldr	r3, [pc, #428]	; (8001b58 <fsm+0x2e0>)
 80019aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80019ae:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 80019b0:	f000 fb06 	bl	8001fc0 <HAL_GetTick>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4a69      	ldr	r2, [pc, #420]	; (8001b5c <fsm+0x2e4>)
 80019b8:	6013      	str	r3, [r2, #0]
			break;
 80019ba:	e000      	b.n	80019be <fsm+0x146>
		default:
			break;
 80019bc:	bf00      	nop
		}
		break;
 80019be:	e0c2      	b.n	8001b46 <fsm+0x2ce>

	case waitB:
		switch(evento){
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	2b03      	cmp	r3, #3
 80019c6:	d82b      	bhi.n	8001a20 <fsm+0x1a8>
 80019c8:	a201      	add	r2, pc, #4	; (adr r2, 80019d0 <fsm+0x158>)
 80019ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ce:	bf00      	nop
 80019d0:	080019e9 	.word	0x080019e9
 80019d4:	080019fb 	.word	0x080019fb
 80019d8:	08001a07 	.word	0x08001a07
 80019dc:	080019e1 	.word	0x080019e1
		case timeout:
			*estado = espera;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
			break;
 80019e6:	e01c      	b.n	8001a22 <fsm+0x1aa>
		case aPush:
			*estado = waitA;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	701a      	strb	r2, [r3, #0]
			startTick = HAL_GetTick();
 80019ee:	f000 fae7 	bl	8001fc0 <HAL_GetTick>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4a59      	ldr	r2, [pc, #356]	; (8001b5c <fsm+0x2e4>)
 80019f6:	6013      	str	r3, [r2, #0]
			break;
 80019f8:	e013      	b.n	8001a22 <fsm+0x1aa>
		case bPush:
			startTick = HAL_GetTick();
 80019fa:	f000 fae1 	bl	8001fc0 <HAL_GetTick>
 80019fe:	4603      	mov	r3, r0
 8001a00:	4a56      	ldr	r2, [pc, #344]	; (8001b5c <fsm+0x2e4>)
 8001a02:	6013      	str	r3, [r2, #0]
			break;
 8001a04:	e00d      	b.n	8001a22 <fsm+0x1aa>
		case abPush:
			*estado = waitAB;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2203      	movs	r2, #3
 8001a0a:	701a      	strb	r2, [r3, #0]
			offset = WAIT_5SEC_OFFSET;
 8001a0c:	4b52      	ldr	r3, [pc, #328]	; (8001b58 <fsm+0x2e0>)
 8001a0e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001a12:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001a14:	f000 fad4 	bl	8001fc0 <HAL_GetTick>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	4a50      	ldr	r2, [pc, #320]	; (8001b5c <fsm+0x2e4>)
 8001a1c:	6013      	str	r3, [r2, #0]
			break;
 8001a1e:	e000      	b.n	8001a22 <fsm+0x1aa>
		default:
			break;
 8001a20:	bf00      	nop
		}
		break;
 8001a22:	e090      	b.n	8001b46 <fsm+0x2ce>

	case waitAB:
		switch(evento){
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	d86b      	bhi.n	8001b04 <fsm+0x28c>
 8001a2c:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <fsm+0x1bc>)
 8001a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a32:	bf00      	nop
 8001a34:	08001a75 	.word	0x08001a75
 8001a38:	08001aa5 	.word	0x08001aa5
 8001a3c:	08001ad5 	.word	0x08001ad5
 8001a40:	08001a45 	.word	0x08001a45
		case timeout:
			f_open(&file, "tabla.txt", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 8001a44:	220b      	movs	r2, #11
 8001a46:	4948      	ldr	r1, [pc, #288]	; (8001b68 <fsm+0x2f0>)
 8001a48:	4842      	ldr	r0, [pc, #264]	; (8001b54 <fsm+0x2dc>)
 8001a4a:	f006 f82d 	bl	8007aa8 <f_open>
			f_close(&file);
 8001a4e:	4841      	ldr	r0, [pc, #260]	; (8001b54 <fsm+0x2dc>)
 8001a50:	f006 fe49 	bl	80086e6 <f_close>

			*estado = espera;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1){
 8001a5a:	2102      	movs	r1, #2
 8001a5c:	4840      	ldr	r0, [pc, #256]	; (8001b60 <fsm+0x2e8>)
 8001a5e:	f001 f99d 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d166      	bne.n	8001b36 <fsm+0x2be>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2102      	movs	r1, #2
 8001a6c:	483c      	ldr	r0, [pc, #240]	; (8001b60 <fsm+0x2e8>)
 8001a6e:	f001 f9ac 	bl	8002dca <HAL_GPIO_WritePin>
			}
			break;
 8001a72:	e060      	b.n	8001b36 <fsm+0x2be>
		case aPush:
			*estado = waitA;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
			offset = WAIT_2SEC_OFFSET;
 8001a7a:	4b37      	ldr	r3, [pc, #220]	; (8001b58 <fsm+0x2e0>)
 8001a7c:	22c8      	movs	r2, #200	; 0xc8
 8001a7e:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001a80:	f000 fa9e 	bl	8001fc0 <HAL_GetTick>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4a35      	ldr	r2, [pc, #212]	; (8001b5c <fsm+0x2e4>)
 8001a88:	6013      	str	r3, [r2, #0]
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1){
 8001a8a:	2102      	movs	r1, #2
 8001a8c:	4834      	ldr	r0, [pc, #208]	; (8001b60 <fsm+0x2e8>)
 8001a8e:	f001 f985 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d150      	bne.n	8001b3a <fsm+0x2c2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2102      	movs	r1, #2
 8001a9c:	4830      	ldr	r0, [pc, #192]	; (8001b60 <fsm+0x2e8>)
 8001a9e:	f001 f994 	bl	8002dca <HAL_GPIO_WritePin>
			}
			break;
 8001aa2:	e04a      	b.n	8001b3a <fsm+0x2c2>
		case bPush:
			*estado = waitB;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	701a      	strb	r2, [r3, #0]
			offset = WAIT_2SEC_OFFSET;
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <fsm+0x2e0>)
 8001aac:	22c8      	movs	r2, #200	; 0xc8
 8001aae:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001ab0:	f000 fa86 	bl	8001fc0 <HAL_GetTick>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	4a29      	ldr	r2, [pc, #164]	; (8001b5c <fsm+0x2e4>)
 8001ab8:	6013      	str	r3, [r2, #0]
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1){
 8001aba:	2102      	movs	r1, #2
 8001abc:	4828      	ldr	r0, [pc, #160]	; (8001b60 <fsm+0x2e8>)
 8001abe:	f001 f96d 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d13a      	bne.n	8001b3e <fsm+0x2c6>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2102      	movs	r1, #2
 8001acc:	4824      	ldr	r0, [pc, #144]	; (8001b60 <fsm+0x2e8>)
 8001ace:	f001 f97c 	bl	8002dca <HAL_GPIO_WritePin>
			}
			break;
 8001ad2:	e034      	b.n	8001b3e <fsm+0x2c6>
		case abPush:
			if((HAL_GetTick() - startTick)%250 == 0){
 8001ad4:	f000 fa74 	bl	8001fc0 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	4b20      	ldr	r3, [pc, #128]	; (8001b5c <fsm+0x2e4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	1ad2      	subs	r2, r2, r3
 8001ae0:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <fsm+0x2f4>)
 8001ae2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ae6:	091b      	lsrs	r3, r3, #4
 8001ae8:	21fa      	movs	r1, #250	; 0xfa
 8001aea:	fb01 f303 	mul.w	r3, r1, r3
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d126      	bne.n	8001b42 <fsm+0x2ca>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8001af4:	2102      	movs	r1, #2
 8001af6:	481a      	ldr	r0, [pc, #104]	; (8001b60 <fsm+0x2e8>)
 8001af8:	f001 f97f 	bl	8002dfa <HAL_GPIO_TogglePin>
				HAL_Delay(2);
 8001afc:	2002      	movs	r0, #2
 8001afe:	f000 fa69 	bl	8001fd4 <HAL_Delay>
			}
			break;
 8001b02:	e01e      	b.n	8001b42 <fsm+0x2ca>
		default:
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == 1){
 8001b04:	2102      	movs	r1, #2
 8001b06:	4816      	ldr	r0, [pc, #88]	; (8001b60 <fsm+0x2e8>)
 8001b08:	f001 f948 	bl	8002d9c <HAL_GPIO_ReadPin>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d104      	bne.n	8001b1c <fsm+0x2a4>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2102      	movs	r1, #2
 8001b16:	4812      	ldr	r0, [pc, #72]	; (8001b60 <fsm+0x2e8>)
 8001b18:	f001 f957 	bl	8002dca <HAL_GPIO_WritePin>
			}
			*estado = espera;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
			offset = MINUTE_TICK_OFFSET;
 8001b22:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <fsm+0x2e0>)
 8001b24:	f241 7270 	movw	r2, #6000	; 0x1770
 8001b28:	601a      	str	r2, [r3, #0]
			startTick = HAL_GetTick();
 8001b2a:	f000 fa49 	bl	8001fc0 <HAL_GetTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <fsm+0x2e4>)
 8001b32:	6013      	str	r3, [r2, #0]
			break;
 8001b34:	e006      	b.n	8001b44 <fsm+0x2cc>
			break;
 8001b36:	bf00      	nop
 8001b38:	e004      	b.n	8001b44 <fsm+0x2cc>
			break;
 8001b3a:	bf00      	nop
 8001b3c:	e002      	b.n	8001b44 <fsm+0x2cc>
			break;
 8001b3e:	bf00      	nop
 8001b40:	e000      	b.n	8001b44 <fsm+0x2cc>
			break;
 8001b42:	bf00      	nop
		}
		break;
 8001b44:	bf00      	nop
	}
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd90      	pop	{r4, r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000180 	.word	0x20000180
 8001b54:	200011b0 	.word	0x200011b0
 8001b58:	20000004 	.word	0x20000004
 8001b5c:	200021dc 	.word	0x200021dc
 8001b60:	40010c00 	.word	0x40010c00
 8001b64:	200021e0 	.word	0x200021e0
 8001b68:	08009938 	.word	0x08009938
 8001b6c:	10624dd3 	.word	0x10624dd3

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001b78:	e7fe      	b.n	8001b78 <Error_Handler+0x8>
	...

08001b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	4a14      	ldr	r2, [pc, #80]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6193      	str	r3, [r2, #24]
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba4:	61d3      	str	r3, [r2, #28]
 8001ba6:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <HAL_MspInit+0x5c>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <HAL_MspInit+0x60>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <HAL_MspInit+0x60>)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40010000 	.word	0x40010000

08001be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <HAL_ADC_MspInit+0x6c>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d121      	bne.n	8001c44 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c00:	4b13      	ldr	r3, [pc, #76]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c18:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a0c      	ldr	r2, [pc, #48]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_ADC_MspInit+0x70>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c30:	2301      	movs	r3, #1
 8001c32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c34:	2303      	movs	r3, #3
 8001c36:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4805      	ldr	r0, [pc, #20]	; (8001c54 <HAL_ADC_MspInit+0x74>)
 8001c40:	f000 ff28 	bl	8002a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c44:	bf00      	nop
 8001c46:	3720      	adds	r7, #32
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40012400 	.word	0x40012400
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010800 	.word	0x40010800

08001c58 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0b      	ldr	r2, [pc, #44]	; (8001c94 <HAL_RTC_MspInit+0x3c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d110      	bne.n	8001c8c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001c6a:	f001 f8df 	bl	8002e2c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <HAL_RTC_MspInit+0x40>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	4a09      	ldr	r2, [pc, #36]	; (8001c98 <HAL_RTC_MspInit+0x40>)
 8001c74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001c78:	61d3      	str	r3, [r2, #28]
 8001c7a:	4b07      	ldr	r3, [pc, #28]	; (8001c98 <HAL_RTC_MspInit+0x40>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c86:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_RTC_MspInit+0x44>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40002800 	.word	0x40002800
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	4242043c 	.word	0x4242043c

08001ca0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b088      	sub	sp, #32
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0310 	add.w	r3, r7, #16
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <HAL_SPI_MspInit+0x88>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d12f      	bne.n	8001d20 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a19      	ldr	r2, [pc, #100]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001cc6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	4a13      	ldr	r2, [pc, #76]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	6193      	str	r3, [r2, #24]
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <HAL_SPI_MspInit+0x8c>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001cf0:	23a0      	movs	r3, #160	; 0xa0
 8001cf2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfc:	f107 0310 	add.w	r3, r7, #16
 8001d00:	4619      	mov	r1, r3
 8001d02:	480b      	ldr	r0, [pc, #44]	; (8001d30 <HAL_SPI_MspInit+0x90>)
 8001d04:	f000 fec6 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d08:	2340      	movs	r3, #64	; 0x40
 8001d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <HAL_SPI_MspInit+0x90>)
 8001d1c:	f000 feba 	bl	8002a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d20:	bf00      	nop
 8001d22:	3720      	adds	r7, #32
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40013000 	.word	0x40013000
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40010800 	.word	0x40010800

08001d34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1c      	ldr	r2, [pc, #112]	; (8001dc0 <HAL_UART_MspInit+0x8c>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d131      	bne.n	8001db8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d54:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4a1a      	ldr	r2, [pc, #104]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d5e:	6193      	str	r3, [r2, #24]
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a14      	ldr	r2, [pc, #80]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	f107 0310 	add.w	r3, r7, #16
 8001d96:	4619      	mov	r1, r3
 8001d98:	480b      	ldr	r0, [pc, #44]	; (8001dc8 <HAL_UART_MspInit+0x94>)
 8001d9a:	f000 fe7b 	bl	8002a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	4619      	mov	r1, r3
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <HAL_UART_MspInit+0x94>)
 8001db4:	f000 fe6e 	bl	8002a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40013800 	.word	0x40013800
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010800 	.word	0x40010800

08001dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dd0:	e7fe      	b.n	8001dd0 <NMI_Handler+0x4>

08001dd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dd6:	e7fe      	b.n	8001dd6 <HardFault_Handler+0x4>

08001dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <MemManage_Handler+0x4>

08001dde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de2:	e7fe      	b.n	8001de2 <BusFault_Handler+0x4>

08001de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <UsageFault_Handler+0x4>

08001dea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr

08001df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
	...

08001e10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <SysTick_Handler+0x34>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d005      	beq.n	8001e28 <SysTick_Handler+0x18>
		Timer1--;
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <SysTick_Handler+0x34>)
 8001e1e:	881b      	ldrh	r3, [r3, #0]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b07      	ldr	r3, [pc, #28]	; (8001e44 <SysTick_Handler+0x34>)
 8001e26:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <SysTick_Handler+0x38>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <SysTick_Handler+0x2c>
		Timer2--;
 8001e30:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <SysTick_Handler+0x38>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <SysTick_Handler+0x38>)
 8001e3a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e3c:	f000 f8ae 	bl	8001f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000094 	.word	0x20000094
 8001e48:	20000096 	.word	0x20000096

08001e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e54:	4a14      	ldr	r2, [pc, #80]	; (8001ea8 <_sbrk+0x5c>)
 8001e56:	4b15      	ldr	r3, [pc, #84]	; (8001eac <_sbrk+0x60>)
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e60:	4b13      	ldr	r3, [pc, #76]	; (8001eb0 <_sbrk+0x64>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <_sbrk+0x64>)
 8001e6a:	4a12      	ldr	r2, [pc, #72]	; (8001eb4 <_sbrk+0x68>)
 8001e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <_sbrk+0x64>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d207      	bcs.n	8001e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e7c:	f007 f8b0 	bl	8008fe0 <__errno>
 8001e80:	4603      	mov	r3, r0
 8001e82:	220c      	movs	r2, #12
 8001e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e8a:	e009      	b.n	8001ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e8c:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <_sbrk+0x64>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e92:	4b07      	ldr	r3, [pc, #28]	; (8001eb0 <_sbrk+0x64>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	4a05      	ldr	r2, [pc, #20]	; (8001eb0 <_sbrk+0x64>)
 8001e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20005000 	.word	0x20005000
 8001eac:	00000400 	.word	0x00000400
 8001eb0:	20002214 	.word	0x20002214
 8001eb4:	20002598 	.word	0x20002598

08001eb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec4:	f7ff fff8 	bl	8001eb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec8:	480b      	ldr	r0, [pc, #44]	; (8001ef8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eca:	490c      	ldr	r1, [pc, #48]	; (8001efc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ecc:	4a0c      	ldr	r2, [pc, #48]	; (8001f00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed0:	e002      	b.n	8001ed8 <LoopCopyDataInit>

08001ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ed6:	3304      	adds	r3, #4

08001ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001edc:	d3f9      	bcc.n	8001ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ede:	4a09      	ldr	r2, [pc, #36]	; (8001f04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ee0:	4c09      	ldr	r4, [pc, #36]	; (8001f08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee4:	e001      	b.n	8001eea <LoopFillZerobss>

08001ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee8:	3204      	adds	r2, #4

08001eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eec:	d3fb      	bcc.n	8001ee6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eee:	f007 f87d 	bl	8008fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ef2:	f7ff fa6f 	bl	80013d4 <main>
  bx lr
 8001ef6:	4770      	bx	lr
  ldr r0, =_sdata
 8001ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001efc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001f00:	08009fa0 	.word	0x08009fa0
  ldr r2, =_sbss
 8001f04:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001f08:	20002598 	.word	0x20002598

08001f0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f0c:	e7fe      	b.n	8001f0c <ADC1_2_IRQHandler>
	...

08001f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <HAL_Init+0x28>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a07      	ldr	r2, [pc, #28]	; (8001f38 <HAL_Init+0x28>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f20:	2003      	movs	r0, #3
 8001f22:	f000 fd83 	bl	8002a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f26:	200f      	movs	r0, #15
 8001f28:	f000 f808 	bl	8001f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f2c:	f7ff fe26 	bl	8001b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40022000 	.word	0x40022000

08001f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_InitTick+0x54>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_InitTick+0x58>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 fd8d 	bl	8002a7a <HAL_SYSTICK_Config>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e00e      	b.n	8001f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b0f      	cmp	r3, #15
 8001f6e:	d80a      	bhi.n	8001f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f70:	2200      	movs	r2, #0
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f78:	f000 fd63 	bl	8002a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f7c:	4a06      	ldr	r2, [pc, #24]	; (8001f98 <HAL_InitTick+0x5c>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e000      	b.n	8001f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000008 	.word	0x20000008
 8001f94:	20000010 	.word	0x20000010
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa0:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <HAL_IncTick+0x1c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <HAL_IncTick+0x20>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4413      	add	r3, r2
 8001fac:	4a03      	ldr	r2, [pc, #12]	; (8001fbc <HAL_IncTick+0x20>)
 8001fae:	6013      	str	r3, [r2, #0]
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	20000010 	.word	0x20000010
 8001fbc:	20002218 	.word	0x20002218

08001fc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc4:	4b02      	ldr	r3, [pc, #8]	; (8001fd0 <HAL_GetTick+0x10>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	20002218 	.word	0x20002218

08001fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fdc:	f7ff fff0 	bl	8001fc0 <HAL_GetTick>
 8001fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fec:	d005      	beq.n	8001ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_Delay+0x44>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ffa:	bf00      	nop
 8001ffc:	f7ff ffe0 	bl	8001fc0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	429a      	cmp	r2, r3
 800200a:	d8f7      	bhi.n	8001ffc <HAL_Delay+0x28>
  {
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000010 	.word	0x20000010

0800201c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800202c:	2300      	movs	r3, #0
 800202e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e0be      	b.n	80021bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002048:	2b00      	cmp	r3, #0
 800204a:	d109      	bne.n	8002060 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fdc0 	bl	8001be0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 fbf1 	bl	8002848 <ADC_ConversionStop_Disable>
 8002066:	4603      	mov	r3, r0
 8002068:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	2b00      	cmp	r3, #0
 8002074:	f040 8099 	bne.w	80021aa <HAL_ADC_Init+0x18e>
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	2b00      	cmp	r3, #0
 800207c:	f040 8095 	bne.w	80021aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002088:	f023 0302 	bic.w	r3, r3, #2
 800208c:	f043 0202 	orr.w	r2, r3, #2
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800209c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7b1b      	ldrb	r3, [r3, #12]
 80020a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80020a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020b4:	d003      	beq.n	80020be <HAL_ADC_Init+0xa2>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d102      	bne.n	80020c4 <HAL_ADC_Init+0xa8>
 80020be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020c2:	e000      	b.n	80020c6 <HAL_ADC_Init+0xaa>
 80020c4:	2300      	movs	r3, #0
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	7d1b      	ldrb	r3, [r3, #20]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d119      	bne.n	8002108 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	7b1b      	ldrb	r3, [r3, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d109      	bne.n	80020f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	035a      	lsls	r2, r3, #13
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	e00b      	b.n	8002108 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	f043 0220 	orr.w	r2, r3, #32
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	f043 0201 	orr.w	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	430a      	orrs	r2, r1
 800211a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	4b28      	ldr	r3, [pc, #160]	; (80021c4 <HAL_ADC_Init+0x1a8>)
 8002124:	4013      	ands	r3, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6812      	ldr	r2, [r2, #0]
 800212a:	68b9      	ldr	r1, [r7, #8]
 800212c:	430b      	orrs	r3, r1
 800212e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002138:	d003      	beq.n	8002142 <HAL_ADC_Init+0x126>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d104      	bne.n	800214c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	3b01      	subs	r3, #1
 8002148:	051b      	lsls	r3, r3, #20
 800214a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	430a      	orrs	r2, r1
 800215e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	4b18      	ldr	r3, [pc, #96]	; (80021c8 <HAL_ADC_Init+0x1ac>)
 8002168:	4013      	ands	r3, r2
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	429a      	cmp	r2, r3
 800216e:	d10b      	bne.n	8002188 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217a:	f023 0303 	bic.w	r3, r3, #3
 800217e:	f043 0201 	orr.w	r2, r3, #1
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002186:	e018      	b.n	80021ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	f023 0312 	bic.w	r3, r3, #18
 8002190:	f043 0210 	orr.w	r2, r3, #16
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021a8:	e007      	b.n	80021ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ae:	f043 0210 	orr.w	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	ffe1f7fd 	.word	0xffe1f7fd
 80021c8:	ff1f0efe 	.word	0xff1f0efe

080021cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Start+0x1a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e098      	b.n	8002318 <HAL_ADC_Start+0x14c>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 fad0 	bl	8002794 <ADC_Enable>
 80021f4:	4603      	mov	r3, r0
 80021f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f040 8087 	bne.w	800230e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002208:	f023 0301 	bic.w	r3, r3, #1
 800220c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a41      	ldr	r2, [pc, #260]	; (8002320 <HAL_ADC_Start+0x154>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d105      	bne.n	800222a <HAL_ADC_Start+0x5e>
 800221e:	4b41      	ldr	r3, [pc, #260]	; (8002324 <HAL_ADC_Start+0x158>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d115      	bne.n	8002256 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002240:	2b00      	cmp	r3, #0
 8002242:	d026      	beq.n	8002292 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002248:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800224c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002254:	e01d      	b.n	8002292 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a2f      	ldr	r2, [pc, #188]	; (8002324 <HAL_ADC_Start+0x158>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d004      	beq.n	8002276 <HAL_ADC_Start+0xaa>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a2b      	ldr	r2, [pc, #172]	; (8002320 <HAL_ADC_Start+0x154>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d10d      	bne.n	8002292 <HAL_ADC_Start+0xc6>
 8002276:	4b2b      	ldr	r3, [pc, #172]	; (8002324 <HAL_ADC_Start+0x158>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800227e:	2b00      	cmp	r3, #0
 8002280:	d007      	beq.n	8002292 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800228a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002296:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d006      	beq.n	80022ac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a2:	f023 0206 	bic.w	r2, r3, #6
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80022aa:	e002      	b.n	80022b2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f06f 0202 	mvn.w	r2, #2
 80022c2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80022ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022d2:	d113      	bne.n	80022fc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022d8:	4a11      	ldr	r2, [pc, #68]	; (8002320 <HAL_ADC_Start+0x154>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d105      	bne.n	80022ea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80022de:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_ADC_Start+0x158>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d108      	bne.n	80022fc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	e00c      	b.n	8002316 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	e003      	b.n	8002316 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40012800 	.word	0x40012800
 8002324:	40012400 	.word	0x40012400

08002328 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_ADC_Stop+0x1a>
 800233e:	2302      	movs	r3, #2
 8002340:	e01a      	b.n	8002378 <HAL_ADC_Stop+0x50>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 fa7c 	bl	8002848 <ADC_ConversionStop_Disable>
 8002350:	4603      	mov	r3, r0
 8002352:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002354:	7bfb      	ldrb	r3, [r7, #15]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002376:	7bfb      	ldrb	r3, [r7, #15]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002396:	f7ff fe13 	bl	8001fc0 <HAL_GetTick>
 800239a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00b      	beq.n	80023c2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ae:	f043 0220 	orr.w	r2, r3, #32
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e0d3      	b.n	800256a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d131      	bne.n	8002434 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d12a      	bne.n	8002434 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80023de:	e021      	b.n	8002424 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e6:	d01d      	beq.n	8002424 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d007      	beq.n	80023fe <HAL_ADC_PollForConversion+0x7e>
 80023ee:	f7ff fde7 	bl	8001fc0 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d212      	bcs.n	8002424 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002410:	f043 0204 	orr.w	r2, r3, #4
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e0a2      	b.n	800256a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0d6      	beq.n	80023e0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002432:	e070      	b.n	8002516 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002434:	4b4f      	ldr	r3, [pc, #316]	; (8002574 <HAL_ADC_PollForConversion+0x1f4>)
 8002436:	681c      	ldr	r4, [r3, #0]
 8002438:	2002      	movs	r0, #2
 800243a:	f001 f9c9 	bl	80037d0 <HAL_RCCEx_GetPeriphCLKFreq>
 800243e:	4603      	mov	r3, r0
 8002440:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6919      	ldr	r1, [r3, #16]
 800244a:	4b4b      	ldr	r3, [pc, #300]	; (8002578 <HAL_ADC_PollForConversion+0x1f8>)
 800244c:	400b      	ands	r3, r1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d118      	bne.n	8002484 <HAL_ADC_PollForConversion+0x104>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68d9      	ldr	r1, [r3, #12]
 8002458:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_ADC_PollForConversion+0x1fc>)
 800245a:	400b      	ands	r3, r1
 800245c:	2b00      	cmp	r3, #0
 800245e:	d111      	bne.n	8002484 <HAL_ADC_PollForConversion+0x104>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6919      	ldr	r1, [r3, #16]
 8002466:	4b46      	ldr	r3, [pc, #280]	; (8002580 <HAL_ADC_PollForConversion+0x200>)
 8002468:	400b      	ands	r3, r1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d108      	bne.n	8002480 <HAL_ADC_PollForConversion+0x100>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68d9      	ldr	r1, [r3, #12]
 8002474:	4b43      	ldr	r3, [pc, #268]	; (8002584 <HAL_ADC_PollForConversion+0x204>)
 8002476:	400b      	ands	r3, r1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_ADC_PollForConversion+0x100>
 800247c:	2314      	movs	r3, #20
 800247e:	e020      	b.n	80024c2 <HAL_ADC_PollForConversion+0x142>
 8002480:	2329      	movs	r3, #41	; 0x29
 8002482:	e01e      	b.n	80024c2 <HAL_ADC_PollForConversion+0x142>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6919      	ldr	r1, [r3, #16]
 800248a:	4b3d      	ldr	r3, [pc, #244]	; (8002580 <HAL_ADC_PollForConversion+0x200>)
 800248c:	400b      	ands	r3, r1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d106      	bne.n	80024a0 <HAL_ADC_PollForConversion+0x120>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68d9      	ldr	r1, [r3, #12]
 8002498:	4b3a      	ldr	r3, [pc, #232]	; (8002584 <HAL_ADC_PollForConversion+0x204>)
 800249a:	400b      	ands	r3, r1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00d      	beq.n	80024bc <HAL_ADC_PollForConversion+0x13c>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6919      	ldr	r1, [r3, #16]
 80024a6:	4b38      	ldr	r3, [pc, #224]	; (8002588 <HAL_ADC_PollForConversion+0x208>)
 80024a8:	400b      	ands	r3, r1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d108      	bne.n	80024c0 <HAL_ADC_PollForConversion+0x140>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68d9      	ldr	r1, [r3, #12]
 80024b4:	4b34      	ldr	r3, [pc, #208]	; (8002588 <HAL_ADC_PollForConversion+0x208>)
 80024b6:	400b      	ands	r3, r1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_ADC_PollForConversion+0x140>
 80024bc:	2354      	movs	r3, #84	; 0x54
 80024be:	e000      	b.n	80024c2 <HAL_ADC_PollForConversion+0x142>
 80024c0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80024c2:	fb02 f303 	mul.w	r3, r2, r3
 80024c6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80024c8:	e021      	b.n	800250e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024d0:	d01a      	beq.n	8002508 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d007      	beq.n	80024e8 <HAL_ADC_PollForConversion+0x168>
 80024d8:	f7ff fd72 	bl	8001fc0 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d20f      	bcs.n	8002508 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d90b      	bls.n	8002508 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f4:	f043 0204 	orr.w	r2, r3, #4
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e030      	b.n	800256a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	3301      	adds	r3, #1
 800250c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	429a      	cmp	r2, r3
 8002514:	d8d9      	bhi.n	80024ca <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f06f 0212 	mvn.w	r2, #18
 800251e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002524:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002536:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800253a:	d115      	bne.n	8002568 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002540:	2b00      	cmp	r3, #0
 8002542:	d111      	bne.n	8002568 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002554:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d105      	bne.n	8002568 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	f043 0201 	orr.w	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	371c      	adds	r7, #28
 800256e:	46bd      	mov	sp, r7
 8002570:	bd90      	pop	{r4, r7, pc}
 8002572:	bf00      	nop
 8002574:	20000008 	.word	0x20000008
 8002578:	24924924 	.word	0x24924924
 800257c:	00924924 	.word	0x00924924
 8002580:	12492492 	.word	0x12492492
 8002584:	00492492 	.word	0x00492492
 8002588:	00249249 	.word	0x00249249

0800258c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <HAL_ADC_ConfigChannel+0x20>
 80025c0:	2302      	movs	r3, #2
 80025c2:	e0dc      	b.n	800277e <HAL_ADC_ConfigChannel+0x1da>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	2b06      	cmp	r3, #6
 80025d2:	d81c      	bhi.n	800260e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	3b05      	subs	r3, #5
 80025e6:	221f      	movs	r2, #31
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	4019      	ands	r1, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6818      	ldr	r0, [r3, #0]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4413      	add	r3, r2
 80025fe:	3b05      	subs	r3, #5
 8002600:	fa00 f203 	lsl.w	r2, r0, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	635a      	str	r2, [r3, #52]	; 0x34
 800260c:	e03c      	b.n	8002688 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b0c      	cmp	r3, #12
 8002614:	d81c      	bhi.n	8002650 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3b23      	subs	r3, #35	; 0x23
 8002628:	221f      	movs	r2, #31
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	4019      	ands	r1, r3
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	3b23      	subs	r3, #35	; 0x23
 8002642:	fa00 f203 	lsl.w	r2, r0, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	631a      	str	r2, [r3, #48]	; 0x30
 800264e:	e01b      	b.n	8002688 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	4613      	mov	r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4413      	add	r3, r2
 8002660:	3b41      	subs	r3, #65	; 0x41
 8002662:	221f      	movs	r2, #31
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	4019      	ands	r1, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	3b41      	subs	r3, #65	; 0x41
 800267c:	fa00 f203 	lsl.w	r2, r0, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b09      	cmp	r3, #9
 800268e:	d91c      	bls.n	80026ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68d9      	ldr	r1, [r3, #12]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	3b1e      	subs	r3, #30
 80026a2:	2207      	movs	r2, #7
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	4019      	ands	r1, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6898      	ldr	r0, [r3, #8]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	3b1e      	subs	r3, #30
 80026bc:	fa00 f203 	lsl.w	r2, r0, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	e019      	b.n	80026fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6919      	ldr	r1, [r3, #16]
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4613      	mov	r3, r2
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	4413      	add	r3, r2
 80026da:	2207      	movs	r2, #7
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	4019      	ands	r1, r3
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	6898      	ldr	r0, [r3, #8]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4613      	mov	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	fa00 f203 	lsl.w	r2, r0, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b10      	cmp	r3, #16
 8002704:	d003      	beq.n	800270e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800270a:	2b11      	cmp	r3, #17
 800270c:	d132      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a1d      	ldr	r2, [pc, #116]	; (8002788 <HAL_ADC_ConfigChannel+0x1e4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d125      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d126      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002734:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b10      	cmp	r3, #16
 800273c:	d11a      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_ADC_ConfigChannel+0x1e8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a13      	ldr	r2, [pc, #76]	; (8002790 <HAL_ADC_ConfigChannel+0x1ec>)
 8002744:	fba2 2303 	umull	r2, r3, r2, r3
 8002748:	0c9a      	lsrs	r2, r3, #18
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002754:	e002      	b.n	800275c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	3b01      	subs	r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f9      	bne.n	8002756 <HAL_ADC_ConfigChannel+0x1b2>
 8002762:	e007      	b.n	8002774 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002768:	f043 0220 	orr.w	r2, r3, #32
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	40012400 	.word	0x40012400
 800278c:	20000008 	.word	0x20000008
 8002790:	431bde83 	.word	0x431bde83

08002794 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d040      	beq.n	8002834 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f042 0201 	orr.w	r2, r2, #1
 80027c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027c2:	4b1f      	ldr	r3, [pc, #124]	; (8002840 <ADC_Enable+0xac>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a1f      	ldr	r2, [pc, #124]	; (8002844 <ADC_Enable+0xb0>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	0c9b      	lsrs	r3, r3, #18
 80027ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80027d0:	e002      	b.n	80027d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1f9      	bne.n	80027d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027de:	f7ff fbef 	bl	8001fc0 <HAL_GetTick>
 80027e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80027e4:	e01f      	b.n	8002826 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027e6:	f7ff fbeb 	bl	8001fc0 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d918      	bls.n	8002826 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d011      	beq.n	8002826 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002806:	f043 0210 	orr.w	r2, r3, #16
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002812:	f043 0201 	orr.w	r2, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e007      	b.n	8002836 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d1d8      	bne.n	80027e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000008 	.word	0x20000008
 8002844:	431bde83 	.word	0x431bde83

08002848 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b01      	cmp	r3, #1
 8002860:	d12e      	bne.n	80028c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0201 	bic.w	r2, r2, #1
 8002870:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002872:	f7ff fba5 	bl	8001fc0 <HAL_GetTick>
 8002876:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002878:	e01b      	b.n	80028b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800287a:	f7ff fba1 	bl	8001fc0 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d914      	bls.n	80028b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d10d      	bne.n	80028b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289a:	f043 0210 	orr.w	r2, r3, #16
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e007      	b.n	80028c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d0dc      	beq.n	800287a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028dc:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <__NVIC_SetPriorityGrouping+0x44>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028e8:	4013      	ands	r3, r2
 80028ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028fe:	4a04      	ldr	r2, [pc, #16]	; (8002910 <__NVIC_SetPriorityGrouping+0x44>)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	60d3      	str	r3, [r2, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002918:	4b04      	ldr	r3, [pc, #16]	; (800292c <__NVIC_GetPriorityGrouping+0x18>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	f003 0307 	and.w	r3, r3, #7
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	6039      	str	r1, [r7, #0]
 800293a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002940:	2b00      	cmp	r3, #0
 8002942:	db0a      	blt.n	800295a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	b2da      	uxtb	r2, r3
 8002948:	490c      	ldr	r1, [pc, #48]	; (800297c <__NVIC_SetPriority+0x4c>)
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	0112      	lsls	r2, r2, #4
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	440b      	add	r3, r1
 8002954:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002958:	e00a      	b.n	8002970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	b2da      	uxtb	r2, r3
 800295e:	4908      	ldr	r1, [pc, #32]	; (8002980 <__NVIC_SetPriority+0x50>)
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	3b04      	subs	r3, #4
 8002968:	0112      	lsls	r2, r2, #4
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	440b      	add	r3, r1
 800296e:	761a      	strb	r2, [r3, #24]
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000e100 	.word	0xe000e100
 8002980:	e000ed00 	.word	0xe000ed00

08002984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002984:	b480      	push	{r7}
 8002986:	b089      	sub	sp, #36	; 0x24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f1c3 0307 	rsb	r3, r3, #7
 800299e:	2b04      	cmp	r3, #4
 80029a0:	bf28      	it	cs
 80029a2:	2304      	movcs	r3, #4
 80029a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3304      	adds	r3, #4
 80029aa:	2b06      	cmp	r3, #6
 80029ac:	d902      	bls.n	80029b4 <NVIC_EncodePriority+0x30>
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3b03      	subs	r3, #3
 80029b2:	e000      	b.n	80029b6 <NVIC_EncodePriority+0x32>
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43da      	mvns	r2, r3
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	401a      	ands	r2, r3
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	fa01 f303 	lsl.w	r3, r1, r3
 80029d6:	43d9      	mvns	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029dc:	4313      	orrs	r3, r2
         );
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3724      	adds	r7, #36	; 0x24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029f8:	d301      	bcc.n	80029fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029fa:	2301      	movs	r3, #1
 80029fc:	e00f      	b.n	8002a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fe:	4a0a      	ldr	r2, [pc, #40]	; (8002a28 <SysTick_Config+0x40>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a06:	210f      	movs	r1, #15
 8002a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a0c:	f7ff ff90 	bl	8002930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <SysTick_Config+0x40>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <SysTick_Config+0x40>)
 8002a18:	2207      	movs	r2, #7
 8002a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	e000e010 	.word	0xe000e010

08002a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff ff49 	bl	80028cc <__NVIC_SetPriorityGrouping>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b086      	sub	sp, #24
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	4603      	mov	r3, r0
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
 8002a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a54:	f7ff ff5e 	bl	8002914 <__NVIC_GetPriorityGrouping>
 8002a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	68b9      	ldr	r1, [r7, #8]
 8002a5e:	6978      	ldr	r0, [r7, #20]
 8002a60:	f7ff ff90 	bl	8002984 <NVIC_EncodePriority>
 8002a64:	4602      	mov	r2, r0
 8002a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff5f 	bl	8002930 <__NVIC_SetPriority>
}
 8002a72:	bf00      	nop
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ffb0 	bl	80029e8 <SysTick_Config>
 8002a88:	4603      	mov	r3, r0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b08b      	sub	sp, #44	; 0x2c
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa6:	e169      	b.n	8002d7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69fa      	ldr	r2, [r7, #28]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	f040 8158 	bne.w	8002d76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	4a9a      	ldr	r2, [pc, #616]	; (8002d34 <HAL_GPIO_Init+0x2a0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d05e      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002ad0:	4a98      	ldr	r2, [pc, #608]	; (8002d34 <HAL_GPIO_Init+0x2a0>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d875      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002ad6:	4a98      	ldr	r2, [pc, #608]	; (8002d38 <HAL_GPIO_Init+0x2a4>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d058      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002adc:	4a96      	ldr	r2, [pc, #600]	; (8002d38 <HAL_GPIO_Init+0x2a4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d86f      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002ae2:	4a96      	ldr	r2, [pc, #600]	; (8002d3c <HAL_GPIO_Init+0x2a8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d052      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002ae8:	4a94      	ldr	r2, [pc, #592]	; (8002d3c <HAL_GPIO_Init+0x2a8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d869      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002aee:	4a94      	ldr	r2, [pc, #592]	; (8002d40 <HAL_GPIO_Init+0x2ac>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d04c      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002af4:	4a92      	ldr	r2, [pc, #584]	; (8002d40 <HAL_GPIO_Init+0x2ac>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d863      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002afa:	4a92      	ldr	r2, [pc, #584]	; (8002d44 <HAL_GPIO_Init+0x2b0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d046      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
 8002b00:	4a90      	ldr	r2, [pc, #576]	; (8002d44 <HAL_GPIO_Init+0x2b0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d85d      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002b06:	2b12      	cmp	r3, #18
 8002b08:	d82a      	bhi.n	8002b60 <HAL_GPIO_Init+0xcc>
 8002b0a:	2b12      	cmp	r3, #18
 8002b0c:	d859      	bhi.n	8002bc2 <HAL_GPIO_Init+0x12e>
 8002b0e:	a201      	add	r2, pc, #4	; (adr r2, 8002b14 <HAL_GPIO_Init+0x80>)
 8002b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b14:	08002b8f 	.word	0x08002b8f
 8002b18:	08002b69 	.word	0x08002b69
 8002b1c:	08002b7b 	.word	0x08002b7b
 8002b20:	08002bbd 	.word	0x08002bbd
 8002b24:	08002bc3 	.word	0x08002bc3
 8002b28:	08002bc3 	.word	0x08002bc3
 8002b2c:	08002bc3 	.word	0x08002bc3
 8002b30:	08002bc3 	.word	0x08002bc3
 8002b34:	08002bc3 	.word	0x08002bc3
 8002b38:	08002bc3 	.word	0x08002bc3
 8002b3c:	08002bc3 	.word	0x08002bc3
 8002b40:	08002bc3 	.word	0x08002bc3
 8002b44:	08002bc3 	.word	0x08002bc3
 8002b48:	08002bc3 	.word	0x08002bc3
 8002b4c:	08002bc3 	.word	0x08002bc3
 8002b50:	08002bc3 	.word	0x08002bc3
 8002b54:	08002bc3 	.word	0x08002bc3
 8002b58:	08002b71 	.word	0x08002b71
 8002b5c:	08002b85 	.word	0x08002b85
 8002b60:	4a79      	ldr	r2, [pc, #484]	; (8002d48 <HAL_GPIO_Init+0x2b4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d013      	beq.n	8002b8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b66:	e02c      	b.n	8002bc2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	623b      	str	r3, [r7, #32]
          break;
 8002b6e:	e029      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	3304      	adds	r3, #4
 8002b76:	623b      	str	r3, [r7, #32]
          break;
 8002b78:	e024      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	3308      	adds	r3, #8
 8002b80:	623b      	str	r3, [r7, #32]
          break;
 8002b82:	e01f      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	623b      	str	r3, [r7, #32]
          break;
 8002b8c:	e01a      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d102      	bne.n	8002b9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b96:	2304      	movs	r3, #4
 8002b98:	623b      	str	r3, [r7, #32]
          break;
 8002b9a:	e013      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d105      	bne.n	8002bb0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba4:	2308      	movs	r3, #8
 8002ba6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	611a      	str	r2, [r3, #16]
          break;
 8002bae:	e009      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bb0:	2308      	movs	r3, #8
 8002bb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	69fa      	ldr	r2, [r7, #28]
 8002bb8:	615a      	str	r2, [r3, #20]
          break;
 8002bba:	e003      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	623b      	str	r3, [r7, #32]
          break;
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x130>
          break;
 8002bc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2bff      	cmp	r3, #255	; 0xff
 8002bc8:	d801      	bhi.n	8002bce <HAL_GPIO_Init+0x13a>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	e001      	b.n	8002bd2 <HAL_GPIO_Init+0x13e>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2bff      	cmp	r3, #255	; 0xff
 8002bd8:	d802      	bhi.n	8002be0 <HAL_GPIO_Init+0x14c>
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	e002      	b.n	8002be6 <HAL_GPIO_Init+0x152>
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	3b08      	subs	r3, #8
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	210f      	movs	r1, #15
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	401a      	ands	r2, r3
 8002bf8:	6a39      	ldr	r1, [r7, #32]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	431a      	orrs	r2, r3
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 80b1 	beq.w	8002d76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c14:	4b4d      	ldr	r3, [pc, #308]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	4a4c      	ldr	r2, [pc, #304]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	6193      	str	r3, [r2, #24]
 8002c20:	4b4a      	ldr	r3, [pc, #296]	; (8002d4c <HAL_GPIO_Init+0x2b8>)
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c2c:	4a48      	ldr	r2, [pc, #288]	; (8002d50 <HAL_GPIO_Init+0x2bc>)
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	3302      	adds	r3, #2
 8002c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	220f      	movs	r2, #15
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a40      	ldr	r2, [pc, #256]	; (8002d54 <HAL_GPIO_Init+0x2c0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d013      	beq.n	8002c80 <HAL_GPIO_Init+0x1ec>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a3f      	ldr	r2, [pc, #252]	; (8002d58 <HAL_GPIO_Init+0x2c4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00d      	beq.n	8002c7c <HAL_GPIO_Init+0x1e8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a3e      	ldr	r2, [pc, #248]	; (8002d5c <HAL_GPIO_Init+0x2c8>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d007      	beq.n	8002c78 <HAL_GPIO_Init+0x1e4>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a3d      	ldr	r2, [pc, #244]	; (8002d60 <HAL_GPIO_Init+0x2cc>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <HAL_GPIO_Init+0x1e0>
 8002c70:	2303      	movs	r3, #3
 8002c72:	e006      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c74:	2304      	movs	r3, #4
 8002c76:	e004      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e002      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <HAL_GPIO_Init+0x1ee>
 8002c80:	2300      	movs	r3, #0
 8002c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c84:	f002 0203 	and.w	r2, r2, #3
 8002c88:	0092      	lsls	r2, r2, #2
 8002c8a:	4093      	lsls	r3, r2
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c92:	492f      	ldr	r1, [pc, #188]	; (8002d50 <HAL_GPIO_Init+0x2bc>)
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	089b      	lsrs	r3, r3, #2
 8002c98:	3302      	adds	r3, #2
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d006      	beq.n	8002cba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cac:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	492c      	ldr	r1, [pc, #176]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	608b      	str	r3, [r1, #8]
 8002cb8:	e006      	b.n	8002cc8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cba:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	4928      	ldr	r1, [pc, #160]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d006      	beq.n	8002ce2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cd4:	4b23      	ldr	r3, [pc, #140]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	4922      	ldr	r1, [pc, #136]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	60cb      	str	r3, [r1, #12]
 8002ce0:	e006      	b.n	8002cf0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ce2:	4b20      	ldr	r3, [pc, #128]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002ce4:	68da      	ldr	r2, [r3, #12]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	491e      	ldr	r1, [pc, #120]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d006      	beq.n	8002d0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cfc:	4b19      	ldr	r3, [pc, #100]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	4918      	ldr	r1, [pc, #96]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
 8002d08:	e006      	b.n	8002d18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	4914      	ldr	r1, [pc, #80]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d021      	beq.n	8002d68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	490e      	ldr	r1, [pc, #56]	; (8002d64 <HAL_GPIO_Init+0x2d0>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	600b      	str	r3, [r1, #0]
 8002d30:	e021      	b.n	8002d76 <HAL_GPIO_Init+0x2e2>
 8002d32:	bf00      	nop
 8002d34:	10320000 	.word	0x10320000
 8002d38:	10310000 	.word	0x10310000
 8002d3c:	10220000 	.word	0x10220000
 8002d40:	10210000 	.word	0x10210000
 8002d44:	10120000 	.word	0x10120000
 8002d48:	10110000 	.word	0x10110000
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40010000 	.word	0x40010000
 8002d54:	40010800 	.word	0x40010800
 8002d58:	40010c00 	.word	0x40010c00
 8002d5c:	40011000 	.word	0x40011000
 8002d60:	40011400 	.word	0x40011400
 8002d64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d68:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	4909      	ldr	r1, [pc, #36]	; (8002d98 <HAL_GPIO_Init+0x304>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	3301      	adds	r3, #1
 8002d7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d82:	fa22 f303 	lsr.w	r3, r2, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f47f ae8e 	bne.w	8002aa8 <HAL_GPIO_Init+0x14>
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	372c      	adds	r7, #44	; 0x2c
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	40010400 	.word	0x40010400

08002d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	887b      	ldrh	r3, [r7, #2]
 8002dae:	4013      	ands	r3, r2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
 8002db8:	e001      	b.n	8002dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr

08002dca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	807b      	strh	r3, [r7, #2]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dda:	787b      	ldrb	r3, [r7, #1]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002de0:	887a      	ldrh	r2, [r7, #2]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002de6:	e003      	b.n	8002df0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002de8:	887b      	ldrh	r3, [r7, #2]
 8002dea:	041a      	lsls	r2, r3, #16
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	611a      	str	r2, [r3, #16]
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
 8002e02:	460b      	mov	r3, r1
 8002e04:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e0c:	887a      	ldrh	r2, [r7, #2]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	4013      	ands	r3, r2
 8002e12:	041a      	lsls	r2, r3, #16
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	43d9      	mvns	r1, r3
 8002e18:	887b      	ldrh	r3, [r7, #2]
 8002e1a:	400b      	ands	r3, r1
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	611a      	str	r2, [r3, #16]
}
 8002e22:	bf00      	nop
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	601a      	str	r2, [r3, #0]
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	420e0020 	.word	0x420e0020

08002e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e272      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 8087 	beq.w	8002f72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e64:	4b92      	ldr	r3, [pc, #584]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f003 030c 	and.w	r3, r3, #12
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d00c      	beq.n	8002e8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e70:	4b8f      	ldr	r3, [pc, #572]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 030c 	and.w	r3, r3, #12
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d112      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x5e>
 8002e7c:	4b8c      	ldr	r3, [pc, #560]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e88:	d10b      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e8a:	4b89      	ldr	r3, [pc, #548]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d06c      	beq.n	8002f70 <HAL_RCC_OscConfig+0x12c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d168      	bne.n	8002f70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e24c      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eaa:	d106      	bne.n	8002eba <HAL_RCC_OscConfig+0x76>
 8002eac:	4b80      	ldr	r3, [pc, #512]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a7f      	ldr	r2, [pc, #508]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002eb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	e02e      	b.n	8002f18 <HAL_RCC_OscConfig+0xd4>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10c      	bne.n	8002edc <HAL_RCC_OscConfig+0x98>
 8002ec2:	4b7b      	ldr	r3, [pc, #492]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a7a      	ldr	r2, [pc, #488]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	4b78      	ldr	r3, [pc, #480]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a77      	ldr	r2, [pc, #476]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ed4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e01d      	b.n	8002f18 <HAL_RCC_OscConfig+0xd4>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ee4:	d10c      	bne.n	8002f00 <HAL_RCC_OscConfig+0xbc>
 8002ee6:	4b72      	ldr	r3, [pc, #456]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a71      	ldr	r2, [pc, #452]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ef0:	6013      	str	r3, [r2, #0]
 8002ef2:	4b6f      	ldr	r3, [pc, #444]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a6e      	ldr	r2, [pc, #440]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	e00b      	b.n	8002f18 <HAL_RCC_OscConfig+0xd4>
 8002f00:	4b6b      	ldr	r3, [pc, #428]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a6a      	ldr	r2, [pc, #424]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4b68      	ldr	r3, [pc, #416]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a67      	ldr	r2, [pc, #412]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d013      	beq.n	8002f48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7ff f84e 	bl	8001fc0 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f28:	f7ff f84a 	bl	8001fc0 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b64      	cmp	r3, #100	; 0x64
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e200      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b5d      	ldr	r3, [pc, #372]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCC_OscConfig+0xe4>
 8002f46:	e014      	b.n	8002f72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7ff f83a 	bl	8001fc0 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f50:	f7ff f836 	bl	8001fc0 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b64      	cmp	r3, #100	; 0x64
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e1ec      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f62:	4b53      	ldr	r3, [pc, #332]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f0      	bne.n	8002f50 <HAL_RCC_OscConfig+0x10c>
 8002f6e:	e000      	b.n	8002f72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d063      	beq.n	8003046 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f7e:	4b4c      	ldr	r3, [pc, #304]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00b      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f8a:	4b49      	ldr	r3, [pc, #292]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b08      	cmp	r3, #8
 8002f94:	d11c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x18c>
 8002f96:	4b46      	ldr	r3, [pc, #280]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d116      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa2:	4b43      	ldr	r3, [pc, #268]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_RCC_OscConfig+0x176>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d001      	beq.n	8002fba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e1c0      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fba:	4b3d      	ldr	r3, [pc, #244]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4939      	ldr	r1, [pc, #228]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fce:	e03a      	b.n	8003046 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d020      	beq.n	800301a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd8:	4b36      	ldr	r3, [pc, #216]	; (80030b4 <HAL_RCC_OscConfig+0x270>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fde:	f7fe ffef 	bl	8001fc0 <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe4:	e008      	b.n	8002ff8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe6:	f7fe ffeb 	bl	8001fc0 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e1a1      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff8:	4b2d      	ldr	r3, [pc, #180]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0f0      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003004:	4b2a      	ldr	r3, [pc, #168]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	4927      	ldr	r1, [pc, #156]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 8003014:	4313      	orrs	r3, r2
 8003016:	600b      	str	r3, [r1, #0]
 8003018:	e015      	b.n	8003046 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800301a:	4b26      	ldr	r3, [pc, #152]	; (80030b4 <HAL_RCC_OscConfig+0x270>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7fe ffce 	bl	8001fc0 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003028:	f7fe ffca 	bl	8001fc0 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e180      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800303a:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d03a      	beq.n	80030c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d019      	beq.n	800308e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800305a:	4b17      	ldr	r3, [pc, #92]	; (80030b8 <HAL_RCC_OscConfig+0x274>)
 800305c:	2201      	movs	r2, #1
 800305e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003060:	f7fe ffae 	bl	8001fc0 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003068:	f7fe ffaa 	bl	8001fc0 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e160      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800307a:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <HAL_RCC_OscConfig+0x26c>)
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003086:	2001      	movs	r0, #1
 8003088:	f000 face 	bl	8003628 <RCC_Delay>
 800308c:	e01c      	b.n	80030c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800308e:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <HAL_RCC_OscConfig+0x274>)
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003094:	f7fe ff94 	bl	8001fc0 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800309a:	e00f      	b.n	80030bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800309c:	f7fe ff90 	bl	8001fc0 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d908      	bls.n	80030bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e146      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
 80030ae:	bf00      	nop
 80030b0:	40021000 	.word	0x40021000
 80030b4:	42420000 	.word	0x42420000
 80030b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030bc:	4b92      	ldr	r3, [pc, #584]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80030be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1e9      	bne.n	800309c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f000 80a6 	beq.w	8003222 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d6:	2300      	movs	r3, #0
 80030d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030da:	4b8b      	ldr	r3, [pc, #556]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10d      	bne.n	8003102 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e6:	4b88      	ldr	r3, [pc, #544]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	4a87      	ldr	r2, [pc, #540]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f0:	61d3      	str	r3, [r2, #28]
 80030f2:	4b85      	ldr	r3, [pc, #532]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030fe:	2301      	movs	r3, #1
 8003100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003102:	4b82      	ldr	r3, [pc, #520]	; (800330c <HAL_RCC_OscConfig+0x4c8>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310a:	2b00      	cmp	r3, #0
 800310c:	d118      	bne.n	8003140 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800310e:	4b7f      	ldr	r3, [pc, #508]	; (800330c <HAL_RCC_OscConfig+0x4c8>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a7e      	ldr	r2, [pc, #504]	; (800330c <HAL_RCC_OscConfig+0x4c8>)
 8003114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800311a:	f7fe ff51 	bl	8001fc0 <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003122:	f7fe ff4d 	bl	8001fc0 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b64      	cmp	r3, #100	; 0x64
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e103      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003134:	4b75      	ldr	r3, [pc, #468]	; (800330c <HAL_RCC_OscConfig+0x4c8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0f0      	beq.n	8003122 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d106      	bne.n	8003156 <HAL_RCC_OscConfig+0x312>
 8003148:	4b6f      	ldr	r3, [pc, #444]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	4a6e      	ldr	r2, [pc, #440]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6213      	str	r3, [r2, #32]
 8003154:	e02d      	b.n	80031b2 <HAL_RCC_OscConfig+0x36e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x334>
 800315e:	4b6a      	ldr	r3, [pc, #424]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	4a69      	ldr	r2, [pc, #420]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	6213      	str	r3, [r2, #32]
 800316a:	4b67      	ldr	r3, [pc, #412]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	4a66      	ldr	r2, [pc, #408]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	f023 0304 	bic.w	r3, r3, #4
 8003174:	6213      	str	r3, [r2, #32]
 8003176:	e01c      	b.n	80031b2 <HAL_RCC_OscConfig+0x36e>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	2b05      	cmp	r3, #5
 800317e:	d10c      	bne.n	800319a <HAL_RCC_OscConfig+0x356>
 8003180:	4b61      	ldr	r3, [pc, #388]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	4a60      	ldr	r2, [pc, #384]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003186:	f043 0304 	orr.w	r3, r3, #4
 800318a:	6213      	str	r3, [r2, #32]
 800318c:	4b5e      	ldr	r3, [pc, #376]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	4a5d      	ldr	r2, [pc, #372]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	6213      	str	r3, [r2, #32]
 8003198:	e00b      	b.n	80031b2 <HAL_RCC_OscConfig+0x36e>
 800319a:	4b5b      	ldr	r3, [pc, #364]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4a5a      	ldr	r2, [pc, #360]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	6213      	str	r3, [r2, #32]
 80031a6:	4b58      	ldr	r3, [pc, #352]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4a57      	ldr	r2, [pc, #348]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80031ac:	f023 0304 	bic.w	r3, r3, #4
 80031b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d015      	beq.n	80031e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ba:	f7fe ff01 	bl	8001fc0 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c0:	e00a      	b.n	80031d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c2:	f7fe fefd 	bl	8001fc0 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e0b1      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d8:	4b4b      	ldr	r3, [pc, #300]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0ee      	beq.n	80031c2 <HAL_RCC_OscConfig+0x37e>
 80031e4:	e014      	b.n	8003210 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e6:	f7fe feeb 	bl	8001fc0 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ee:	f7fe fee7 	bl	8001fc0 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e09b      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003204:	4b40      	ldr	r3, [pc, #256]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1ee      	bne.n	80031ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003210:	7dfb      	ldrb	r3, [r7, #23]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d105      	bne.n	8003222 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003216:	4b3c      	ldr	r3, [pc, #240]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	4a3b      	ldr	r2, [pc, #236]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800321c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003220:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 8087 	beq.w	800333a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800322c:	4b36      	ldr	r3, [pc, #216]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 030c 	and.w	r3, r3, #12
 8003234:	2b08      	cmp	r3, #8
 8003236:	d061      	beq.n	80032fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	2b02      	cmp	r3, #2
 800323e:	d146      	bne.n	80032ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003240:	4b33      	ldr	r3, [pc, #204]	; (8003310 <HAL_RCC_OscConfig+0x4cc>)
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003246:	f7fe febb 	bl	8001fc0 <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800324c:	e008      	b.n	8003260 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800324e:	f7fe feb7 	bl	8001fc0 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e06d      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003260:	4b29      	ldr	r3, [pc, #164]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f0      	bne.n	800324e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003274:	d108      	bne.n	8003288 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003276:	4b24      	ldr	r3, [pc, #144]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	4921      	ldr	r1, [pc, #132]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 8003284:	4313      	orrs	r3, r2
 8003286:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003288:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a19      	ldr	r1, [r3, #32]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	430b      	orrs	r3, r1
 800329a:	491b      	ldr	r1, [pc, #108]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a0:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <HAL_RCC_OscConfig+0x4cc>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fe fe8b 	bl	8001fc0 <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ae:	f7fe fe87 	bl	8001fc0 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e03d      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032c0:	4b11      	ldr	r3, [pc, #68]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d0f0      	beq.n	80032ae <HAL_RCC_OscConfig+0x46a>
 80032cc:	e035      	b.n	800333a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ce:	4b10      	ldr	r3, [pc, #64]	; (8003310 <HAL_RCC_OscConfig+0x4cc>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d4:	f7fe fe74 	bl	8001fc0 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032dc:	f7fe fe70 	bl	8001fc0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e026      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ee:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f0      	bne.n	80032dc <HAL_RCC_OscConfig+0x498>
 80032fa:	e01e      	b.n	800333a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d107      	bne.n	8003314 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e019      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
 8003308:	40021000 	.word	0x40021000
 800330c:	40007000 	.word	0x40007000
 8003310:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003314:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <HAL_RCC_OscConfig+0x500>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	429a      	cmp	r2, r3
 8003326:	d106      	bne.n	8003336 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003332:	429a      	cmp	r2, r3
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000

08003348 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0d0      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800335c:	4b6a      	ldr	r3, [pc, #424]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d910      	bls.n	800338c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4b67      	ldr	r3, [pc, #412]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 0207 	bic.w	r2, r3, #7
 8003372:	4965      	ldr	r1, [pc, #404]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	4313      	orrs	r3, r2
 8003378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	4b63      	ldr	r3, [pc, #396]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d001      	beq.n	800338c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0b8      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d020      	beq.n	80033da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0304 	and.w	r3, r3, #4
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033a4:	4b59      	ldr	r3, [pc, #356]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a58      	ldr	r2, [pc, #352]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80033ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0308 	and.w	r3, r3, #8
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d005      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033bc:	4b53      	ldr	r3, [pc, #332]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	4a52      	ldr	r2, [pc, #328]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80033c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c8:	4b50      	ldr	r3, [pc, #320]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	494d      	ldr	r1, [pc, #308]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d040      	beq.n	8003468 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d107      	bne.n	80033fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ee:	4b47      	ldr	r3, [pc, #284]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d115      	bne.n	8003426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e07f      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d107      	bne.n	8003416 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003406:	4b41      	ldr	r3, [pc, #260]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d109      	bne.n	8003426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e073      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003416:	4b3d      	ldr	r3, [pc, #244]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e06b      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003426:	4b39      	ldr	r3, [pc, #228]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f023 0203 	bic.w	r2, r3, #3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	4936      	ldr	r1, [pc, #216]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 8003434:	4313      	orrs	r3, r2
 8003436:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003438:	f7fe fdc2 	bl	8001fc0 <HAL_GetTick>
 800343c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343e:	e00a      	b.n	8003456 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003440:	f7fe fdbe 	bl	8001fc0 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f241 3288 	movw	r2, #5000	; 0x1388
 800344e:	4293      	cmp	r3, r2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e053      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003456:	4b2d      	ldr	r3, [pc, #180]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f003 020c 	and.w	r2, r3, #12
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	429a      	cmp	r2, r3
 8003466:	d1eb      	bne.n	8003440 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003468:	4b27      	ldr	r3, [pc, #156]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d210      	bcs.n	8003498 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003476:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f023 0207 	bic.w	r2, r3, #7
 800347e:	4922      	ldr	r1, [pc, #136]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	4313      	orrs	r3, r2
 8003484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003486:	4b20      	ldr	r3, [pc, #128]	; (8003508 <HAL_RCC_ClockConfig+0x1c0>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d001      	beq.n	8003498 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e032      	b.n	80034fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034a4:	4b19      	ldr	r3, [pc, #100]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4916      	ldr	r1, [pc, #88]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034c2:	4b12      	ldr	r3, [pc, #72]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	490e      	ldr	r1, [pc, #56]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034d6:	f000 f821 	bl	800351c <HAL_RCC_GetSysClockFreq>
 80034da:	4602      	mov	r2, r0
 80034dc:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_RCC_ClockConfig+0x1c4>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	091b      	lsrs	r3, r3, #4
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	490a      	ldr	r1, [pc, #40]	; (8003510 <HAL_RCC_ClockConfig+0x1c8>)
 80034e8:	5ccb      	ldrb	r3, [r1, r3]
 80034ea:	fa22 f303 	lsr.w	r3, r2, r3
 80034ee:	4a09      	ldr	r2, [pc, #36]	; (8003514 <HAL_RCC_ClockConfig+0x1cc>)
 80034f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034f2:	4b09      	ldr	r3, [pc, #36]	; (8003518 <HAL_RCC_ClockConfig+0x1d0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fe fd20 	bl	8001f3c <HAL_InitTick>

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40022000 	.word	0x40022000
 800350c:	40021000 	.word	0x40021000
 8003510:	080099d4 	.word	0x080099d4
 8003514:	20000008 	.word	0x20000008
 8003518:	2000000c 	.word	0x2000000c

0800351c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800351c:	b480      	push	{r7}
 800351e:	b087      	sub	sp, #28
 8003520:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	2300      	movs	r3, #0
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	2300      	movs	r3, #0
 8003530:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003532:	2300      	movs	r3, #0
 8003534:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003536:	4b1e      	ldr	r3, [pc, #120]	; (80035b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b04      	cmp	r3, #4
 8003544:	d002      	beq.n	800354c <HAL_RCC_GetSysClockFreq+0x30>
 8003546:	2b08      	cmp	r3, #8
 8003548:	d003      	beq.n	8003552 <HAL_RCC_GetSysClockFreq+0x36>
 800354a:	e027      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800354c:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800354e:	613b      	str	r3, [r7, #16]
      break;
 8003550:	e027      	b.n	80035a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	0c9b      	lsrs	r3, r3, #18
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	4a17      	ldr	r2, [pc, #92]	; (80035b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800355c:	5cd3      	ldrb	r3, [r2, r3]
 800355e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d010      	beq.n	800358c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800356a:	4b11      	ldr	r3, [pc, #68]	; (80035b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	0c5b      	lsrs	r3, r3, #17
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	4a11      	ldr	r2, [pc, #68]	; (80035bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003576:	5cd3      	ldrb	r3, [r2, r3]
 8003578:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a0d      	ldr	r2, [pc, #52]	; (80035b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800357e:	fb03 f202 	mul.w	r2, r3, r2
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	fbb2 f3f3 	udiv	r3, r2, r3
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	e004      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a0c      	ldr	r2, [pc, #48]	; (80035c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003590:	fb02 f303 	mul.w	r3, r2, r3
 8003594:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	613b      	str	r3, [r7, #16]
      break;
 800359a:	e002      	b.n	80035a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800359c:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800359e:	613b      	str	r3, [r7, #16]
      break;
 80035a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035a2:	693b      	ldr	r3, [r7, #16]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	371c      	adds	r7, #28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bc80      	pop	{r7}
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40021000 	.word	0x40021000
 80035b4:	007a1200 	.word	0x007a1200
 80035b8:	080099ec 	.word	0x080099ec
 80035bc:	080099fc 	.word	0x080099fc
 80035c0:	003d0900 	.word	0x003d0900

080035c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035c8:	4b02      	ldr	r3, [pc, #8]	; (80035d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80035ca:	681b      	ldr	r3, [r3, #0]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	20000008 	.word	0x20000008

080035d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035dc:	f7ff fff2 	bl	80035c4 <HAL_RCC_GetHCLKFreq>
 80035e0:	4602      	mov	r2, r0
 80035e2:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	4903      	ldr	r1, [pc, #12]	; (80035fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ee:	5ccb      	ldrb	r3, [r1, r3]
 80035f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40021000 	.word	0x40021000
 80035fc:	080099e4 	.word	0x080099e4

08003600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003604:	f7ff ffde 	bl	80035c4 <HAL_RCC_GetHCLKFreq>
 8003608:	4602      	mov	r2, r0
 800360a:	4b05      	ldr	r3, [pc, #20]	; (8003620 <HAL_RCC_GetPCLK2Freq+0x20>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	0adb      	lsrs	r3, r3, #11
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	4903      	ldr	r1, [pc, #12]	; (8003624 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003616:	5ccb      	ldrb	r3, [r1, r3]
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800361c:	4618      	mov	r0, r3
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	080099e4 	.word	0x080099e4

08003628 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003630:	4b0a      	ldr	r3, [pc, #40]	; (800365c <RCC_Delay+0x34>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a0a      	ldr	r2, [pc, #40]	; (8003660 <RCC_Delay+0x38>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	0a5b      	lsrs	r3, r3, #9
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003644:	bf00      	nop
  }
  while (Delay --);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1e5a      	subs	r2, r3, #1
 800364a:	60fa      	str	r2, [r7, #12]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f9      	bne.n	8003644 <RCC_Delay+0x1c>
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	bc80      	pop	{r7}
 800365a:	4770      	bx	lr
 800365c:	20000008 	.word	0x20000008
 8003660:	10624dd3 	.word	0x10624dd3

08003664 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	613b      	str	r3, [r7, #16]
 8003670:	2300      	movs	r3, #0
 8003672:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d07d      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003680:	2300      	movs	r3, #0
 8003682:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003684:	4b4f      	ldr	r3, [pc, #316]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10d      	bne.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003690:	4b4c      	ldr	r3, [pc, #304]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	4a4b      	ldr	r2, [pc, #300]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800369a:	61d3      	str	r3, [r2, #28]
 800369c:	4b49      	ldr	r3, [pc, #292]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369e:	69db      	ldr	r3, [r3, #28]
 80036a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a4:	60bb      	str	r3, [r7, #8]
 80036a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036a8:	2301      	movs	r3, #1
 80036aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ac:	4b46      	ldr	r3, [pc, #280]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d118      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036b8:	4b43      	ldr	r3, [pc, #268]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a42      	ldr	r2, [pc, #264]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036c4:	f7fe fc7c 	bl	8001fc0 <HAL_GetTick>
 80036c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ca:	e008      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036cc:	f7fe fc78 	bl	8001fc0 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b64      	cmp	r3, #100	; 0x64
 80036d8:	d901      	bls.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e06d      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036de:	4b3a      	ldr	r3, [pc, #232]	; (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0f0      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036ea:	4b36      	ldr	r3, [pc, #216]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d02e      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	429a      	cmp	r2, r3
 8003706:	d027      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003708:	4b2e      	ldr	r3, [pc, #184]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003710:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003712:	4b2e      	ldr	r3, [pc, #184]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003714:	2201      	movs	r2, #1
 8003716:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003718:	4b2c      	ldr	r3, [pc, #176]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800371e:	4a29      	ldr	r2, [pc, #164]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d014      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372e:	f7fe fc47 	bl	8001fc0 <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003734:	e00a      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003736:	f7fe fc43 	bl	8001fc0 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f241 3288 	movw	r2, #5000	; 0x1388
 8003744:	4293      	cmp	r3, r2
 8003746:	d901      	bls.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e036      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800374c:	4b1d      	ldr	r3, [pc, #116]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ee      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003758:	4b1a      	ldr	r3, [pc, #104]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	4917      	ldr	r1, [pc, #92]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003766:	4313      	orrs	r3, r2
 8003768:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800376a:	7dfb      	ldrb	r3, [r7, #23]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d105      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003770:	4b14      	ldr	r3, [pc, #80]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	69db      	ldr	r3, [r3, #28]
 8003774:	4a13      	ldr	r2, [pc, #76]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800377a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0302 	and.w	r3, r3, #2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d008      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	490b      	ldr	r1, [pc, #44]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003796:	4313      	orrs	r3, r2
 8003798:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0310 	and.w	r3, r3, #16
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d008      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037a6:	4b07      	ldr	r3, [pc, #28]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	4904      	ldr	r1, [pc, #16]	; (80037c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000
 80037c8:	40007000 	.word	0x40007000
 80037cc:	42420440 	.word	0x42420440

080037d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	2300      	movs	r3, #0
 80037de:	61fb      	str	r3, [r7, #28]
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	2300      	movs	r3, #0
 80037ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b10      	cmp	r3, #16
 80037f0:	d00a      	beq.n	8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b10      	cmp	r3, #16
 80037f6:	f200 808a 	bhi.w	800390e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d045      	beq.n	800388c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d075      	beq.n	80038f2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003806:	e082      	b.n	800390e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003808:	4b46      	ldr	r3, [pc, #280]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800380e:	4b45      	ldr	r3, [pc, #276]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d07b      	beq.n	8003912 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	0c9b      	lsrs	r3, r3, #18
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	4a41      	ldr	r2, [pc, #260]	; (8003928 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003824:	5cd3      	ldrb	r3, [r2, r3]
 8003826:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d015      	beq.n	800385e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003832:	4b3c      	ldr	r3, [pc, #240]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	0c5b      	lsrs	r3, r3, #17
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	4a3b      	ldr	r2, [pc, #236]	; (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800383e:	5cd3      	ldrb	r3, [r2, r3]
 8003840:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00d      	beq.n	8003868 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800384c:	4a38      	ldr	r2, [pc, #224]	; (8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	fbb2 f2f3 	udiv	r2, r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	61fb      	str	r3, [r7, #28]
 800385c:	e004      	b.n	8003868 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4a34      	ldr	r2, [pc, #208]	; (8003934 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003862:	fb02 f303 	mul.w	r3, r2, r3
 8003866:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003868:	4b2e      	ldr	r3, [pc, #184]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003870:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003874:	d102      	bne.n	800387c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	61bb      	str	r3, [r7, #24]
      break;
 800387a:	e04a      	b.n	8003912 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	4a2d      	ldr	r2, [pc, #180]	; (8003938 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	085b      	lsrs	r3, r3, #1
 8003888:	61bb      	str	r3, [r7, #24]
      break;
 800388a:	e042      	b.n	8003912 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800388c:	4b25      	ldr	r3, [pc, #148]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800389c:	d108      	bne.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80038a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	e01f      	b.n	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ba:	d109      	bne.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80038bc:	4b19      	ldr	r3, [pc, #100]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80038c8:	f649 4340 	movw	r3, #40000	; 0x9c40
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	e00f      	b.n	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038da:	d11c      	bne.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038dc:	4b11      	ldr	r3, [pc, #68]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d016      	beq.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80038e8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80038ec:	61bb      	str	r3, [r7, #24]
      break;
 80038ee:	e012      	b.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038f0:	e011      	b.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80038f2:	f7ff fe85 	bl	8003600 <HAL_RCC_GetPCLK2Freq>
 80038f6:	4602      	mov	r2, r0
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	0b9b      	lsrs	r3, r3, #14
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	3301      	adds	r3, #1
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	fbb2 f3f3 	udiv	r3, r2, r3
 800390a:	61bb      	str	r3, [r7, #24]
      break;
 800390c:	e004      	b.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800390e:	bf00      	nop
 8003910:	e002      	b.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003912:	bf00      	nop
 8003914:	e000      	b.n	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003916:	bf00      	nop
    }
  }
  return (frequency);
 8003918:	69bb      	ldr	r3, [r7, #24]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3720      	adds	r7, #32
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	08009a00 	.word	0x08009a00
 800392c:	08009a10 	.word	0x08009a10
 8003930:	007a1200 	.word	0x007a1200
 8003934:	003d0900 	.word	0x003d0900
 8003938:	aaaaaaab 	.word	0xaaaaaaab

0800393c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e07a      	b.n	8003a48 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7c5b      	ldrb	r3, [r3, #17]
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b00      	cmp	r3, #0
 800395a:	d105      	bne.n	8003968 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fe f978 	bl	8001c58 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 faea 	bl	8003f48 <HAL_RTC_WaitForSynchro>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d004      	beq.n	8003984 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2204      	movs	r2, #4
 800397e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e061      	b.n	8003a48 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 fba3 	bl	80040d0 <RTC_EnterInitMode>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d004      	beq.n	800399a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2204      	movs	r2, #4
 8003994:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e056      	b.n	8003a48 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0207 	bic.w	r2, r2, #7
 80039a8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80039b2:	4b27      	ldr	r3, [pc, #156]	; (8003a50 <HAL_RTC_Init+0x114>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	4a26      	ldr	r2, [pc, #152]	; (8003a50 <HAL_RTC_Init+0x114>)
 80039b8:	f023 0301 	bic.w	r3, r3, #1
 80039bc:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80039be:	4b24      	ldr	r3, [pc, #144]	; (8003a50 <HAL_RTC_Init+0x114>)
 80039c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c2:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	4921      	ldr	r1, [pc, #132]	; (8003a50 <HAL_RTC_Init+0x114>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039d8:	d003      	beq.n	80039e2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	e00e      	b.n	8003a00 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80039e2:	2001      	movs	r0, #1
 80039e4:	f7ff fef4 	bl	80037d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80039e8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d104      	bne.n	80039fa <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2204      	movs	r2, #4
 80039f4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e026      	b.n	8003a48 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3b01      	subs	r3, #1
 80039fe:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	0c1a      	lsrs	r2, r3, #16
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f002 020f 	and.w	r2, r2, #15
 8003a0c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	b292      	uxth	r2, r2
 8003a16:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fb81 	bl	8004120 <RTC_ExitInitMode>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2204      	movs	r2, #4
 8003a28:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e00c      	b.n	8003a48 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003a46:	2300      	movs	r3, #0
  }
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40006c00 	.word	0x40006c00

08003a54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a54:	b590      	push	{r4, r7, lr}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	617b      	str	r3, [r7, #20]
 8003a64:	2300      	movs	r3, #0
 8003a66:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <HAL_RTC_SetTime+0x20>
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d101      	bne.n	8003a78 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e080      	b.n	8003b7a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	7c1b      	ldrb	r3, [r3, #16]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_RTC_SetTime+0x30>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e07a      	b.n	8003b7a <HAL_RTC_SetTime+0x126>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2201      	movs	r2, #1
 8003a88:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d113      	bne.n	8003abe <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003aa0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	785b      	ldrb	r3, [r3, #1]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	460b      	mov	r3, r1
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	1a5b      	subs	r3, r3, r1
 8003ab0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ab2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ab8:	4413      	add	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	e01e      	b.n	8003afc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fb71 	bl	80041aa <RTC_Bcd2ToByte>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	461a      	mov	r2, r3
 8003acc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003ad0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	785b      	ldrb	r3, [r3, #1]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fb66 	bl	80041aa <RTC_Bcd2ToByte>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	011b      	lsls	r3, r3, #4
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003aea:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	789b      	ldrb	r3, [r3, #2]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f000 fb5a 	bl	80041aa <RTC_Bcd2ToByte>
 8003af6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003af8:	4423      	add	r3, r4
 8003afa:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003afc:	6979      	ldr	r1, [r7, #20]
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fa7f 	bl	8004002 <RTC_WriteTimeCounter>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2204      	movs	r2, #4
 8003b0e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e02f      	b.n	8003b7a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0205 	bic.w	r2, r2, #5
 8003b28:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 fa90 	bl	8004050 <RTC_ReadAlarmCounter>
 8003b30:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b38:	d018      	beq.n	8003b6c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d214      	bcs.n	8003b6c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003b48:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b4c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b4e:	6939      	ldr	r1, [r7, #16]
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 fa96 	bl	8004082 <RTC_WriteAlarmCounter>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d007      	beq.n	8003b6c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2204      	movs	r2, #4
 8003b60:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e006      	b.n	8003b7a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
  }
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	371c      	adds	r7, #28
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd90      	pop	{r4, r7, pc}
	...

08003b84 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61bb      	str	r3, [r7, #24]
 8003b94:	2300      	movs	r3, #0
 8003b96:	61fb      	str	r3, [r7, #28]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d002      	beq.n	8003bac <HAL_RTC_GetTime+0x28>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0b5      	b.n	8003d1c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 0304 	and.w	r3, r3, #4
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e0ac      	b.n	8003d1c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f9ed 	bl	8003fa2 <RTC_ReadTimeCounter>
 8003bc8:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	4a55      	ldr	r2, [pc, #340]	; (8003d24 <HAL_RTC_GetTime+0x1a0>)
 8003bce:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd2:	0adb      	lsrs	r3, r3, #11
 8003bd4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4b52      	ldr	r3, [pc, #328]	; (8003d24 <HAL_RTC_GetTime+0x1a0>)
 8003bda:	fba3 1302 	umull	r1, r3, r3, r2
 8003bde:	0adb      	lsrs	r3, r3, #11
 8003be0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003be4:	fb01 f303 	mul.w	r3, r1, r3
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	4a4f      	ldr	r2, [pc, #316]	; (8003d28 <HAL_RTC_GetTime+0x1a4>)
 8003bec:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf0:	095b      	lsrs	r3, r3, #5
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	4a4a      	ldr	r2, [pc, #296]	; (8003d24 <HAL_RTC_GetTime+0x1a0>)
 8003bfc:	fba2 1203 	umull	r1, r2, r2, r3
 8003c00:	0ad2      	lsrs	r2, r2, #11
 8003c02:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c06:	fb01 f202 	mul.w	r2, r1, r2
 8003c0a:	1a9a      	subs	r2, r3, r2
 8003c0c:	4b46      	ldr	r3, [pc, #280]	; (8003d28 <HAL_RTC_GetTime+0x1a4>)
 8003c0e:	fba3 1302 	umull	r1, r3, r3, r2
 8003c12:	0959      	lsrs	r1, r3, #5
 8003c14:	460b      	mov	r3, r1
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a5b      	subs	r3, r3, r1
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	1ad1      	subs	r1, r2, r3
 8003c1e:	b2ca      	uxtb	r2, r1
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	2b17      	cmp	r3, #23
 8003c28:	d955      	bls.n	8003cd6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4a3f      	ldr	r2, [pc, #252]	; (8003d2c <HAL_RTC_GetTime+0x1a8>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003c36:	6939      	ldr	r1, [r7, #16]
 8003c38:	4b3c      	ldr	r3, [pc, #240]	; (8003d2c <HAL_RTC_GetTime+0x1a8>)
 8003c3a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c3e:	091a      	lsrs	r2, r3, #4
 8003c40:	4613      	mov	r3, r2
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	4413      	add	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	1aca      	subs	r2, r1, r3
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 f9fd 	bl	8004050 <RTC_ReadAlarmCounter>
 8003c56:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c5e:	d008      	beq.n	8003c72 <HAL_RTC_GetTime+0xee>
 8003c60:	69fa      	ldr	r2, [r7, #28]
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d904      	bls.n	8003c72 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003c68:	69fa      	ldr	r2, [r7, #28]
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	e002      	b.n	8003c78 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c76:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	4a2d      	ldr	r2, [pc, #180]	; (8003d30 <HAL_RTC_GetTime+0x1ac>)
 8003c7c:	fb02 f303 	mul.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003c86:	69b9      	ldr	r1, [r7, #24]
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f9ba 	bl	8004002 <RTC_WriteTimeCounter>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e041      	b.n	8003d1c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c9e:	d00c      	beq.n	8003cba <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003ca0:	69fa      	ldr	r2, [r7, #28]
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ca8:	69f9      	ldr	r1, [r7, #28]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 f9e9 	bl	8004082 <RTC_WriteAlarmCounter>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e030      	b.n	8003d1c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003cba:	69f9      	ldr	r1, [r7, #28]
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f9e0 	bl	8004082 <RTC_WriteAlarmCounter>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e027      	b.n	8003d1c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003ccc:	6979      	ldr	r1, [r7, #20]
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 fa88 	bl	80041e4 <RTC_DateUpdate>
 8003cd4:	e003      	b.n	8003cde <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01a      	beq.n	8003d1a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 fa41 	bl	8004170 <RTC_ByteToBcd2>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	785b      	ldrb	r3, [r3, #1]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fa38 	bl	8004170 <RTC_ByteToBcd2>
 8003d00:	4603      	mov	r3, r0
 8003d02:	461a      	mov	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	789b      	ldrb	r3, [r3, #2]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 fa2f 	bl	8004170 <RTC_ByteToBcd2>
 8003d12:	4603      	mov	r3, r0
 8003d14:	461a      	mov	r2, r3
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3720      	adds	r7, #32
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	91a2b3c5 	.word	0x91a2b3c5
 8003d28:	88888889 	.word	0x88888889
 8003d2c:	aaaaaaab 	.word	0xaaaaaaab
 8003d30:	00015180 	.word	0x00015180

08003d34 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b088      	sub	sp, #32
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	61fb      	str	r3, [r7, #28]
 8003d44:	2300      	movs	r3, #0
 8003d46:	61bb      	str	r3, [r7, #24]
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <HAL_RTC_SetDate+0x24>
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e097      	b.n	8003e8c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	7c1b      	ldrb	r3, [r3, #16]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_RTC_SetDate+0x34>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e091      	b.n	8003e8c <HAL_RTC_SetDate+0x158>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2202      	movs	r2, #2
 8003d72:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10c      	bne.n	8003d94 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	78da      	ldrb	r2, [r3, #3]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	785a      	ldrb	r2, [r3, #1]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	789a      	ldrb	r2, [r3, #2]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	739a      	strb	r2, [r3, #14]
 8003d92:	e01a      	b.n	8003dca <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	78db      	ldrb	r3, [r3, #3]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fa06 	bl	80041aa <RTC_Bcd2ToByte>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	785b      	ldrb	r3, [r3, #1]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f9fd 	bl	80041aa <RTC_Bcd2ToByte>
 8003db0:	4603      	mov	r3, r0
 8003db2:	461a      	mov	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	789b      	ldrb	r3, [r3, #2]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f000 f9f4 	bl	80041aa <RTC_Bcd2ToByte>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	7bdb      	ldrb	r3, [r3, #15]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	7b59      	ldrb	r1, [r3, #13]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	7b9b      	ldrb	r3, [r3, #14]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	f000 fadf 	bl	800439c <RTC_WeekDayNum>
 8003dde:	4603      	mov	r3, r0
 8003de0:	461a      	mov	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	7b1a      	ldrb	r2, [r3, #12]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f8d7 	bl	8003fa2 <RTC_ReadTimeCounter>
 8003df4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	4a26      	ldr	r2, [pc, #152]	; (8003e94 <HAL_RTC_SetDate+0x160>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	0adb      	lsrs	r3, r3, #11
 8003e00:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b18      	cmp	r3, #24
 8003e06:	d93a      	bls.n	8003e7e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	4a23      	ldr	r2, [pc, #140]	; (8003e98 <HAL_RTC_SetDate+0x164>)
 8003e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	4a22      	ldr	r2, [pc, #136]	; (8003e9c <HAL_RTC_SetDate+0x168>)
 8003e14:	fb02 f303 	mul.w	r3, r2, r3
 8003e18:	69fa      	ldr	r2, [r7, #28]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e1e:	69f9      	ldr	r1, [r7, #28]
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f8ee 	bl	8004002 <RTC_WriteTimeCounter>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d007      	beq.n	8003e3c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2204      	movs	r2, #4
 8003e30:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e027      	b.n	8003e8c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 f907 	bl	8004050 <RTC_ReadAlarmCounter>
 8003e42:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e4a:	d018      	beq.n	8003e7e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d214      	bcs.n	8003e7e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003e5a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003e5e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003e60:	69b9      	ldr	r1, [r7, #24]
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f90d 	bl	8004082 <RTC_WriteAlarmCounter>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2204      	movs	r2, #4
 8003e72:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e006      	b.n	8003e8c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3720      	adds	r7, #32
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	91a2b3c5 	.word	0x91a2b3c5
 8003e98:	aaaaaaab 	.word	0xaaaaaaab
 8003e9c:	00015180 	.word	0x00015180

08003ea0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	460a      	mov	r2, r1
 8003eb4:	801a      	strh	r2, [r3, #0]
 8003eb6:	460a      	mov	r2, r1
 8003eb8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_RTC_GetDate+0x26>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e03a      	b.n	8003f40 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003eca:	f107 0314 	add.w	r3, r7, #20
 8003ece:	2200      	movs	r2, #0
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f7ff fe56 	bl	8003b84 <HAL_RTC_GetTime>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e02e      	b.n	8003f40 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	7b1a      	ldrb	r2, [r3, #12]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	7bda      	ldrb	r2, [r3, #15]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	7b5a      	ldrb	r2, [r3, #13]
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	7b9a      	ldrb	r2, [r3, #14]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d01a      	beq.n	8003f3e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	78db      	ldrb	r3, [r3, #3]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 f92f 	bl	8004170 <RTC_ByteToBcd2>
 8003f12:	4603      	mov	r3, r0
 8003f14:	461a      	mov	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	785b      	ldrb	r3, [r3, #1]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 f926 	bl	8004170 <RTC_ByteToBcd2>
 8003f24:	4603      	mov	r3, r0
 8003f26:	461a      	mov	r2, r3
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	789b      	ldrb	r3, [r3, #2]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 f91d 	bl	8004170 <RTC_ByteToBcd2>
 8003f36:	4603      	mov	r3, r0
 8003f38:	461a      	mov	r2, r3
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e01d      	b.n	8003f9a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0208 	bic.w	r2, r2, #8
 8003f6c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003f6e:	f7fe f827 	bl	8001fc0 <HAL_GetTick>
 8003f72:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003f74:	e009      	b.n	8003f8a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003f76:	f7fe f823 	bl	8001fc0 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f84:	d901      	bls.n	8003f8a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e007      	b.n	8003f9a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 0308 	and.w	r3, r3, #8
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0ee      	beq.n	8003f76 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b087      	sub	sp, #28
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003faa:	2300      	movs	r3, #0
 8003fac:	827b      	strh	r3, [r7, #18]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	823b      	strh	r3, [r7, #16]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	69db      	ldr	r3, [r3, #28]
 8003fc8:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003fd2:	8a7a      	ldrh	r2, [r7, #18]
 8003fd4:	8a3b      	ldrh	r3, [r7, #16]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d008      	beq.n	8003fec <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003fda:	8a3b      	ldrh	r3, [r7, #16]
 8003fdc:	041a      	lsls	r2, r3, #16
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	e004      	b.n	8003ff6 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003fec:	8a7b      	ldrh	r3, [r7, #18]
 8003fee:	041a      	lsls	r2, r3, #16
 8003ff0:	89fb      	ldrh	r3, [r7, #14]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003ff6:	697b      	ldr	r3, [r7, #20]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	371c      	adds	r7, #28
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b084      	sub	sp, #16
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f85d 	bl	80040d0 <RTC_EnterInitMode>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	73fb      	strb	r3, [r7, #15]
 8004020:	e011      	b.n	8004046 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	0c12      	lsrs	r2, r2, #16
 800402a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	b292      	uxth	r2, r2
 8004034:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f872 	bl	8004120 <RTC_ExitInitMode>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004046:	7bfb      	ldrb	r3, [r7, #15]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	81fb      	strh	r3, [r7, #14]
 800405c:	2300      	movs	r3, #0
 800405e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004070:	89fb      	ldrh	r3, [r7, #14]
 8004072:	041a      	lsls	r2, r3, #16
 8004074:	89bb      	ldrh	r3, [r7, #12]
 8004076:	4313      	orrs	r3, r2
}
 8004078:	4618      	mov	r0, r3
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
 800408a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f81d 	bl	80040d0 <RTC_EnterInitMode>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d002      	beq.n	80040a2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
 80040a0:	e011      	b.n	80040c6 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	0c12      	lsrs	r2, r2, #16
 80040aa:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	b292      	uxth	r2, r2
 80040b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f832 	bl	8004120 <RTC_ExitInitMode>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80040dc:	f7fd ff70 	bl	8001fc0 <HAL_GetTick>
 80040e0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040e2:	e009      	b.n	80040f8 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80040e4:	f7fd ff6c 	bl	8001fc0 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040f2:	d901      	bls.n	80040f8 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e00f      	b.n	8004118 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0ee      	beq.n	80040e4 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f042 0210 	orr.w	r2, r2, #16
 8004114:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0210 	bic.w	r2, r2, #16
 800413a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800413c:	f7fd ff40 	bl	8001fc0 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004142:	e009      	b.n	8004158 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004144:	f7fd ff3c 	bl	8001fc0 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004152:	d901      	bls.n	8004158 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e007      	b.n	8004168 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0ee      	beq.n	8004144 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800417e:	e005      	b.n	800418c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	3301      	adds	r3, #1
 8004184:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004186:	79fb      	ldrb	r3, [r7, #7]
 8004188:	3b0a      	subs	r3, #10
 800418a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	2b09      	cmp	r3, #9
 8004190:	d8f6      	bhi.n	8004180 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	b2da      	uxtb	r2, r3
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	4313      	orrs	r3, r2
 800419e:	b2db      	uxtb	r3, r3
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr

080041aa <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b085      	sub	sp, #20
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	4603      	mov	r3, r0
 80041b2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	091b      	lsrs	r3, r3, #4
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	f003 030f 	and.w	r3, r3, #15
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	4413      	add	r3, r2
 80041d8:	b2db      	uxtb	r3, r3
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	bc80      	pop	{r7}
 80041e2:	4770      	bx	lr

080041e4 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	7bdb      	ldrb	r3, [r3, #15]
 8004202:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	7b5b      	ldrb	r3, [r3, #13]
 8004208:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	7b9b      	ldrb	r3, [r3, #14]
 800420e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004210:	2300      	movs	r3, #0
 8004212:	60bb      	str	r3, [r7, #8]
 8004214:	e06f      	b.n	80042f6 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d011      	beq.n	8004240 <RTC_DateUpdate+0x5c>
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	2b03      	cmp	r3, #3
 8004220:	d00e      	beq.n	8004240 <RTC_DateUpdate+0x5c>
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b05      	cmp	r3, #5
 8004226:	d00b      	beq.n	8004240 <RTC_DateUpdate+0x5c>
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	2b07      	cmp	r3, #7
 800422c:	d008      	beq.n	8004240 <RTC_DateUpdate+0x5c>
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d005      	beq.n	8004240 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	2b0a      	cmp	r3, #10
 8004238:	d002      	beq.n	8004240 <RTC_DateUpdate+0x5c>
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	2b0c      	cmp	r3, #12
 800423e:	d117      	bne.n	8004270 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2b1e      	cmp	r3, #30
 8004244:	d803      	bhi.n	800424e <RTC_DateUpdate+0x6a>
      {
        day++;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3301      	adds	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800424c:	e050      	b.n	80042f0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	2b0c      	cmp	r3, #12
 8004252:	d005      	beq.n	8004260 <RTC_DateUpdate+0x7c>
        {
          month++;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	3301      	adds	r3, #1
 8004258:	613b      	str	r3, [r7, #16]
          day = 1U;
 800425a:	2301      	movs	r3, #1
 800425c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800425e:	e047      	b.n	80042f0 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004260:	2301      	movs	r3, #1
 8004262:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004264:	2301      	movs	r3, #1
 8004266:	60fb      	str	r3, [r7, #12]
          year++;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	3301      	adds	r3, #1
 800426c:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800426e:	e03f      	b.n	80042f0 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2b04      	cmp	r3, #4
 8004274:	d008      	beq.n	8004288 <RTC_DateUpdate+0xa4>
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b06      	cmp	r3, #6
 800427a:	d005      	beq.n	8004288 <RTC_DateUpdate+0xa4>
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	2b09      	cmp	r3, #9
 8004280:	d002      	beq.n	8004288 <RTC_DateUpdate+0xa4>
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b0b      	cmp	r3, #11
 8004286:	d10c      	bne.n	80042a2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b1d      	cmp	r3, #29
 800428c:	d803      	bhi.n	8004296 <RTC_DateUpdate+0xb2>
      {
        day++;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	3301      	adds	r3, #1
 8004292:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004294:	e02c      	b.n	80042f0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	3301      	adds	r3, #1
 800429a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800429c:	2301      	movs	r3, #1
 800429e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80042a0:	e026      	b.n	80042f0 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d123      	bne.n	80042f0 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b1b      	cmp	r3, #27
 80042ac:	d803      	bhi.n	80042b6 <RTC_DateUpdate+0xd2>
      {
        day++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	3301      	adds	r3, #1
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	e01c      	b.n	80042f0 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2b1c      	cmp	r3, #28
 80042ba:	d111      	bne.n	80042e0 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	4618      	mov	r0, r3
 80042c2:	f000 f839 	bl	8004338 <RTC_IsLeapYear>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <RTC_DateUpdate+0xf0>
        {
          day++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3301      	adds	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e00d      	b.n	80042f0 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	3301      	adds	r3, #1
 80042d8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80042da:	2301      	movs	r3, #1
 80042dc:	60fb      	str	r3, [r7, #12]
 80042de:	e007      	b.n	80042f0 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b1d      	cmp	r3, #29
 80042e4:	d104      	bne.n	80042f0 <RTC_DateUpdate+0x10c>
      {
        month++;
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	3301      	adds	r3, #1
 80042ea:	613b      	str	r3, [r7, #16]
        day = 1U;
 80042ec:	2301      	movs	r3, #1
 80042ee:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	3301      	adds	r3, #1
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d38b      	bcc.n	8004216 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	b2da      	uxtb	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	b2da      	uxtb	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	b2da      	uxtb	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	b2d2      	uxtb	r2, r2
 800431e:	4619      	mov	r1, r3
 8004320:	6978      	ldr	r0, [r7, #20]
 8004322:	f000 f83b 	bl	800439c <RTC_WeekDayNum>
 8004326:	4603      	mov	r3, r0
 8004328:	461a      	mov	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	731a      	strb	r2, [r3, #12]
}
 800432e:	bf00      	nop
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004342:	88fb      	ldrh	r3, [r7, #6]
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	e01d      	b.n	800438e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	4a10      	ldr	r2, [pc, #64]	; (8004398 <RTC_IsLeapYear+0x60>)
 8004356:	fba2 1203 	umull	r1, r2, r2, r3
 800435a:	0952      	lsrs	r2, r2, #5
 800435c:	2164      	movs	r1, #100	; 0x64
 800435e:	fb01 f202 	mul.w	r2, r1, r2
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	b29b      	uxth	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800436a:	2301      	movs	r3, #1
 800436c:	e00f      	b.n	800438e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800436e:	88fb      	ldrh	r3, [r7, #6]
 8004370:	4a09      	ldr	r2, [pc, #36]	; (8004398 <RTC_IsLeapYear+0x60>)
 8004372:	fba2 1203 	umull	r1, r2, r2, r3
 8004376:	09d2      	lsrs	r2, r2, #7
 8004378:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800437c:	fb01 f202 	mul.w	r2, r1, r2
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004388:	2301      	movs	r3, #1
 800438a:	e000      	b.n	800438e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800438c:	2300      	movs	r3, #0
  }
}
 800438e:	4618      	mov	r0, r3
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr
 8004398:	51eb851f 	.word	0x51eb851f

0800439c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	70fb      	strb	r3, [r7, #3]
 80043a8:	4613      	mov	r3, r2
 80043aa:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	60bb      	str	r3, [r7, #8]
 80043b0:	2300      	movs	r3, #0
 80043b2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80043ba:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80043bc:	78fb      	ldrb	r3, [r7, #3]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d82d      	bhi.n	800441e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	4613      	mov	r3, r2
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	4413      	add	r3, r2
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	1a9b      	subs	r3, r3, r2
 80043ce:	4a2c      	ldr	r2, [pc, #176]	; (8004480 <RTC_WeekDayNum+0xe4>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	085a      	lsrs	r2, r3, #1
 80043d6:	78bb      	ldrb	r3, [r7, #2]
 80043d8:	441a      	add	r2, r3
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	441a      	add	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	089b      	lsrs	r3, r3, #2
 80043e4:	441a      	add	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	3b01      	subs	r3, #1
 80043ea:	4926      	ldr	r1, [pc, #152]	; (8004484 <RTC_WeekDayNum+0xe8>)
 80043ec:	fba1 1303 	umull	r1, r3, r1, r3
 80043f0:	095b      	lsrs	r3, r3, #5
 80043f2:	1ad2      	subs	r2, r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	4922      	ldr	r1, [pc, #136]	; (8004484 <RTC_WeekDayNum+0xe8>)
 80043fa:	fba1 1303 	umull	r1, r3, r1, r3
 80043fe:	09db      	lsrs	r3, r3, #7
 8004400:	4413      	add	r3, r2
 8004402:	1d1a      	adds	r2, r3, #4
 8004404:	4b20      	ldr	r3, [pc, #128]	; (8004488 <RTC_WeekDayNum+0xec>)
 8004406:	fba3 1302 	umull	r1, r3, r3, r2
 800440a:	1ad1      	subs	r1, r2, r3
 800440c:	0849      	lsrs	r1, r1, #1
 800440e:	440b      	add	r3, r1
 8004410:	0899      	lsrs	r1, r3, #2
 8004412:	460b      	mov	r3, r1
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	1a5b      	subs	r3, r3, r1
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	e029      	b.n	8004472 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	4613      	mov	r3, r2
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	4413      	add	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	4a15      	ldr	r2, [pc, #84]	; (8004480 <RTC_WeekDayNum+0xe4>)
 800442c:	fba2 2303 	umull	r2, r3, r2, r3
 8004430:	085a      	lsrs	r2, r3, #1
 8004432:	78bb      	ldrb	r3, [r7, #2]
 8004434:	441a      	add	r2, r3
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	441a      	add	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	089b      	lsrs	r3, r3, #2
 800443e:	441a      	add	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	4910      	ldr	r1, [pc, #64]	; (8004484 <RTC_WeekDayNum+0xe8>)
 8004444:	fba1 1303 	umull	r1, r3, r1, r3
 8004448:	095b      	lsrs	r3, r3, #5
 800444a:	1ad2      	subs	r2, r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	490d      	ldr	r1, [pc, #52]	; (8004484 <RTC_WeekDayNum+0xe8>)
 8004450:	fba1 1303 	umull	r1, r3, r1, r3
 8004454:	09db      	lsrs	r3, r3, #7
 8004456:	4413      	add	r3, r2
 8004458:	1c9a      	adds	r2, r3, #2
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <RTC_WeekDayNum+0xec>)
 800445c:	fba3 1302 	umull	r1, r3, r3, r2
 8004460:	1ad1      	subs	r1, r2, r3
 8004462:	0849      	lsrs	r1, r1, #1
 8004464:	440b      	add	r3, r1
 8004466:	0899      	lsrs	r1, r3, #2
 8004468:	460b      	mov	r3, r1
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	1a5b      	subs	r3, r3, r1
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	b2db      	uxtb	r3, r3
}
 8004476:	4618      	mov	r0, r3
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr
 8004480:	38e38e39 	.word	0x38e38e39
 8004484:	51eb851f 	.word	0x51eb851f
 8004488:	24924925 	.word	0x24924925

0800448c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e076      	b.n	800458c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ae:	d009      	beq.n	80044c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	61da      	str	r2, [r3, #28]
 80044b6:	e005      	b.n	80044c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d106      	bne.n	80044e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7fd fbde 	bl	8001ca0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004548:	ea42 0103 	orr.w	r1, r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004550:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	0c1a      	lsrs	r2, r3, #16
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f002 0204 	and.w	r2, r2, #4
 800456a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	69da      	ldr	r2, [r3, #28]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800457a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	603b      	str	r3, [r7, #0]
 80045a0:	4613      	mov	r3, r2
 80045a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d101      	bne.n	80045b6 <HAL_SPI_Transmit+0x22>
 80045b2:	2302      	movs	r3, #2
 80045b4:	e12d      	b.n	8004812 <HAL_SPI_Transmit+0x27e>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045be:	f7fd fcff 	bl	8001fc0 <HAL_GetTick>
 80045c2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045c4:	88fb      	ldrh	r3, [r7, #6]
 80045c6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d002      	beq.n	80045da <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045d4:	2302      	movs	r3, #2
 80045d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045d8:	e116      	b.n	8004808 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d002      	beq.n	80045e6 <HAL_SPI_Transmit+0x52>
 80045e0:	88fb      	ldrh	r3, [r7, #6]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d102      	bne.n	80045ec <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045ea:	e10d      	b.n	8004808 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2203      	movs	r2, #3
 80045f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	88fa      	ldrh	r2, [r7, #6]
 8004604:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	88fa      	ldrh	r2, [r7, #6]
 800460a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004632:	d10f      	bne.n	8004654 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004642:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004652:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800465e:	2b40      	cmp	r3, #64	; 0x40
 8004660:	d007      	beq.n	8004672 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004670:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800467a:	d14f      	bne.n	800471c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <HAL_SPI_Transmit+0xf6>
 8004684:	8afb      	ldrh	r3, [r7, #22]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d142      	bne.n	8004710 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	881a      	ldrh	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	1c9a      	adds	r2, r3, #2
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046ae:	e02f      	b.n	8004710 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d112      	bne.n	80046e4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c2:	881a      	ldrh	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ce:	1c9a      	adds	r2, r3, #2
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80046e2:	e015      	b.n	8004710 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046e4:	f7fd fc6c 	bl	8001fc0 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d803      	bhi.n	80046fc <HAL_SPI_Transmit+0x168>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046fa:	d102      	bne.n	8004702 <HAL_SPI_Transmit+0x16e>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d106      	bne.n	8004710 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800470e:	e07b      	b.n	8004808 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1ca      	bne.n	80046b0 <HAL_SPI_Transmit+0x11c>
 800471a:	e050      	b.n	80047be <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d002      	beq.n	800472a <HAL_SPI_Transmit+0x196>
 8004724:	8afb      	ldrh	r3, [r7, #22]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d144      	bne.n	80047b4 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	330c      	adds	r3, #12
 8004734:	7812      	ldrb	r2, [r2, #0]
 8004736:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004750:	e030      	b.n	80047b4 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b02      	cmp	r3, #2
 800475e:	d113      	bne.n	8004788 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	330c      	adds	r3, #12
 800476a:	7812      	ldrb	r2, [r2, #0]
 800476c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004772:	1c5a      	adds	r2, r3, #1
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800477c:	b29b      	uxth	r3, r3
 800477e:	3b01      	subs	r3, #1
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	86da      	strh	r2, [r3, #54]	; 0x36
 8004786:	e015      	b.n	80047b4 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004788:	f7fd fc1a 	bl	8001fc0 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d803      	bhi.n	80047a0 <HAL_SPI_Transmit+0x20c>
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800479e:	d102      	bne.n	80047a6 <HAL_SPI_Transmit+0x212>
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80047b2:	e029      	b.n	8004808 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1c9      	bne.n	8004752 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	6839      	ldr	r1, [r7, #0]
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 fa62 	bl	8004c8c <SPI_EndRxTxTransaction>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2220      	movs	r2, #32
 80047d2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10a      	bne.n	80047f2 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047dc:	2300      	movs	r3, #0
 80047de:	613b      	str	r3, [r7, #16]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	613b      	str	r3, [r7, #16]
 80047f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	77fb      	strb	r3, [r7, #31]
 80047fe:	e003      	b.n	8004808 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004810:	7ffb      	ldrb	r3, [r7, #31]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3720      	adds	r7, #32
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b08c      	sub	sp, #48	; 0x30
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
 8004826:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004828:	2301      	movs	r3, #1
 800482a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800482c:	2300      	movs	r3, #0
 800482e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x26>
 800483c:	2302      	movs	r3, #2
 800483e:	e198      	b.n	8004b72 <HAL_SPI_TransmitReceive+0x358>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004848:	f7fd fbba 	bl	8001fc0 <HAL_GetTick>
 800484c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800485e:	887b      	ldrh	r3, [r7, #2]
 8004860:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004862:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004866:	2b01      	cmp	r3, #1
 8004868:	d00f      	beq.n	800488a <HAL_SPI_TransmitReceive+0x70>
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004870:	d107      	bne.n	8004882 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d103      	bne.n	8004882 <HAL_SPI_TransmitReceive+0x68>
 800487a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800487e:	2b04      	cmp	r3, #4
 8004880:	d003      	beq.n	800488a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004882:	2302      	movs	r3, #2
 8004884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004888:	e16d      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <HAL_SPI_TransmitReceive+0x82>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d002      	beq.n	800489c <HAL_SPI_TransmitReceive+0x82>
 8004896:	887b      	ldrh	r3, [r7, #2]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d103      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048a2:	e160      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d003      	beq.n	80048b8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2205      	movs	r2, #5
 80048b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	887a      	ldrh	r2, [r7, #2]
 80048c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	887a      	ldrh	r2, [r7, #2]
 80048ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	887a      	ldrh	r2, [r7, #2]
 80048da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	887a      	ldrh	r2, [r7, #2]
 80048e0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f8:	2b40      	cmp	r3, #64	; 0x40
 80048fa:	d007      	beq.n	800490c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800490a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004914:	d17c      	bne.n	8004a10 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d002      	beq.n	8004924 <HAL_SPI_TransmitReceive+0x10a>
 800491e:	8b7b      	ldrh	r3, [r7, #26]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d16a      	bne.n	80049fa <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004928:	881a      	ldrh	r2, [r3, #0]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004934:	1c9a      	adds	r2, r3, #2
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800493e:	b29b      	uxth	r3, r3
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004948:	e057      	b.n	80049fa <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b02      	cmp	r3, #2
 8004956:	d11b      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x176>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800495c:	b29b      	uxth	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d016      	beq.n	8004990 <HAL_SPI_TransmitReceive+0x176>
 8004962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004964:	2b01      	cmp	r3, #1
 8004966:	d113      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496c:	881a      	ldrh	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004978:	1c9a      	adds	r2, r3, #2
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800498c:	2300      	movs	r3, #0
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b01      	cmp	r3, #1
 800499c:	d119      	bne.n	80049d2 <HAL_SPI_TransmitReceive+0x1b8>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d014      	beq.n	80049d2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	b292      	uxth	r2, r2
 80049b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	1c9a      	adds	r2, r3, #2
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049ce:	2301      	movs	r3, #1
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049d2:	f7fd faf5 	bl	8001fc0 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049de:	429a      	cmp	r2, r3
 80049e0:	d80b      	bhi.n	80049fa <HAL_SPI_TransmitReceive+0x1e0>
 80049e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049e8:	d007      	beq.n	80049fa <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80049f8:	e0b5      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1a2      	bne.n	800494a <HAL_SPI_TransmitReceive+0x130>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d19d      	bne.n	800494a <HAL_SPI_TransmitReceive+0x130>
 8004a0e:	e080      	b.n	8004b12 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <HAL_SPI_TransmitReceive+0x204>
 8004a18:	8b7b      	ldrh	r3, [r7, #26]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d16f      	bne.n	8004afe <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	7812      	ldrb	r2, [r2, #0]
 8004a2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	1c5a      	adds	r2, r3, #1
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a44:	e05b      	b.n	8004afe <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d11c      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x274>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d017      	beq.n	8004a8e <HAL_SPI_TransmitReceive+0x274>
 8004a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d114      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	330c      	adds	r3, #12
 8004a6e:	7812      	ldrb	r2, [r2, #0]
 8004a70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d119      	bne.n	8004ad0 <HAL_SPI_TransmitReceive+0x2b6>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d014      	beq.n	8004ad0 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004acc:	2301      	movs	r3, #1
 8004ace:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ad0:	f7fd fa76 	bl	8001fc0 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d803      	bhi.n	8004ae8 <HAL_SPI_TransmitReceive+0x2ce>
 8004ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ae6:	d102      	bne.n	8004aee <HAL_SPI_TransmitReceive+0x2d4>
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d107      	bne.n	8004afe <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004afc:	e033      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d19e      	bne.n	8004a46 <HAL_SPI_TransmitReceive+0x22c>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d199      	bne.n	8004a46 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 f8b8 	bl	8004c8c <SPI_EndRxTxTransaction>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d006      	beq.n	8004b30 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b2e:	e01a      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10a      	bne.n	8004b4e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	617b      	str	r3, [r7, #20]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b5c:	e003      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3730      	adds	r7, #48	; 0x30
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b088      	sub	sp, #32
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b8c:	f7fd fa18 	bl	8001fc0 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	4413      	add	r3, r2
 8004b9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b9c:	f7fd fa10 	bl	8001fc0 <HAL_GetTick>
 8004ba0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ba2:	4b39      	ldr	r3, [pc, #228]	; (8004c88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	015b      	lsls	r3, r3, #5
 8004ba8:	0d1b      	lsrs	r3, r3, #20
 8004baa:	69fa      	ldr	r2, [r7, #28]
 8004bac:	fb02 f303 	mul.w	r3, r2, r3
 8004bb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb2:	e054      	b.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bba:	d050      	beq.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bbc:	f7fd fa00 	bl	8001fc0 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d902      	bls.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d13d      	bne.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004be0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bea:	d111      	bne.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bf4:	d004      	beq.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bfe:	d107      	bne.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c18:	d10f      	bne.n	8004c3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e017      	b.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4013      	ands	r3, r2
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	bf0c      	ite	eq
 8004c6e:	2301      	moveq	r3, #1
 8004c70:	2300      	movne	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d19b      	bne.n	8004bb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3720      	adds	r7, #32
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	20000008 	.word	0x20000008

08004c8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f7ff ff6a 	bl	8004b7c <SPI_WaitFlagStateUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb2:	f043 0220 	orr.w	r2, r3, #32
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e000      	b.n	8004cc0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e042      	b.n	8004d60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d106      	bne.n	8004cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7fd f820 	bl	8001d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2224      	movs	r2, #36	; 0x24
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f91d 	bl	8004f4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3708      	adds	r7, #8
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08a      	sub	sp, #40	; 0x28
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	603b      	str	r3, [r7, #0]
 8004d74:	4613      	mov	r3, r2
 8004d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d16d      	bne.n	8004e64 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <HAL_UART_Transmit+0x2c>
 8004d8e:	88fb      	ldrh	r3, [r7, #6]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e066      	b.n	8004e66 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2221      	movs	r2, #33	; 0x21
 8004da2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004da6:	f7fd f90b 	bl	8001fc0 <HAL_GetTick>
 8004daa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	88fa      	ldrh	r2, [r7, #6]
 8004db0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	88fa      	ldrh	r2, [r7, #6]
 8004db6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dc0:	d108      	bne.n	8004dd4 <HAL_UART_Transmit+0x6c>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d104      	bne.n	8004dd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	61bb      	str	r3, [r7, #24]
 8004dd2:	e003      	b.n	8004ddc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ddc:	e02a      	b.n	8004e34 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2200      	movs	r2, #0
 8004de6:	2180      	movs	r1, #128	; 0x80
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f840 	bl	8004e6e <UART_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e036      	b.n	8004e66 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10b      	bne.n	8004e16 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	881b      	ldrh	r3, [r3, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	3302      	adds	r3, #2
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	e007      	b.n	8004e26 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	781a      	ldrb	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	3301      	adds	r3, #1
 8004e24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1cf      	bne.n	8004dde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2140      	movs	r1, #64	; 0x40
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 f810 	bl	8004e6e <UART_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e006      	b.n	8004e66 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	e000      	b.n	8004e66 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004e64:	2302      	movs	r3, #2
  }
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3720      	adds	r7, #32
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b090      	sub	sp, #64	; 0x40
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	603b      	str	r3, [r7, #0]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e7e:	e050      	b.n	8004f22 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e86:	d04c      	beq.n	8004f22 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004e88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d007      	beq.n	8004e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8004e8e:	f7fd f897 	bl	8001fc0 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d241      	bcs.n	8004f22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	330c      	adds	r3, #12
 8004ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	330c      	adds	r3, #12
 8004ebc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ebe:	637a      	str	r2, [r7, #52]	; 0x34
 8004ec0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ec4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e5      	bne.n	8004e9e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3314      	adds	r3, #20
 8004ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	e853 3f00 	ldrex	r3, [r3]
 8004ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3314      	adds	r3, #20
 8004ef0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ef2:	623a      	str	r2, [r7, #32]
 8004ef4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	69f9      	ldr	r1, [r7, #28]
 8004ef8:	6a3a      	ldr	r2, [r7, #32]
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e5      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e00f      	b.n	8004f42 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	bf0c      	ite	eq
 8004f32:	2301      	moveq	r3, #1
 8004f34:	2300      	movne	r3, #0
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	461a      	mov	r2, r3
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d09f      	beq.n	8004e80 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f40:	2300      	movs	r3, #0
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3740      	adds	r7, #64	; 0x40
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f86:	f023 030c 	bic.w	r3, r3, #12
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6812      	ldr	r2, [r2, #0]
 8004f8e:	68b9      	ldr	r1, [r7, #8]
 8004f90:	430b      	orrs	r3, r1
 8004f92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a2c      	ldr	r2, [pc, #176]	; (8005060 <UART_SetConfig+0x114>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d103      	bne.n	8004fbc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fb4:	f7fe fb24 	bl	8003600 <HAL_RCC_GetPCLK2Freq>
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	e002      	b.n	8004fc2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7fe fb0c 	bl	80035d8 <HAL_RCC_GetPCLK1Freq>
 8004fc0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	009a      	lsls	r2, r3, #2
 8004fcc:	441a      	add	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd8:	4a22      	ldr	r2, [pc, #136]	; (8005064 <UART_SetConfig+0x118>)
 8004fda:	fba2 2303 	umull	r2, r3, r2, r3
 8004fde:	095b      	lsrs	r3, r3, #5
 8004fe0:	0119      	lsls	r1, r3, #4
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	009a      	lsls	r2, r3, #2
 8004fec:	441a      	add	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ff8:	4b1a      	ldr	r3, [pc, #104]	; (8005064 <UART_SetConfig+0x118>)
 8004ffa:	fba3 0302 	umull	r0, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2064      	movs	r0, #100	; 0x64
 8005002:	fb00 f303 	mul.w	r3, r0, r3
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	3332      	adds	r3, #50	; 0x32
 800500c:	4a15      	ldr	r2, [pc, #84]	; (8005064 <UART_SetConfig+0x118>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005018:	4419      	add	r1, r3
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4613      	mov	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	009a      	lsls	r2, r3, #2
 8005024:	441a      	add	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005030:	4b0c      	ldr	r3, [pc, #48]	; (8005064 <UART_SetConfig+0x118>)
 8005032:	fba3 0302 	umull	r0, r3, r3, r2
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	2064      	movs	r0, #100	; 0x64
 800503a:	fb00 f303 	mul.w	r3, r0, r3
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	3332      	adds	r3, #50	; 0x32
 8005044:	4a07      	ldr	r2, [pc, #28]	; (8005064 <UART_SetConfig+0x118>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	f003 020f 	and.w	r2, r3, #15
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	440a      	add	r2, r1
 8005056:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005058:	bf00      	nop
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40013800 	.word	0x40013800
 8005064:	51eb851f 	.word	0x51eb851f

08005068 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800506c:	4904      	ldr	r1, [pc, #16]	; (8005080 <MX_FATFS_Init+0x18>)
 800506e:	4805      	ldr	r0, [pc, #20]	; (8005084 <MX_FATFS_Init+0x1c>)
 8005070:	f003 ff16 	bl	8008ea0 <FATFS_LinkDriver>
 8005074:	4603      	mov	r3, r0
 8005076:	461a      	mov	r2, r3
 8005078:	4b03      	ldr	r3, [pc, #12]	; (8005088 <MX_FATFS_Init+0x20>)
 800507a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800507c:	bf00      	nop
 800507e:	bd80      	pop	{r7, pc}
 8005080:	20002220 	.word	0x20002220
 8005084:	20000014 	.word	0x20000014
 8005088:	2000221c 	.word	0x2000221c

0800508c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005090:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005092:	4618      	mov	r0, r3
 8005094:	46bd      	mov	sp, r7
 8005096:	bc80      	pop	{r7}
 8005098:	4770      	bx	lr

0800509a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b082      	sub	sp, #8
 800509e:	af00      	add	r7, sp, #0
 80050a0:	4603      	mov	r3, r0
 80050a2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    /*Stat = STA_NOINIT;
    return Stat;*/
	return SD_disk_initialize(pdrv);
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fb fd1a 	bl	8000ae0 <SD_disk_initialize>
 80050ac:	4603      	mov	r3, r0
 80050ae:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    /*Stat = STA_NOINIT;
    return Stat;*/
	return SD_disk_status(pdrv);
 80050c2:	79fb      	ldrb	r3, [r7, #7]
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7fb fdf1 	bl	8000cac <SD_disk_status>
 80050ca:	4603      	mov	r3, r0
 80050cc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b084      	sub	sp, #16
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
 80050e0:	603b      	str	r3, [r7, #0]
 80050e2:	4603      	mov	r3, r0
 80050e4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    /*return RES_OK;*/
	return SD_disk_read(pdrv, buff, sector, count);
 80050e6:	7bf8      	ldrb	r0, [r7, #15]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	f7fb fdf1 	bl	8000cd4 <SD_disk_read>
 80050f2:	4603      	mov	r3, r0
 80050f4:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
 8005108:	603b      	str	r3, [r7, #0]
 800510a:	4603      	mov	r3, r0
 800510c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    /*return RES_OK;*/
	return SD_disk_write(pdrv, buff, sector, count);
 800510e:	7bf8      	ldrb	r0, [r7, #15]
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	f7fb fe47 	bl	8000da8 <SD_disk_write>
 800511a:	4603      	mov	r3, r0
 800511c:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b082      	sub	sp, #8
 800512a:	af00      	add	r7, sp, #0
 800512c:	4603      	mov	r3, r0
 800512e:	603a      	str	r2, [r7, #0]
 8005130:	71fb      	strb	r3, [r7, #7]
 8005132:	460b      	mov	r3, r1
 8005134:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    /*DRESULT res = RES_ERROR;
    return res;*/
    return SD_disk_ioctl(pdrv, cmd, buff);
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	79b9      	ldrb	r1, [r7, #6]
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f7fb feb7 	bl	8000eb0 <SD_disk_ioctl>
 8005142:	4603      	mov	r3, r0
 8005144:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8005146:	4618      	mov	r0, r3
 8005148:	3708      	adds	r7, #8
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800515a:	79fb      	ldrb	r3, [r7, #7]
 800515c:	4a08      	ldr	r2, [pc, #32]	; (8005180 <disk_status+0x30>)
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	4413      	add	r3, r2
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	79fa      	ldrb	r2, [r7, #7]
 8005168:	4905      	ldr	r1, [pc, #20]	; (8005180 <disk_status+0x30>)
 800516a:	440a      	add	r2, r1
 800516c:	7a12      	ldrb	r2, [r2, #8]
 800516e:	4610      	mov	r0, r2
 8005170:	4798      	blx	r3
 8005172:	4603      	mov	r3, r0
 8005174:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005176:	7bfb      	ldrb	r3, [r7, #15]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	20002444 	.word	0x20002444

08005184 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	4603      	mov	r3, r0
 800518c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005192:	79fb      	ldrb	r3, [r7, #7]
 8005194:	4a0d      	ldr	r2, [pc, #52]	; (80051cc <disk_initialize+0x48>)
 8005196:	5cd3      	ldrb	r3, [r2, r3]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d111      	bne.n	80051c0 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800519c:	79fb      	ldrb	r3, [r7, #7]
 800519e:	4a0b      	ldr	r2, [pc, #44]	; (80051cc <disk_initialize+0x48>)
 80051a0:	2101      	movs	r1, #1
 80051a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80051a4:	79fb      	ldrb	r3, [r7, #7]
 80051a6:	4a09      	ldr	r2, [pc, #36]	; (80051cc <disk_initialize+0x48>)
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	4413      	add	r3, r2
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	79fa      	ldrb	r2, [r7, #7]
 80051b2:	4906      	ldr	r1, [pc, #24]	; (80051cc <disk_initialize+0x48>)
 80051b4:	440a      	add	r2, r1
 80051b6:	7a12      	ldrb	r2, [r2, #8]
 80051b8:	4610      	mov	r0, r2
 80051ba:	4798      	blx	r3
 80051bc:	4603      	mov	r3, r0
 80051be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	20002444 	.word	0x20002444

080051d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80051d0:	b590      	push	{r4, r7, lr}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
 80051da:	603b      	str	r3, [r7, #0]
 80051dc:	4603      	mov	r3, r0
 80051de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
 80051e2:	4a0a      	ldr	r2, [pc, #40]	; (800520c <disk_read+0x3c>)
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4413      	add	r3, r2
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	689c      	ldr	r4, [r3, #8]
 80051ec:	7bfb      	ldrb	r3, [r7, #15]
 80051ee:	4a07      	ldr	r2, [pc, #28]	; (800520c <disk_read+0x3c>)
 80051f0:	4413      	add	r3, r2
 80051f2:	7a18      	ldrb	r0, [r3, #8]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	68b9      	ldr	r1, [r7, #8]
 80051fa:	47a0      	blx	r4
 80051fc:	4603      	mov	r3, r0
 80051fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8005200:	7dfb      	ldrb	r3, [r7, #23]
}
 8005202:	4618      	mov	r0, r3
 8005204:	371c      	adds	r7, #28
 8005206:	46bd      	mov	sp, r7
 8005208:	bd90      	pop	{r4, r7, pc}
 800520a:	bf00      	nop
 800520c:	20002444 	.word	0x20002444

08005210 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005210:	b590      	push	{r4, r7, lr}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	603b      	str	r3, [r7, #0]
 800521c:	4603      	mov	r3, r0
 800521e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005220:	7bfb      	ldrb	r3, [r7, #15]
 8005222:	4a0a      	ldr	r2, [pc, #40]	; (800524c <disk_write+0x3c>)
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	68dc      	ldr	r4, [r3, #12]
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	4a07      	ldr	r2, [pc, #28]	; (800524c <disk_write+0x3c>)
 8005230:	4413      	add	r3, r2
 8005232:	7a18      	ldrb	r0, [r3, #8]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68b9      	ldr	r1, [r7, #8]
 800523a:	47a0      	blx	r4
 800523c:	4603      	mov	r3, r0
 800523e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005240:	7dfb      	ldrb	r3, [r7, #23]
}
 8005242:	4618      	mov	r0, r3
 8005244:	371c      	adds	r7, #28
 8005246:	46bd      	mov	sp, r7
 8005248:	bd90      	pop	{r4, r7, pc}
 800524a:	bf00      	nop
 800524c:	20002444 	.word	0x20002444

08005250 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	603a      	str	r2, [r7, #0]
 800525a:	71fb      	strb	r3, [r7, #7]
 800525c:	460b      	mov	r3, r1
 800525e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	4a09      	ldr	r2, [pc, #36]	; (8005288 <disk_ioctl+0x38>)
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	79fa      	ldrb	r2, [r7, #7]
 800526e:	4906      	ldr	r1, [pc, #24]	; (8005288 <disk_ioctl+0x38>)
 8005270:	440a      	add	r2, r1
 8005272:	7a10      	ldrb	r0, [r2, #8]
 8005274:	79b9      	ldrb	r1, [r7, #6]
 8005276:	683a      	ldr	r2, [r7, #0]
 8005278:	4798      	blx	r3
 800527a:	4603      	mov	r3, r0
 800527c:	73fb      	strb	r3, [r7, #15]
  return res;
 800527e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20002444 	.word	0x20002444

0800528c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80052a0:	e007      	b.n	80052b2 <mem_cpy+0x26>
		*d++ = *s++;
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	1c53      	adds	r3, r2, #1
 80052a6:	613b      	str	r3, [r7, #16]
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	1c59      	adds	r1, r3, #1
 80052ac:	6179      	str	r1, [r7, #20]
 80052ae:	7812      	ldrb	r2, [r2, #0]
 80052b0:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	1e5a      	subs	r2, r3, #1
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1f2      	bne.n	80052a2 <mem_cpy+0x16>
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bc80      	pop	{r7}
 80052c6:	4770      	bx	lr

080052c8 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	617b      	str	r3, [r7, #20]

	while (cnt--)
 80052d8:	e005      	b.n	80052e6 <mem_set+0x1e>
		*d++ = (BYTE)val;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	617a      	str	r2, [r7, #20]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	1e5a      	subs	r2, r3, #1
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1f4      	bne.n	80052da <mem_set+0x12>
}
 80052f0:	bf00      	nop
 80052f2:	bf00      	nop
 80052f4:	371c      	adds	r7, #28
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr

080052fc <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80052fc:	b480      	push	{r7}
 80052fe:	b089      	sub	sp, #36	; 0x24
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	61fb      	str	r3, [r7, #28]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005314:	bf00      	nop
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	607a      	str	r2, [r7, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00d      	beq.n	800533c <mem_cmp+0x40>
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	61fa      	str	r2, [r7, #28]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	4619      	mov	r1, r3
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	1c5a      	adds	r2, r3, #1
 800532e:	61ba      	str	r2, [r7, #24]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	1acb      	subs	r3, r1, r3
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0ec      	beq.n	8005316 <mem_cmp+0x1a>
	return r;
 800533c:	697b      	ldr	r3, [r7, #20]
}
 800533e:	4618      	mov	r0, r3
 8005340:	3724      	adds	r7, #36	; 0x24
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr

08005348 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005352:	e002      	b.n	800535a <chk_chr+0x12>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3301      	adds	r3, #1
 8005358:	607b      	str	r3, [r7, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d005      	beq.n	800536e <chk_chr+0x26>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	4293      	cmp	r3, r2
 800536c:	d1f2      	bne.n	8005354 <chk_chr+0xc>
	return *str;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	781b      	ldrb	r3, [r3, #0]
}
 8005372:	4618      	mov	r0, r3
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005386:	2300      	movs	r3, #0
 8005388:	60bb      	str	r3, [r7, #8]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	e03b      	b.n	8005408 <chk_lock+0x8c>
		if (Files[i].fs) {	/* Existing entry */
 8005390:	4931      	ldr	r1, [pc, #196]	; (8005458 <chk_lock+0xdc>)
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	4613      	mov	r3, r2
 8005396:	005b      	lsls	r3, r3, #1
 8005398:	4413      	add	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	440b      	add	r3, r1
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d02c      	beq.n	80053fe <chk_lock+0x82>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80053a4:	492c      	ldr	r1, [pc, #176]	; (8005458 <chk_lock+0xdc>)
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	4613      	mov	r3, r2
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	4413      	add	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d120      	bne.n	8005402 <chk_lock+0x86>
				Files[i].clu == dp->sclust &&
 80053c0:	4925      	ldr	r1, [pc, #148]	; (8005458 <chk_lock+0xdc>)
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	4613      	mov	r3, r2
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	3304      	adds	r3, #4
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053d8:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80053da:	429a      	cmp	r2, r3
 80053dc:	d111      	bne.n	8005402 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 80053de:	491e      	ldr	r1, [pc, #120]	; (8005458 <chk_lock+0xdc>)
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	4613      	mov	r3, r2
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	4413      	add	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	3308      	adds	r3, #8
 80053ee:	881a      	ldrh	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053f6:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d102      	bne.n	8005402 <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 80053fc:	e007      	b.n	800540e <chk_lock+0x92>
		} else {			/* Blank entry */
			be = 1;
 80053fe:	2301      	movs	r3, #1
 8005400:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	3301      	adds	r3, #1
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d9c0      	bls.n	8005390 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b02      	cmp	r3, #2
 8005412:	d109      	bne.n	8005428 <chk_lock+0xac>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d102      	bne.n	8005420 <chk_lock+0xa4>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b02      	cmp	r3, #2
 800541e:	d101      	bne.n	8005424 <chk_lock+0xa8>
 8005420:	2300      	movs	r3, #0
 8005422:	e013      	b.n	800544c <chk_lock+0xd0>
 8005424:	2312      	movs	r3, #18
 8005426:	e011      	b.n	800544c <chk_lock+0xd0>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <chk_lock+0xca>
 800542e:	490a      	ldr	r1, [pc, #40]	; (8005458 <chk_lock+0xdc>)
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4613      	mov	r3, r2
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	4413      	add	r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	440b      	add	r3, r1
 800543c:	330a      	adds	r3, #10
 800543e:	881b      	ldrh	r3, [r3, #0]
 8005440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005444:	d101      	bne.n	800544a <chk_lock+0xce>
 8005446:	2310      	movs	r3, #16
 8005448:	e000      	b.n	800544c <chk_lock+0xd0>
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	bc80      	pop	{r7}
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	2000222c 	.word	0x2000222c

0800545c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005462:	2300      	movs	r3, #0
 8005464:	607b      	str	r3, [r7, #4]
 8005466:	e002      	b.n	800546e <enq_lock+0x12>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3301      	adds	r3, #1
 800546c:	607b      	str	r3, [r7, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d809      	bhi.n	8005488 <enq_lock+0x2c>
 8005474:	490a      	ldr	r1, [pc, #40]	; (80054a0 <enq_lock+0x44>)
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	4413      	add	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1ef      	bne.n	8005468 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b02      	cmp	r3, #2
 800548c:	bf14      	ite	ne
 800548e:	2301      	movne	r3, #1
 8005490:	2300      	moveq	r3, #0
 8005492:	b2db      	uxtb	r3, r3
}
 8005494:	4618      	mov	r0, r3
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	bc80      	pop	{r7}
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	2000222c 	.word	0x2000222c

080054a4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	e02e      	b.n	8005512 <inc_lock+0x6e>
		if (Files[i].fs == dp->fs &&
 80054b4:	4958      	ldr	r1, [pc, #352]	; (8005618 <inc_lock+0x174>)
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4613      	mov	r3, r2
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d11d      	bne.n	800550c <inc_lock+0x68>
			Files[i].clu == dp->sclust &&
 80054d0:	4951      	ldr	r1, [pc, #324]	; (8005618 <inc_lock+0x174>)
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4613      	mov	r3, r2
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	4413      	add	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	3304      	adds	r3, #4
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054e8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d10e      	bne.n	800550c <inc_lock+0x68>
			Files[i].idx == dp->index) break;
 80054ee:	494a      	ldr	r1, [pc, #296]	; (8005618 <inc_lock+0x174>)
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	4613      	mov	r3, r2
 80054f4:	005b      	lsls	r3, r3, #1
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	440b      	add	r3, r1
 80054fc:	3308      	adds	r3, #8
 80054fe:	881a      	ldrh	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005506:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 8005508:	429a      	cmp	r2, r3
 800550a:	d006      	beq.n	800551a <inc_lock+0x76>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3301      	adds	r3, #1
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d9cd      	bls.n	80054b4 <inc_lock+0x10>
 8005518:	e000      	b.n	800551c <inc_lock+0x78>
			Files[i].idx == dp->index) break;
 800551a:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d148      	bne.n	80055b4 <inc_lock+0x110>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005522:	2300      	movs	r3, #0
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	e002      	b.n	800552e <inc_lock+0x8a>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	3301      	adds	r3, #1
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d809      	bhi.n	8005548 <inc_lock+0xa4>
 8005534:	4938      	ldr	r1, [pc, #224]	; (8005618 <inc_lock+0x174>)
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4613      	mov	r3, r2
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	4413      	add	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	440b      	add	r3, r1
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1ef      	bne.n	8005528 <inc_lock+0x84>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d101      	bne.n	8005552 <inc_lock+0xae>
 800554e:	2300      	movs	r3, #0
 8005550:	e05d      	b.n	800560e <inc_lock+0x16a>
		Files[i].fs = dp->fs;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005558:	6819      	ldr	r1, [r3, #0]
 800555a:	482f      	ldr	r0, [pc, #188]	; (8005618 <inc_lock+0x174>)
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4613      	mov	r3, r2
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	4413      	add	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4403      	add	r3, r0
 8005568:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005570:	6899      	ldr	r1, [r3, #8]
 8005572:	4829      	ldr	r0, [pc, #164]	; (8005618 <inc_lock+0x174>)
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4613      	mov	r3, r2
 8005578:	005b      	lsls	r3, r3, #1
 800557a:	4413      	add	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4403      	add	r3, r0
 8005580:	3304      	adds	r3, #4
 8005582:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800558a:	88d8      	ldrh	r0, [r3, #6]
 800558c:	4922      	ldr	r1, [pc, #136]	; (8005618 <inc_lock+0x174>)
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	4613      	mov	r3, r2
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4413      	add	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	3308      	adds	r3, #8
 800559c:	4602      	mov	r2, r0
 800559e:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 80055a0:	491d      	ldr	r1, [pc, #116]	; (8005618 <inc_lock+0x174>)
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	4613      	mov	r3, r2
 80055a6:	005b      	lsls	r3, r3, #1
 80055a8:	4413      	add	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	440b      	add	r3, r1
 80055ae:	330a      	adds	r3, #10
 80055b0:	2200      	movs	r2, #0
 80055b2:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00c      	beq.n	80055d4 <inc_lock+0x130>
 80055ba:	4917      	ldr	r1, [pc, #92]	; (8005618 <inc_lock+0x174>)
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4613      	mov	r3, r2
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	4413      	add	r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	440b      	add	r3, r1
 80055c8:	330a      	adds	r3, #10
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <inc_lock+0x130>
 80055d0:	2300      	movs	r3, #0
 80055d2:	e01c      	b.n	800560e <inc_lock+0x16a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <inc_lock+0x14e>
 80055da:	490f      	ldr	r1, [pc, #60]	; (8005618 <inc_lock+0x174>)
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4613      	mov	r3, r2
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	4413      	add	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	440b      	add	r3, r1
 80055e8:	330a      	adds	r3, #10
 80055ea:	881b      	ldrh	r3, [r3, #0]
 80055ec:	3301      	adds	r3, #1
 80055ee:	b299      	uxth	r1, r3
 80055f0:	e001      	b.n	80055f6 <inc_lock+0x152>
 80055f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055f6:	4808      	ldr	r0, [pc, #32]	; (8005618 <inc_lock+0x174>)
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4613      	mov	r3, r2
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	4413      	add	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4403      	add	r3, r0
 8005604:	330a      	adds	r3, #10
 8005606:	460a      	mov	r2, r1
 8005608:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	3301      	adds	r3, #1
}
 800560e:	4618      	mov	r0, r3
 8005610:	3714      	adds	r7, #20
 8005612:	46bd      	mov	sp, r7
 8005614:	bc80      	pop	{r7}
 8005616:	4770      	bx	lr
 8005618:	2000222c 	.word	0x2000222c

0800561c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	3b01      	subs	r3, #1
 8005628:	607b      	str	r3, [r7, #4]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d82e      	bhi.n	800568e <dec_lock+0x72>
		n = Files[i].ctr;
 8005630:	491b      	ldr	r1, [pc, #108]	; (80056a0 <dec_lock+0x84>)
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4613      	mov	r3, r2
 8005636:	005b      	lsls	r3, r3, #1
 8005638:	4413      	add	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	440b      	add	r3, r1
 800563e:	330a      	adds	r3, #10
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005644:	89fb      	ldrh	r3, [r7, #14]
 8005646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800564a:	d101      	bne.n	8005650 <dec_lock+0x34>
 800564c:	2300      	movs	r3, #0
 800564e:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8005650:	89fb      	ldrh	r3, [r7, #14]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <dec_lock+0x40>
 8005656:	89fb      	ldrh	r3, [r7, #14]
 8005658:	3b01      	subs	r3, #1
 800565a:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800565c:	4910      	ldr	r1, [pc, #64]	; (80056a0 <dec_lock+0x84>)
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4613      	mov	r3, r2
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	4413      	add	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	440b      	add	r3, r1
 800566a:	330a      	adds	r3, #10
 800566c:	89fa      	ldrh	r2, [r7, #14]
 800566e:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005670:	89fb      	ldrh	r3, [r7, #14]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d108      	bne.n	8005688 <dec_lock+0x6c>
 8005676:	490a      	ldr	r1, [pc, #40]	; (80056a0 <dec_lock+0x84>)
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	4613      	mov	r3, r2
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	4413      	add	r3, r2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	440b      	add	r3, r1
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005688:	2300      	movs	r3, #0
 800568a:	737b      	strb	r3, [r7, #13]
 800568c:	e001      	b.n	8005692 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800568e:	2302      	movs	r3, #2
 8005690:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005692:	7b7b      	ldrb	r3, [r7, #13]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	bc80      	pop	{r7}
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	2000222c 	.word	0x2000222c

080056a4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80056ac:	2300      	movs	r3, #0
 80056ae:	60fb      	str	r3, [r7, #12]
 80056b0:	e016      	b.n	80056e0 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80056b2:	4910      	ldr	r1, [pc, #64]	; (80056f4 <clear_lock+0x50>)
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	4613      	mov	r3, r2
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	440b      	add	r3, r1
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d108      	bne.n	80056da <clear_lock+0x36>
 80056c8:	490a      	ldr	r1, [pc, #40]	; (80056f4 <clear_lock+0x50>)
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4613      	mov	r3, r2
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	4413      	add	r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	440b      	add	r3, r1
 80056d6:	2200      	movs	r2, #0
 80056d8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	3301      	adds	r3, #1
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d9e5      	bls.n	80056b2 <clear_lock+0xe>
	}
}
 80056e6:	bf00      	nop
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	2000222c 	.word	0x2000222c

080056f8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005700:	2300      	movs	r3, #0
 8005702:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800570a:	791b      	ldrb	r3, [r3, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d040      	beq.n	8005792 <sync_window+0x9a>
		wsect = fs->winsect;	/* Current sector number */
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005718:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005720:	7858      	ldrb	r0, [r3, #1]
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	2301      	movs	r3, #1
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	f7ff fd72 	bl	8005210 <disk_write>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <sync_window+0x40>
			res = FR_DISK_ERR;
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
 8005736:	e02c      	b.n	8005792 <sync_window+0x9a>
		} else {
			fs->wflag = 0;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800573e:	2200      	movs	r2, #0
 8005740:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	1ad2      	subs	r2, r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	429a      	cmp	r2, r3
 8005758:	d21b      	bcs.n	8005792 <sync_window+0x9a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005760:	78db      	ldrb	r3, [r3, #3]
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	e012      	b.n	800578c <sync_window+0x94>
					wsect += fs->fsize;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	4413      	add	r3, r2
 8005772:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800577a:	7858      	ldrb	r0, [r3, #1]
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	2301      	movs	r3, #1
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	f7ff fd45 	bl	8005210 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	3b01      	subs	r3, #1
 800578a:	613b      	str	r3, [r7, #16]
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d8e9      	bhi.n	8005766 <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 8005792:	7bfb      	ldrb	r3, [r7, #15]
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d01e      	beq.n	80057f6 <move_window+0x5a>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f7ff ff9d 	bl	80056f8 <sync_window>
 80057be:	4603      	mov	r3, r0
 80057c0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d116      	bne.n	80057f6 <move_window+0x5a>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057ce:	7858      	ldrb	r0, [r3, #1]
 80057d0:	6879      	ldr	r1, [r7, #4]
 80057d2:	2301      	movs	r3, #1
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	f7ff fcfb 	bl	80051d0 <disk_read>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d004      	beq.n	80057ea <move_window+0x4e>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80057e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057e4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057f0:	461a      	mov	r2, r3
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
	}
	return res;
 80057f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f7ff ff75 	bl	80056f8 <sync_window>
 800580e:	4603      	mov	r3, r0
 8005810:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005812:	7bfb      	ldrb	r3, [r7, #15]
 8005814:	2b00      	cmp	r3, #0
 8005816:	f040 80ad 	bne.w	8005974 <sync_fs+0x174>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b03      	cmp	r3, #3
 8005824:	f040 8098 	bne.w	8005958 <sync_fs+0x158>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800582e:	795b      	ldrb	r3, [r3, #5]
 8005830:	2b01      	cmp	r3, #1
 8005832:	f040 8091 	bne.w	8005958 <sync_fs+0x158>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800583e:	895b      	ldrh	r3, [r3, #10]
 8005840:	461a      	mov	r2, r3
 8005842:	2100      	movs	r1, #0
 8005844:	f7ff fd40 	bl	80052c8 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2255      	movs	r2, #85	; 0x55
 800584c:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	22aa      	movs	r2, #170	; 0xaa
 8005854:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2252      	movs	r2, #82	; 0x52
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2252      	movs	r2, #82	; 0x52
 8005862:	705a      	strb	r2, [r3, #1]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2261      	movs	r2, #97	; 0x61
 8005868:	709a      	strb	r2, [r3, #2]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2241      	movs	r2, #65	; 0x41
 800586e:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2272      	movs	r2, #114	; 0x72
 8005874:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2272      	movs	r2, #114	; 0x72
 800587c:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2241      	movs	r2, #65	; 0x41
 8005884:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2261      	movs	r2, #97	; 0x61
 800588c:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	b2da      	uxtb	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	0a1b      	lsrs	r3, r3, #8
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	b2da      	uxtb	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	0c1b      	lsrs	r3, r3, #16
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	0e1b      	lsrs	r3, r3, #24
 80058d2:	b2da      	uxtb	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	0a1b      	lsrs	r3, r3, #8
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	0c1b      	lsrs	r3, r3, #16
 800590a:	b2da      	uxtb	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	0e1b      	lsrs	r3, r3, #24
 800591c:	b2da      	uxtb	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	3301      	adds	r3, #1
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005934:	62d3      	str	r3, [r2, #44]	; 0x2c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800593c:	7858      	ldrb	r0, [r3, #1]
 800593e:	6879      	ldr	r1, [r7, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005948:	2301      	movs	r3, #1
 800594a:	f7ff fc61 	bl	8005210 <disk_write>
			fs->fsi_flag = 0;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005954:	2200      	movs	r2, #0
 8005956:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800595e:	785b      	ldrb	r3, [r3, #1]
 8005960:	2200      	movs	r2, #0
 8005962:	2100      	movs	r1, #0
 8005964:	4618      	mov	r0, r3
 8005966:	f7ff fc73 	bl	8005250 <disk_ioctl>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <sync_fs+0x174>
			res = FR_DISK_ERR;
 8005970:	2301      	movs	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005974:	7bfb      	ldrb	r3, [r7, #15]
}
 8005976:	4618      	mov	r0, r3
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	3b02      	subs	r3, #2
 800598c:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	3b02      	subs	r3, #2
 8005998:	683a      	ldr	r2, [r7, #0]
 800599a:	429a      	cmp	r2, r3
 800599c:	d301      	bcc.n	80059a2 <clust2sect+0x24>
 800599e:	2300      	movs	r3, #0
 80059a0:	e00c      	b.n	80059bc <clust2sect+0x3e>
	return clst * fs->csize + fs->database;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059a8:	789b      	ldrb	r3, [r3, #2]
 80059aa:	461a      	mov	r2, r3
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	fb03 f202 	mul.w	r2, r3, r2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ba:	4413      	add	r3, r2
}
 80059bc:	4618      	mov	r0, r3
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bc80      	pop	{r7}
 80059c4:	4770      	bx	lr

080059c6 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b086      	sub	sp, #24
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
 80059ce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d906      	bls.n	80059e4 <get_fat+0x1e>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d302      	bcc.n	80059ea <get_fat+0x24>
		val = 1;	/* Internal error */
 80059e4:	2301      	movs	r3, #1
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	e0e4      	b.n	8005bb4 <get_fat+0x1ee>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80059ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059ee:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	2b03      	cmp	r3, #3
 80059fa:	f000 8098 	beq.w	8005b2e <get_fat+0x168>
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	f300 80ce 	bgt.w	8005ba0 <get_fat+0x1da>
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d002      	beq.n	8005a0e <get_fat+0x48>
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d05f      	beq.n	8005acc <get_fat+0x106>
 8005a0c:	e0c8      	b.n	8005ba0 <get_fat+0x1da>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	60fb      	str	r3, [r7, #12]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	085b      	lsrs	r3, r3, #1
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4413      	add	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a22:	6a1a      	ldr	r2, [r3, #32]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a2a:	895b      	ldrh	r3, [r3, #10]
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a34:	4413      	add	r3, r2
 8005a36:	4619      	mov	r1, r3
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff feaf 	bl	800579c <move_window>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f040 80b0 	bne.w	8005ba6 <get_fat+0x1e0>
			wc = fs->win.d8[bc++ % SS(fs)];
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	60fa      	str	r2, [r7, #12]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005a52:	8952      	ldrh	r2, [r2, #10]
 8005a54:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a58:	fb01 f202 	mul.w	r2, r1, r2
 8005a5c:	1a9b      	subs	r3, r3, r2
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	5cd3      	ldrb	r3, [r2, r3]
 8005a62:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a6a:	6a1a      	ldr	r2, [r3, #32]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a72:	895b      	ldrh	r3, [r3, #10]
 8005a74:	4619      	mov	r1, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a7c:	4413      	add	r3, r2
 8005a7e:	4619      	mov	r1, r3
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff fe8b 	bl	800579c <move_window>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f040 808e 	bne.w	8005baa <get_fat+0x1e4>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a94:	895b      	ldrh	r3, [r3, #10]
 8005a96:	461a      	mov	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a9e:	fb01 f202 	mul.w	r2, r1, r2
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	5cd3      	ldrb	r3, [r2, r3]
 8005aa8:	021b      	lsls	r3, r3, #8
 8005aaa:	461a      	mov	r2, r3
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <get_fat+0xfc>
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	091b      	lsrs	r3, r3, #4
 8005ac0:	e002      	b.n	8005ac8 <get_fat+0x102>
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ac8:	617b      	str	r3, [r7, #20]
			break;
 8005aca:	e073      	b.n	8005bb4 <get_fat+0x1ee>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ad2:	6a1a      	ldr	r2, [r3, #32]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ada:	895b      	ldrh	r3, [r3, #10]
 8005adc:	085b      	lsrs	r3, r3, #1
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ae8:	4413      	add	r3, r2
 8005aea:	4619      	mov	r1, r3
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f7ff fe55 	bl	800579c <move_window>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d15a      	bne.n	8005bae <get_fat+0x1e8>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005b02:	8952      	ldrh	r2, [r2, #10]
 8005b04:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b08:	fb01 f202 	mul.w	r2, r1, r2
 8005b0c:	1a9b      	subs	r3, r3, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	4413      	add	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	3301      	adds	r3, #1
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	021b      	lsls	r3, r3, #8
 8005b1c:	b21a      	sxth	r2, r3
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	b21b      	sxth	r3, r3
 8005b24:	4313      	orrs	r3, r2
 8005b26:	b21b      	sxth	r3, r3
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	617b      	str	r3, [r7, #20]
			break;
 8005b2c:	e042      	b.n	8005bb4 <get_fat+0x1ee>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b34:	6a1a      	ldr	r2, [r3, #32]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b3c:	895b      	ldrh	r3, [r3, #10]
 8005b3e:	089b      	lsrs	r3, r3, #2
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	4619      	mov	r1, r3
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b4a:	4413      	add	r3, r2
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7ff fe24 	bl	800579c <move_window>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d12b      	bne.n	8005bb2 <get_fat+0x1ec>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005b64:	8952      	ldrh	r2, [r2, #10]
 8005b66:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b6a:	fb01 f202 	mul.w	r2, r1, r2
 8005b6e:	1a9b      	subs	r3, r3, r2
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	4413      	add	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	3303      	adds	r3, #3
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	061a      	lsls	r2, r3, #24
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	3302      	adds	r3, #2
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	041b      	lsls	r3, r3, #16
 8005b86:	4313      	orrs	r3, r2
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	3201      	adds	r2, #1
 8005b8c:	7812      	ldrb	r2, [r2, #0]
 8005b8e:	0212      	lsls	r2, r2, #8
 8005b90:	4313      	orrs	r3, r2
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	7812      	ldrb	r2, [r2, #0]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b9c:	617b      	str	r3, [r7, #20]
			break;
 8005b9e:	e009      	b.n	8005bb4 <get_fat+0x1ee>

		default:
			val = 1;	/* Internal error */
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	e006      	b.n	8005bb4 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005ba6:	bf00      	nop
 8005ba8:	e004      	b.n	8005bb4 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005baa:	bf00      	nop
 8005bac:	e002      	b.n	8005bb4 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005bae:	bf00      	nop
 8005bb0:	e000      	b.n	8005bb4 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005bb2:	bf00      	nop
		}
	}

	return val;
 8005bb4:	697b      	ldr	r3, [r7, #20]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3718      	adds	r7, #24
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b088      	sub	sp, #32
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d906      	bls.n	8005bde <put_fat+0x20>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d302      	bcc.n	8005be4 <put_fat+0x26>
		res = FR_INT_ERR;
 8005bde:	2302      	movs	r3, #2
 8005be0:	77fb      	strb	r3, [r7, #31]
 8005be2:	e13a      	b.n	8005e5a <put_fat+0x29c>

	} else {
		switch (fs->fs_type) {
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b03      	cmp	r3, #3
 8005bee:	f000 80d0 	beq.w	8005d92 <put_fat+0x1d4>
 8005bf2:	2b03      	cmp	r3, #3
 8005bf4:	f300 8127 	bgt.w	8005e46 <put_fat+0x288>
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d003      	beq.n	8005c04 <put_fat+0x46>
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	f000 808f 	beq.w	8005d20 <put_fat+0x162>
 8005c02:	e120      	b.n	8005e46 <put_fat+0x288>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	085b      	lsrs	r3, r3, #1
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4413      	add	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c18:	6a1a      	ldr	r2, [r3, #32]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c20:	895b      	ldrh	r3, [r3, #10]
 8005c22:	4619      	mov	r1, r3
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c2a:	4413      	add	r3, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f7ff fdb4 	bl	800579c <move_window>
 8005c34:	4603      	mov	r3, r0
 8005c36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005c38:	7ffb      	ldrb	r3, [r7, #31]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f040 8106 	bne.w	8005e4c <put_fat+0x28e>
			p = &fs->win.d8[bc++ % SS(fs)];
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	617a      	str	r2, [r7, #20]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005c4c:	8952      	ldrh	r2, [r2, #10]
 8005c4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c52:	fb01 f202 	mul.w	r2, r1, r2
 8005c56:	1a9b      	subs	r3, r3, r2
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00d      	beq.n	8005c84 <put_fat+0xc6>
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	b25b      	sxtb	r3, r3
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	b25a      	sxtb	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	011b      	lsls	r3, r3, #4
 8005c7a:	b25b      	sxtb	r3, r3
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	b25b      	sxtb	r3, r3
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	e001      	b.n	8005c88 <put_fat+0xca>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	69ba      	ldr	r2, [r7, #24]
 8005c8a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c92:	2201      	movs	r2, #1
 8005c94:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c9c:	6a1a      	ldr	r2, [r3, #32]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ca4:	895b      	ldrh	r3, [r3, #10]
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cae:	4413      	add	r3, r2
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f7ff fd72 	bl	800579c <move_window>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005cbc:	7ffb      	ldrb	r3, [r7, #31]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f040 80c6 	bne.w	8005e50 <put_fat+0x292>
			p = &fs->win.d8[bc % SS(fs)];
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cca:	895b      	ldrh	r3, [r3, #10]
 8005ccc:	461a      	mov	r2, r3
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005cd4:	fb01 f202 	mul.w	r2, r1, r2
 8005cd8:	1a9b      	subs	r3, r3, r2
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4413      	add	r3, r2
 8005cde:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <put_fat+0x134>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	e00e      	b.n	8005d10 <put_fat+0x152>
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	b25b      	sxtb	r3, r3
 8005cf8:	f023 030f 	bic.w	r3, r3, #15
 8005cfc:	b25a      	sxtb	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	0a1b      	lsrs	r3, r3, #8
 8005d02:	b25b      	sxtb	r3, r3
 8005d04:	f003 030f 	and.w	r3, r3, #15
 8005d08:	b25b      	sxtb	r3, r3
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	b25b      	sxtb	r3, r3
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	711a      	strb	r2, [r3, #4]
			break;
 8005d1e:	e09c      	b.n	8005e5a <put_fat+0x29c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d26:	6a1a      	ldr	r2, [r3, #32]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d2e:	895b      	ldrh	r3, [r3, #10]
 8005d30:	085b      	lsrs	r3, r3, #1
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	4619      	mov	r1, r3
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d3c:	4413      	add	r3, r2
 8005d3e:	4619      	mov	r1, r3
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f7ff fd2b 	bl	800579c <move_window>
 8005d46:	4603      	mov	r3, r0
 8005d48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005d4a:	7ffb      	ldrb	r3, [r7, #31]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f040 8081 	bne.w	8005e54 <put_fat+0x296>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d5c:	8952      	ldrh	r2, [r2, #10]
 8005d5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d62:	fb01 f202 	mul.w	r2, r1, r2
 8005d66:	1a9b      	subs	r3, r3, r2
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	701a      	strb	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	0a1b      	lsrs	r3, r3, #8
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	3301      	adds	r3, #1
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	711a      	strb	r2, [r3, #4]
			break;
 8005d90:	e063      	b.n	8005e5a <put_fat+0x29c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d98:	6a1a      	ldr	r2, [r3, #32]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005da0:	895b      	ldrh	r3, [r3, #10]
 8005da2:	089b      	lsrs	r3, r3, #2
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	4619      	mov	r1, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	fbb3 f3f1 	udiv	r3, r3, r1
 8005dae:	4413      	add	r3, r2
 8005db0:	4619      	mov	r1, r3
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f7ff fcf2 	bl	800579c <move_window>
 8005db8:	4603      	mov	r3, r0
 8005dba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005dbc:	7ffb      	ldrb	r3, [r7, #31]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d14a      	bne.n	8005e58 <put_fat+0x29a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005dcc:	8952      	ldrh	r2, [r2, #10]
 8005dce:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dd2:	fb01 f202 	mul.w	r2, r1, r2
 8005dd6:	1a9b      	subs	r3, r3, r2
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	4413      	add	r3, r2
 8005ddc:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	3303      	adds	r3, #3
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	061a      	lsls	r2, r3, #24
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	3302      	adds	r3, #2
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	4313      	orrs	r3, r2
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	3201      	adds	r2, #1
 8005df4:	7812      	ldrb	r2, [r2, #0]
 8005df6:	0212      	lsls	r2, r2, #8
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	69ba      	ldr	r2, [r7, #24]
 8005dfc:	7812      	ldrb	r2, [r2, #0]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	701a      	strb	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	0a1b      	lsrs	r3, r3, #8
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	b2d2      	uxtb	r2, r2
 8005e20:	701a      	strb	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	0c1a      	lsrs	r2, r3, #16
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	3302      	adds	r3, #2
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	0e1a      	lsrs	r2, r3, #24
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	3303      	adds	r3, #3
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e40:	2201      	movs	r2, #1
 8005e42:	711a      	strb	r2, [r3, #4]
			break;
 8005e44:	e009      	b.n	8005e5a <put_fat+0x29c>

		default :
			res = FR_INT_ERR;
 8005e46:	2302      	movs	r3, #2
 8005e48:	77fb      	strb	r3, [r7, #31]
 8005e4a:	e006      	b.n	8005e5a <put_fat+0x29c>
			if (res != FR_OK) break;
 8005e4c:	bf00      	nop
 8005e4e:	e004      	b.n	8005e5a <put_fat+0x29c>
			if (res != FR_OK) break;
 8005e50:	bf00      	nop
 8005e52:	e002      	b.n	8005e5a <put_fat+0x29c>
			if (res != FR_OK) break;
 8005e54:	bf00      	nop
 8005e56:	e000      	b.n	8005e5a <put_fat+0x29c>
			if (res != FR_OK) break;
 8005e58:	bf00      	nop
		}
	}

	return res;
 8005e5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3720      	adds	r7, #32
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d906      	bls.n	8005e82 <remove_chain+0x1e>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d302      	bcc.n	8005e88 <remove_chain+0x24>
		res = FR_INT_ERR;
 8005e82:	2302      	movs	r3, #2
 8005e84:	73fb      	strb	r3, [r7, #15]
 8005e86:	e049      	b.n	8005f1c <remove_chain+0xb8>

	} else {
		res = FR_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005e8c:	e03b      	b.n	8005f06 <remove_chain+0xa2>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8005e8e:	6839      	ldr	r1, [r7, #0]
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff fd98 	bl	80059c6 <get_fat>
 8005e96:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d03b      	beq.n	8005f16 <remove_chain+0xb2>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d102      	bne.n	8005eaa <remove_chain+0x46>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	73fb      	strb	r3, [r7, #15]
 8005ea8:	e038      	b.n	8005f1c <remove_chain+0xb8>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eb0:	d102      	bne.n	8005eb8 <remove_chain+0x54>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	73fb      	strb	r3, [r7, #15]
 8005eb6:	e031      	b.n	8005f1c <remove_chain+0xb8>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8005eb8:	2200      	movs	r2, #0
 8005eba:	6839      	ldr	r1, [r7, #0]
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7ff fe7e 	bl	8005bbe <put_fat>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8005ec6:	7bfb      	ldrb	r3, [r7, #15]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d126      	bne.n	8005f1a <remove_chain+0xb6>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ed8:	d013      	beq.n	8005f02 <remove_chain+0x9e>
				fs->free_clust++;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005eea:	6113      	str	r3, [r2, #16]
				fs->fsi_flag |= 1;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ef2:	795b      	ldrb	r3, [r3, #5]
 8005ef4:	f043 0301 	orr.w	r3, r3, #1
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f00:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d3bc      	bcc.n	8005e8e <remove_chain+0x2a>
 8005f14:	e002      	b.n	8005f1c <remove_chain+0xb8>
			if (nxt == 0) break;				/* Empty cluster? */
 8005f16:	bf00      	nop
 8005f18:	e000      	b.n	8005f1c <remove_chain+0xb8>
			if (res != FR_OK) break;
 8005f1a:	bf00      	nop
		}
	}

	return res;
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b086      	sub	sp, #24
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
 8005f2e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d111      	bne.n	8005f5a <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d006      	beq.n	8005f54 <create_chain+0x2e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d31d      	bcc.n	8005f90 <create_chain+0x6a>
 8005f54:	2301      	movs	r3, #1
 8005f56:	613b      	str	r3, [r7, #16]
 8005f58:	e01a      	b.n	8005f90 <create_chain+0x6a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8005f5a:	6839      	ldr	r1, [r7, #0]
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7ff fd32 	bl	80059c6 <get_fat>
 8005f62:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d801      	bhi.n	8005f6e <create_chain+0x48>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e07f      	b.n	800606e <create_chain+0x148>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f74:	d101      	bne.n	8005f7a <create_chain+0x54>
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	e079      	b.n	800606e <create_chain+0x148>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	68ba      	ldr	r2, [r7, #8]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d201      	bcs.n	8005f8c <create_chain+0x66>
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	e070      	b.n	800606e <create_chain+0x148>
		scl = clst;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	3301      	adds	r3, #1
 8005f98:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d307      	bcc.n	8005fb8 <create_chain+0x92>
			ncl = 2;
 8005fa8:	2302      	movs	r3, #2
 8005faa:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d901      	bls.n	8005fb8 <create_chain+0x92>
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	e05a      	b.n	800606e <create_chain+0x148>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8005fb8:	6979      	ldr	r1, [r7, #20]
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f7ff fd03 	bl	80059c6 <get_fat>
 8005fc0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00e      	beq.n	8005fe6 <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fce:	d002      	beq.n	8005fd6 <create_chain+0xb0>
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d101      	bne.n	8005fda <create_chain+0xb4>
			return cs;
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	e049      	b.n	800606e <create_chain+0x148>
		if (ncl == scl) return 0;		/* No free cluster */
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d1d8      	bne.n	8005f94 <create_chain+0x6e>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	e043      	b.n	800606e <create_chain+0x148>
		if (cs == 0) break;				/* Found a free cluster */
 8005fe6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8005fe8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8005fec:	6979      	ldr	r1, [r7, #20]
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff fde5 	bl	8005bbe <put_fat>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d109      	bne.n	8006012 <create_chain+0xec>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d006      	beq.n	8006012 <create_chain+0xec>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	6839      	ldr	r1, [r7, #0]
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7ff fdd8 	bl	8005bbe <put_fat>
 800600e:	4603      	mov	r3, r0
 8006010:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8006012:	7bfb      	ldrb	r3, [r7, #15]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d121      	bne.n	800605c <create_chain+0x136>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800601e:	461a      	mov	r2, r3
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	60d3      	str	r3, [r2, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006030:	d01c      	beq.n	800606c <create_chain+0x146>
			fs->free_clust--;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	3b01      	subs	r3, #1
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006042:	6113      	str	r3, [r2, #16]
			fs->fsi_flag |= 1;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800604a:	795b      	ldrb	r3, [r3, #5]
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	b2da      	uxtb	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006058:	715a      	strb	r2, [r3, #5]
 800605a:	e007      	b.n	800606c <create_chain+0x146>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d102      	bne.n	8006068 <create_chain+0x142>
 8006062:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006066:	e000      	b.n	800606a <create_chain+0x144>
 8006068:	2301      	movs	r3, #1
 800606a:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800606c:	697b      	ldr	r3, [r7, #20]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006076:	b480      	push	{r7}
 8006078:	b087      	sub	sp, #28
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	3304      	adds	r3, #4
 800608a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006098:	895b      	ldrh	r3, [r3, #10]
 800609a:	461a      	mov	r2, r3
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	fbb3 f3f2 	udiv	r3, r3, r2
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80060a8:	6812      	ldr	r2, [r2, #0]
 80060aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80060ae:	7892      	ldrb	r2, [r2, #2]
 80060b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80060b4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	1d1a      	adds	r2, r3, #4
 80060ba:	613a      	str	r2, [r7, #16]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <clmt_clust+0x54>
 80060c6:	2300      	movs	r3, #0
 80060c8:	e010      	b.n	80060ec <clmt_clust+0x76>
		if (cl < ncl) break;	/* In this fragment? */
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d307      	bcc.n	80060e2 <clmt_clust+0x6c>
		cl -= ncl; tbl++;		/* Next fragment */
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	617b      	str	r3, [r7, #20]
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	3304      	adds	r3, #4
 80060de:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80060e0:	e7e9      	b.n	80060b6 <clmt_clust+0x40>
		if (cl < ncl) break;	/* In this fragment? */
 80060e2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	4413      	add	r3, r2
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bc80      	pop	{r7}
 80060f4:	4770      	bx	lr

080060f6 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b086      	sub	sp, #24
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	b29a      	uxth	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800610a:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d009      	beq.n	8006130 <dir_sdi+0x3a>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	429a      	cmp	r2, r3
 800612e:	d301      	bcc.n	8006134 <dir_sdi+0x3e>
		return FR_INT_ERR;
 8006130:	2302      	movs	r3, #2
 8006132:	e0aa      	b.n	800628a <dir_sdi+0x194>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d110      	bne.n	800615c <dir_sdi+0x66>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	2b03      	cmp	r3, #3
 800614a:	d107      	bne.n	800615c <dir_sdi+0x66>
		clst = dp->fs->dirbase;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615a:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d115      	bne.n	800618e <dir_sdi+0x98>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800616e:	891b      	ldrh	r3, [r3, #8]
 8006170:	461a      	mov	r2, r3
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	4293      	cmp	r3, r2
 8006176:	d301      	bcc.n	800617c <dir_sdi+0x86>
			return FR_INT_ERR;
 8006178:	2302      	movs	r3, #2
 800617a:	e086      	b.n	800628a <dir_sdi+0x194>
		sect = dp->fs->dirbase;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	613b      	str	r3, [r7, #16]
 800618c:	e043      	b.n	8006216 <dir_sdi+0x120>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800619a:	895b      	ldrh	r3, [r3, #10]
 800619c:	095b      	lsrs	r3, r3, #5
 800619e:	b29b      	uxth	r3, r3
 80061a0:	461a      	mov	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061ae:	789b      	ldrb	r3, [r3, #2]
 80061b0:	fb02 f303 	mul.w	r3, r2, r3
 80061b4:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 80061b6:	e021      	b.n	80061fc <dir_sdi+0x106>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6979      	ldr	r1, [r7, #20]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7ff fbff 	bl	80059c6 <get_fat>
 80061c8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061d0:	d101      	bne.n	80061d6 <dir_sdi+0xe0>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e059      	b.n	800628a <dir_sdi+0x194>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d909      	bls.n	80061f0 <dir_sdi+0xfa>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	697a      	ldr	r2, [r7, #20]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d301      	bcc.n	80061f4 <dir_sdi+0xfe>
				return FR_INT_ERR;
 80061f0:	2302      	movs	r3, #2
 80061f2:	e04a      	b.n	800628a <dir_sdi+0x194>
			idx -= ic;
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	429a      	cmp	r2, r3
 8006202:	d2d9      	bcs.n	80061b8 <dir_sdi+0xc2>
		}
		sect = clust2sect(dp->fs, clst);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6979      	ldr	r1, [r7, #20]
 800620e:	4618      	mov	r0, r3
 8006210:	f7ff fbb5 	bl	800597e <clust2sect>
 8006214:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800621c:	461a      	mov	r2, r3
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	60d3      	str	r3, [r2, #12]
	if (!sect) return FR_INT_ERR;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d101      	bne.n	800622c <dir_sdi+0x136>
 8006228:	2302      	movs	r3, #2
 800622a:	e02e      	b.n	800628a <dir_sdi+0x194>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006238:	895b      	ldrh	r3, [r3, #10]
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	b29b      	uxth	r3, r3
 800623e:	461a      	mov	r2, r3
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	fbb3 f2f2 	udiv	r2, r3, r2
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	4413      	add	r3, r2
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006250:	6113      	str	r3, [r2, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006268:	895b      	ldrh	r3, [r3, #10]
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	b29b      	uxth	r3, r3
 800626e:	461a      	mov	r2, r3
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	fbb3 f1f2 	udiv	r1, r3, r2
 8006276:	fb01 f202 	mul.w	r2, r1, r2
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	015b      	lsls	r3, r3, #5
 800627e:	4403      	add	r3, r0
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006286:	6153      	str	r3, [r2, #20]

	return FR_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3718      	adds	r7, #24
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006292:	b590      	push	{r4, r7, lr}
 8006294:	b087      	sub	sp, #28
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062a2:	88db      	ldrh	r3, [r3, #6]
 80062a4:	3301      	adds	r3, #1
 80062a6:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <dir_next+0x2a>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <dir_next+0x2e>
		return FR_NO_FILE;
 80062bc:	2304      	movs	r3, #4
 80062be:	e12e      	b.n	800651e <dir_next+0x28c>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062cc:	895b      	ldrh	r3, [r3, #10]
 80062ce:	095b      	lsrs	r3, r3, #5
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	461a      	mov	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80062da:	fb01 f202 	mul.w	r2, r1, r2
 80062de:	1a9b      	subs	r3, r3, r2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f040 80fa 	bne.w	80064da <dir_next+0x248>
		dp->sect++;					/* Next sector */
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	3301      	adds	r3, #1
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80062f6:	6113      	str	r3, [r2, #16]

		if (!dp->clust) {		/* Static table */
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10d      	bne.n	8006320 <dir_next+0x8e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006310:	891b      	ldrh	r3, [r3, #8]
 8006312:	461a      	mov	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	4293      	cmp	r3, r2
 8006318:	f0c0 80df 	bcc.w	80064da <dir_next+0x248>
				return FR_NO_FILE;
 800631c:	2304      	movs	r3, #4
 800631e:	e0fe      	b.n	800651e <dir_next+0x28c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800632c:	895b      	ldrh	r3, [r3, #10]
 800632e:	095b      	lsrs	r3, r3, #5
 8006330:	b29b      	uxth	r3, r3
 8006332:	461a      	mov	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	fbb3 f3f2 	udiv	r3, r3, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006340:	6812      	ldr	r2, [r2, #0]
 8006342:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006346:	7892      	ldrb	r2, [r2, #2]
 8006348:	3a01      	subs	r2, #1
 800634a:	4013      	ands	r3, r2
 800634c:	2b00      	cmp	r3, #0
 800634e:	f040 80c4 	bne.w	80064da <dir_next+0x248>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	4619      	mov	r1, r3
 8006364:	4610      	mov	r0, r2
 8006366:	f7ff fb2e 	bl	80059c6 <get_fat>
 800636a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d801      	bhi.n	8006376 <dir_next+0xe4>
 8006372:	2302      	movs	r3, #2
 8006374:	e0d3      	b.n	800651e <dir_next+0x28c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800637c:	d101      	bne.n	8006382 <dir_next+0xf0>
 800637e:	2301      	movs	r3, #1
 8006380:	e0cd      	b.n	800651e <dir_next+0x28c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	429a      	cmp	r2, r3
 8006394:	f0c0 808e 	bcc.w	80064b4 <dir_next+0x222>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <dir_next+0x110>
 800639e:	2304      	movs	r3, #4
 80063a0:	e0bd      	b.n	800651e <dir_next+0x28c>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	4619      	mov	r1, r3
 80063b4:	4610      	mov	r0, r2
 80063b6:	f7ff fdb6 	bl	8005f26 <create_chain>
 80063ba:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <dir_next+0x134>
 80063c2:	2307      	movs	r3, #7
 80063c4:	e0ab      	b.n	800651e <dir_next+0x28c>
					if (clst == 1) return FR_INT_ERR;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <dir_next+0x13e>
 80063cc:	2302      	movs	r3, #2
 80063ce:	e0a6      	b.n	800651e <dir_next+0x28c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063d6:	d101      	bne.n	80063dc <dir_next+0x14a>
 80063d8:	2301      	movs	r3, #1
 80063da:	e0a0      	b.n	800651e <dir_next+0x28c>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7ff f987 	bl	80056f8 <sync_window>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <dir_next+0x162>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e094      	b.n	800651e <dir_next+0x28c>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4618      	mov	r0, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800640a:	895b      	ldrh	r3, [r3, #10]
 800640c:	461a      	mov	r2, r3
 800640e:	2100      	movs	r1, #0
 8006410:	f7fe ff5a 	bl	80052c8 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006422:	681c      	ldr	r4, [r3, #0]
 8006424:	6979      	ldr	r1, [r7, #20]
 8006426:	4610      	mov	r0, r2
 8006428:	f7ff faa9 	bl	800597e <clust2sect>
 800642c:	4603      	mov	r3, r0
 800642e:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
 8006432:	62d3      	str	r3, [r2, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006434:	2300      	movs	r3, #0
 8006436:	613b      	str	r3, [r7, #16]
 8006438:	e021      	b.n	800647e <dir_next+0x1ec>
						dp->fs->wflag = 1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006446:	2201      	movs	r2, #1
 8006448:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4618      	mov	r0, r3
 8006454:	f7ff f950 	bl	80056f8 <sync_window>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <dir_next+0x1d0>
 800645e:	2301      	movs	r3, #1
 8006460:	e05d      	b.n	800651e <dir_next+0x28c>
						dp->fs->winsect++;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800646e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006470:	3201      	adds	r2, #1
 8006472:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006476:	62da      	str	r2, [r3, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	3301      	adds	r3, #1
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800648a:	789b      	ldrb	r3, [r3, #2]
 800648c:	461a      	mov	r2, r3
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	4293      	cmp	r3, r2
 8006492:	d3d2      	bcc.n	800643a <dir_next+0x1a8>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	1acb      	subs	r3, r1, r3
 80064ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80064b2:	62d3      	str	r3, [r2, #44]	; 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064ba:	461a      	mov	r2, r3
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	60d3      	str	r3, [r2, #12]
				dp->sect = clust2sect(dp->fs, clst);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6979      	ldr	r1, [r7, #20]
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7ff fa57 	bl	800597e <clust2sect>
 80064d0:	4602      	mov	r2, r0
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064d8:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	b29a      	uxth	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e4:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4618      	mov	r0, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064fc:	895b      	ldrh	r3, [r3, #10]
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	b29b      	uxth	r3, r3
 8006502:	461a      	mov	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	fbb3 f1f2 	udiv	r1, r3, r2
 800650a:	fb01 f202 	mul.w	r2, r1, r2
 800650e:	1a9b      	subs	r3, r3, r2
 8006510:	015b      	lsls	r3, r3, #5
 8006512:	4403      	add	r3, r0
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800651a:	6153      	str	r3, [r2, #20]

	return FR_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	371c      	adds	r7, #28
 8006522:	46bd      	mov	sp, r7
 8006524:	bd90      	pop	{r4, r7, pc}

08006526 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b084      	sub	sp, #16
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
 800652e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8006530:	2100      	movs	r1, #0
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f7ff fddf 	bl	80060f6 <dir_sdi>
 8006538:	4603      	mov	r3, r0
 800653a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800653c:	7bfb      	ldrb	r3, [r7, #15]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d135      	bne.n	80065ae <dir_alloc+0x88>
		n = 0;
 8006542:	2300      	movs	r3, #0
 8006544:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	4619      	mov	r1, r3
 8006558:	4610      	mov	r0, r2
 800655a:	f7ff f91f 	bl	800579c <move_window>
 800655e:	4603      	mov	r3, r0
 8006560:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006562:	7bfb      	ldrb	r3, [r7, #15]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d121      	bne.n	80065ac <dir_alloc+0x86>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	2be5      	cmp	r3, #229	; 0xe5
 8006574:	d006      	beq.n	8006584 <dir_alloc+0x5e>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d107      	bne.n	8006594 <dir_alloc+0x6e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	3301      	adds	r3, #1
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d102      	bne.n	8006598 <dir_alloc+0x72>
 8006592:	e00c      	b.n	80065ae <dir_alloc+0x88>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006594:	2300      	movs	r3, #0
 8006596:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006598:	2101      	movs	r1, #1
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7ff fe79 	bl	8006292 <dir_next>
 80065a0:	4603      	mov	r3, r0
 80065a2:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d0cd      	beq.n	8006546 <dir_alloc+0x20>
 80065aa:	e000      	b.n	80065ae <dir_alloc+0x88>
			if (res != FR_OK) break;
 80065ac:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
 80065b0:	2b04      	cmp	r3, #4
 80065b2:	d101      	bne.n	80065b8 <dir_alloc+0x92>
 80065b4:	2307      	movs	r3, #7
 80065b6:	73fb      	strb	r3, [r7, #15]
	return res;
 80065b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b085      	sub	sp, #20
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
 80065ca:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	331b      	adds	r3, #27
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	021b      	lsls	r3, r3, #8
 80065d4:	b21a      	sxth	r2, r3
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	331a      	adds	r3, #26
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	b21b      	sxth	r3, r3
 80065de:	4313      	orrs	r3, r2
 80065e0:	b21b      	sxth	r3, r3
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	d10f      	bne.n	8006612 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	3315      	adds	r3, #21
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	021b      	lsls	r3, r3, #8
 80065fa:	b21a      	sxth	r2, r3
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	3314      	adds	r3, #20
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	b21b      	sxth	r3, r3
 8006604:	4313      	orrs	r3, r2
 8006606:	b21b      	sxth	r3, r3
 8006608:	b29b      	uxth	r3, r3
 800660a:	041b      	lsls	r3, r3, #16
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]

	return cl;
 8006612:	68fb      	ldr	r3, [r7, #12]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	bc80      	pop	{r7}
 800661c:	4770      	bx	lr

0800661e <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800661e:	b480      	push	{r7}
 8006620:	b083      	sub	sp, #12
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
 8006626:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	331a      	adds	r3, #26
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	b2d2      	uxtb	r2, r2
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	b29b      	uxth	r3, r3
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	b29a      	uxth	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	331b      	adds	r3, #27
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	0c1a      	lsrs	r2, r3, #16
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	3314      	adds	r3, #20
 800664a:	b2d2      	uxtb	r2, r2
 800664c:	701a      	strb	r2, [r3, #0]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	0c1b      	lsrs	r3, r3, #16
 8006652:	b29b      	uxth	r3, r3
 8006654:	0a1b      	lsrs	r3, r3, #8
 8006656:	b29a      	uxth	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3315      	adds	r3, #21
 800665c:	b2d2      	uxtb	r2, r2
 800665e:	701a      	strb	r2, [r3, #0]
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	bc80      	pop	{r7}
 8006668:	4770      	bx	lr
	...

0800666c <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800667e:	1e5a      	subs	r2, r3, #1
 8006680:	4613      	mov	r3, r2
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	4413      	add	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800668c:	2300      	movs	r3, #0
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	2301      	movs	r3, #1
 8006692:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8006694:	4a2b      	ldr	r2, [pc, #172]	; (8006744 <cmp_lfn+0xd8>)
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	4413      	add	r3, r2
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	3301      	adds	r3, #1
 800669e:	683a      	ldr	r2, [r7, #0]
 80066a0:	4413      	add	r3, r2
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	021b      	lsls	r3, r3, #8
 80066a6:	b21a      	sxth	r2, r3
 80066a8:	4926      	ldr	r1, [pc, #152]	; (8006744 <cmp_lfn+0xd8>)
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	440b      	add	r3, r1
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	4619      	mov	r1, r3
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	440b      	add	r3, r1
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	b21b      	sxth	r3, r3
 80066ba:	4313      	orrs	r3, r2
 80066bc:	b21b      	sxth	r3, r3
 80066be:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 80066c0:	89fb      	ldrh	r3, [r7, #14]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d019      	beq.n	80066fa <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 80066c6:	89bb      	ldrh	r3, [r7, #12]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f002 fc33 	bl	8008f34 <ff_wtoupper>
 80066ce:	4603      	mov	r3, r0
 80066d0:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2bfe      	cmp	r3, #254	; 0xfe
 80066d6:	d80e      	bhi.n	80066f6 <cmp_lfn+0x8a>
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	617a      	str	r2, [r7, #20]
 80066de:	005b      	lsls	r3, r3, #1
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	4413      	add	r3, r2
 80066e4:	881b      	ldrh	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f002 fc24 	bl	8008f34 <ff_wtoupper>
 80066ec:	4603      	mov	r3, r0
 80066ee:	461a      	mov	r2, r3
 80066f0:	89fb      	ldrh	r3, [r7, #14]
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d008      	beq.n	8006708 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 80066f6:	2300      	movs	r3, #0
 80066f8:	e01f      	b.n	800673a <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 80066fa:	89bb      	ldrh	r3, [r7, #12]
 80066fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006700:	4293      	cmp	r3, r2
 8006702:	d001      	beq.n	8006708 <cmp_lfn+0x9c>
 8006704:	2300      	movs	r3, #0
 8006706:	e018      	b.n	800673a <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	3301      	adds	r3, #1
 800670c:	613b      	str	r3, [r7, #16]
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	2b0c      	cmp	r3, #12
 8006712:	d9bf      	bls.n	8006694 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00b      	beq.n	8006738 <cmp_lfn+0xcc>
 8006720:	89fb      	ldrh	r3, [r7, #14]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d008      	beq.n	8006738 <cmp_lfn+0xcc>
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	4413      	add	r3, r2
 800672e:	881b      	ldrh	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <cmp_lfn+0xcc>
		return 0;
 8006734:	2300      	movs	r3, #0
 8006736:	e000      	b.n	800673a <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8006738:	2301      	movs	r3, #1
}
 800673a:	4618      	mov	r0, r3
 800673c:	3718      	adds	r7, #24
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	08009a94 	.word	0x08009a94

08006748 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8006748:	b480      	push	{r7}
 800674a:	b089      	sub	sp, #36	; 0x24
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	4611      	mov	r1, r2
 8006754:	461a      	mov	r2, r3
 8006756:	460b      	mov	r3, r1
 8006758:	71fb      	strb	r3, [r7, #7]
 800675a:	4613      	mov	r3, r2
 800675c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	330d      	adds	r3, #13
 8006762:	79ba      	ldrb	r2, [r7, #6]
 8006764:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	330b      	adds	r3, #11
 800676a:	220f      	movs	r2, #15
 800676c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	330c      	adds	r3, #12
 8006772:	2200      	movs	r2, #0
 8006774:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	331a      	adds	r3, #26
 800677a:	2200      	movs	r2, #0
 800677c:	701a      	strb	r2, [r3, #0]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	331b      	adds	r3, #27
 8006782:	2200      	movs	r2, #0
 8006784:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	1e5a      	subs	r2, r3, #1
 800678a:	4613      	mov	r3, r2
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	4413      	add	r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4413      	add	r3, r2
 8006794:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006796:	2300      	movs	r3, #0
 8006798:	82fb      	strh	r3, [r7, #22]
 800679a:	2300      	movs	r3, #0
 800679c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800679e:	8afb      	ldrh	r3, [r7, #22]
 80067a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d007      	beq.n	80067b8 <fit_lfn+0x70>
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	61fa      	str	r2, [r7, #28]
 80067ae:	005b      	lsls	r3, r3, #1
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	4413      	add	r3, r2
 80067b4:	881b      	ldrh	r3, [r3, #0]
 80067b6:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80067b8:	4a1c      	ldr	r2, [pc, #112]	; (800682c <fit_lfn+0xe4>)
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	4413      	add	r3, r2
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	461a      	mov	r2, r3
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	4413      	add	r3, r2
 80067c6:	8afa      	ldrh	r2, [r7, #22]
 80067c8:	b2d2      	uxtb	r2, r2
 80067ca:	701a      	strb	r2, [r3, #0]
 80067cc:	8afb      	ldrh	r3, [r7, #22]
 80067ce:	0a1b      	lsrs	r3, r3, #8
 80067d0:	b299      	uxth	r1, r3
 80067d2:	4a16      	ldr	r2, [pc, #88]	; (800682c <fit_lfn+0xe4>)
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	4413      	add	r3, r2
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	3301      	adds	r3, #1
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	4413      	add	r3, r2
 80067e0:	b2ca      	uxtb	r2, r1
 80067e2:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 80067e4:	8afb      	ldrh	r3, [r7, #22]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d102      	bne.n	80067f0 <fit_lfn+0xa8>
 80067ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80067ee:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	3301      	adds	r3, #1
 80067f4:	61bb      	str	r3, [r7, #24]
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	2b0c      	cmp	r3, #12
 80067fa:	d9d0      	bls.n	800679e <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 80067fc:	8afb      	ldrh	r3, [r7, #22]
 80067fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006802:	4293      	cmp	r3, r2
 8006804:	d006      	beq.n	8006814 <fit_lfn+0xcc>
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	005b      	lsls	r3, r3, #1
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	4413      	add	r3, r2
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d103      	bne.n	800681c <fit_lfn+0xd4>
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800681a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	79fa      	ldrb	r2, [r7, #7]
 8006820:	701a      	strb	r2, [r3, #0]
}
 8006822:	bf00      	nop
 8006824:	3724      	adds	r7, #36	; 0x24
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr
 800682c:	08009a94 	.word	0x08009a94

08006830 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08c      	sub	sp, #48	; 0x30
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
 800683c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800683e:	220b      	movs	r2, #11
 8006840:	68b9      	ldr	r1, [r7, #8]
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f7fe fd22 	bl	800528c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	2b05      	cmp	r3, #5
 800684c:	d92b      	bls.n	80068a6 <gen_numname+0x76>
		sr = seq;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006852:	e022      	b.n	800689a <gen_numname+0x6a>
			wc = *lfn++;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	1c9a      	adds	r2, r3, #2
 8006858:	607a      	str	r2, [r7, #4]
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800685e:	2300      	movs	r3, #0
 8006860:	62bb      	str	r3, [r7, #40]	; 0x28
 8006862:	e017      	b.n	8006894 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	005a      	lsls	r2, r3, #1
 8006868:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	4413      	add	r3, r2
 8006870:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006872:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006874:	085b      	lsrs	r3, r3, #1
 8006876:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <gen_numname+0x5e>
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006888:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800688c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800688e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006890:	3301      	adds	r3, #1
 8006892:	62bb      	str	r3, [r7, #40]	; 0x28
 8006894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006896:	2b0f      	cmp	r3, #15
 8006898:	d9e4      	bls.n	8006864 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	881b      	ldrh	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1d8      	bne.n	8006854 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80068a6:	2307      	movs	r3, #7
 80068a8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	f003 030f 	and.w	r3, r3, #15
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	3330      	adds	r3, #48	; 0x30
 80068b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80068ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80068be:	2b39      	cmp	r3, #57	; 0x39
 80068c0:	d904      	bls.n	80068cc <gen_numname+0x9c>
 80068c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80068c6:	3307      	adds	r3, #7
 80068c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80068cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ce:	1e5a      	subs	r2, r3, #1
 80068d0:	62ba      	str	r2, [r7, #40]	; 0x28
 80068d2:	3330      	adds	r3, #48	; 0x30
 80068d4:	443b      	add	r3, r7
 80068d6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80068da:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	091b      	lsrs	r3, r3, #4
 80068e2:	603b      	str	r3, [r7, #0]
	} while (seq);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1df      	bne.n	80068aa <gen_numname+0x7a>
	ns[i] = '~';
 80068ea:	f107 0214 	add.w	r2, r7, #20
 80068ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f0:	4413      	add	r3, r2
 80068f2:	227e      	movs	r2, #126	; 0x7e
 80068f4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80068f6:	2300      	movs	r3, #0
 80068f8:	627b      	str	r3, [r7, #36]	; 0x24
 80068fa:	e002      	b.n	8006902 <gen_numname+0xd2>
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	3301      	adds	r3, #1
 8006900:	627b      	str	r3, [r7, #36]	; 0x24
 8006902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006906:	429a      	cmp	r2, r3
 8006908:	d205      	bcs.n	8006916 <gen_numname+0xe6>
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	4413      	add	r3, r2
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	2b20      	cmp	r3, #32
 8006914:	d1f2      	bne.n	80068fc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006918:	2b07      	cmp	r3, #7
 800691a:	d807      	bhi.n	800692c <gen_numname+0xfc>
 800691c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800691e:	1c5a      	adds	r2, r3, #1
 8006920:	62ba      	str	r2, [r7, #40]	; 0x28
 8006922:	3330      	adds	r3, #48	; 0x30
 8006924:	443b      	add	r3, r7
 8006926:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800692a:	e000      	b.n	800692e <gen_numname+0xfe>
 800692c:	2120      	movs	r1, #32
 800692e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	627a      	str	r2, [r7, #36]	; 0x24
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4413      	add	r3, r2
 8006938:	460a      	mov	r2, r1
 800693a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800693c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693e:	2b07      	cmp	r3, #7
 8006940:	d9e9      	bls.n	8006916 <gen_numname+0xe6>
}
 8006942:	bf00      	nop
 8006944:	bf00      	nop
 8006946:	3730      	adds	r7, #48	; 0x30
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006954:	2300      	movs	r3, #0
 8006956:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006958:	230b      	movs	r3, #11
 800695a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800695c:	7bfb      	ldrb	r3, [r7, #15]
 800695e:	b2da      	uxtb	r2, r3
 8006960:	0852      	lsrs	r2, r2, #1
 8006962:	01db      	lsls	r3, r3, #7
 8006964:	4313      	orrs	r3, r2
 8006966:	b2da      	uxtb	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	1c59      	adds	r1, r3, #1
 800696c:	6079      	str	r1, [r7, #4]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	4413      	add	r3, r2
 8006972:	73fb      	strb	r3, [r7, #15]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	3b01      	subs	r3, #1
 8006978:	60bb      	str	r3, [r7, #8]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1ed      	bne.n	800695c <sum_sfn+0x10>
	return sum;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	bc80      	pop	{r7}
 800698a:	4770      	bx	lr

0800698c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b086      	sub	sp, #24
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006994:	2100      	movs	r1, #0
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff fbad 	bl	80060f6 <dir_sdi>
 800699c:	4603      	mov	r3, r0
 800699e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80069a0:	7dfb      	ldrb	r3, [r7, #23]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <dir_find+0x1e>
 80069a6:	7dfb      	ldrb	r3, [r7, #23]
 80069a8:	e0b8      	b.n	8006b1c <dir_find+0x190>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80069aa:	23ff      	movs	r3, #255	; 0xff
 80069ac:	753b      	strb	r3, [r7, #20]
 80069ae:	7d3b      	ldrb	r3, [r7, #20]
 80069b0:	757b      	strb	r3, [r7, #21]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069bc:	849a      	strh	r2, [r3, #36]	; 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	4619      	mov	r1, r3
 80069d0:	4610      	mov	r0, r2
 80069d2:	f7fe fee3 	bl	800579c <move_window>
 80069d6:	4603      	mov	r3, r0
 80069d8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80069da:	7dfb      	ldrb	r3, [r7, #23]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f040 8097 	bne.w	8006b10 <dir_find+0x184>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80069f2:	7dbb      	ldrb	r3, [r7, #22]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d102      	bne.n	80069fe <dir_find+0x72>
 80069f8:	2304      	movs	r3, #4
 80069fa:	75fb      	strb	r3, [r7, #23]
 80069fc:	e08d      	b.n	8006b1a <dir_find+0x18e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	330b      	adds	r3, #11
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a08:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006a0a:	7dbb      	ldrb	r3, [r7, #22]
 8006a0c:	2be5      	cmp	r3, #229	; 0xe5
 8006a0e:	d007      	beq.n	8006a20 <dir_find+0x94>
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00b      	beq.n	8006a32 <dir_find+0xa6>
 8006a1a:	7bfb      	ldrb	r3, [r7, #15]
 8006a1c:	2b0f      	cmp	r3, #15
 8006a1e:	d008      	beq.n	8006a32 <dir_find+0xa6>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006a20:	23ff      	movs	r3, #255	; 0xff
 8006a22:	757b      	strb	r3, [r7, #21]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a2e:	849a      	strh	r2, [r3, #36]	; 0x24
 8006a30:	e063      	b.n	8006afa <dir_find+0x16e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
 8006a34:	2b0f      	cmp	r3, #15
 8006a36:	d137      	bne.n	8006aa8 <dir_find+0x11c>
				if (dp->lfn) {
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a3e:	6a1b      	ldr	r3, [r3, #32]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d05a      	beq.n	8006afa <dir_find+0x16e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006a44:	7dbb      	ldrb	r3, [r7, #22]
 8006a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d010      	beq.n	8006a70 <dir_find+0xe4>
						sum = dir[LDIR_Chksum];
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	7b5b      	ldrb	r3, [r3, #13]
 8006a52:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8006a54:	7dbb      	ldrb	r3, [r7, #22]
 8006a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a5a:	75bb      	strb	r3, [r7, #22]
 8006a5c:	7dbb      	ldrb	r3, [r7, #22]
 8006a5e:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a66:	88da      	ldrh	r2, [r3, #6]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a6e:	849a      	strh	r2, [r3, #36]	; 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8006a70:	7dba      	ldrb	r2, [r7, #22]
 8006a72:	7d7b      	ldrb	r3, [r7, #21]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d114      	bne.n	8006aa2 <dir_find+0x116>
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	330d      	adds	r3, #13
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	7d3a      	ldrb	r2, [r7, #20]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d10e      	bne.n	8006aa2 <dir_find+0x116>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	6939      	ldr	r1, [r7, #16]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fdec 	bl	800666c <cmp_lfn>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <dir_find+0x116>
 8006a9a:	7d7b      	ldrb	r3, [r7, #21]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	e000      	b.n	8006aa4 <dir_find+0x118>
 8006aa2:	23ff      	movs	r3, #255	; 0xff
 8006aa4:	757b      	strb	r3, [r7, #21]
 8006aa6:	e028      	b.n	8006afa <dir_find+0x16e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006aa8:	7d7b      	ldrb	r3, [r7, #21]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d107      	bne.n	8006abe <dir_find+0x132>
 8006aae:	6938      	ldr	r0, [r7, #16]
 8006ab0:	f7ff ff4c 	bl	800694c <sum_sfn>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	7d3b      	ldrb	r3, [r7, #20]
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d02a      	beq.n	8006b14 <dir_find+0x188>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	330b      	adds	r3, #11
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10b      	bne.n	8006aea <dir_find+0x15e>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	220b      	movs	r2, #11
 8006adc:	4619      	mov	r1, r3
 8006ade:	6938      	ldr	r0, [r7, #16]
 8006ae0:	f7fe fc0c 	bl	80052fc <mem_cmp>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d016      	beq.n	8006b18 <dir_find+0x18c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006aea:	23ff      	movs	r3, #255	; 0xff
 8006aec:	757b      	strb	r3, [r7, #21]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006af4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006af8:	849a      	strh	r2, [r3, #36]	; 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8006afa:	2100      	movs	r1, #0
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7ff fbc8 	bl	8006292 <dir_next>
 8006b02:	4603      	mov	r3, r0
 8006b04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006b06:	7dfb      	ldrb	r3, [r7, #23]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f43f af58 	beq.w	80069be <dir_find+0x32>
 8006b0e:	e004      	b.n	8006b1a <dir_find+0x18e>
		if (res != FR_OK) break;
 8006b10:	bf00      	nop
 8006b12:	e002      	b.n	8006b1a <dir_find+0x18e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006b14:	bf00      	nop
 8006b16:	e000      	b.n	8006b1a <dir_find+0x18e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b18:	bf00      	nop

	return res;
 8006b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b08c      	sub	sp, #48	; 0x30
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	623b      	str	r3, [r7, #32]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8006b40:	f107 030c 	add.w	r3, r7, #12
 8006b44:	220c      	movs	r2, #12
 8006b46:	6a39      	ldr	r1, [r7, #32]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7fe fb9f 	bl	800528c <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006b4e:	7dfb      	ldrb	r3, [r7, #23]
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d03b      	beq.n	8006bd0 <dir_register+0xac>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	330b      	adds	r3, #11
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	701a      	strb	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b66:	461a      	mov	r2, r3
 8006b68:	2300      	movs	r3, #0
 8006b6a:	6213      	str	r3, [r2, #32]
		for (n = 1; n < 100; n++) {
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b70:	e013      	b.n	8006b9a <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8006b72:	f107 010c 	add.w	r1, r7, #12
 8006b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b78:	69fa      	ldr	r2, [r7, #28]
 8006b7a:	6a38      	ldr	r0, [r7, #32]
 8006b7c:	f7ff fe58 	bl	8006830 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7ff ff03 	bl	800698c <dir_find>
 8006b86:	4603      	mov	r3, r0
 8006b88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d106      	bne.n	8006ba2 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8006b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b96:	3301      	adds	r3, #1
 8006b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9c:	2b63      	cmp	r3, #99	; 0x63
 8006b9e:	d9e8      	bls.n	8006b72 <dir_register+0x4e>
 8006ba0:	e000      	b.n	8006ba4 <dir_register+0x80>
			if (res != FR_OK) break;
 8006ba2:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba6:	2b64      	cmp	r3, #100	; 0x64
 8006ba8:	d101      	bne.n	8006bae <dir_register+0x8a>
 8006baa:	2307      	movs	r3, #7
 8006bac:	e0d8      	b.n	8006d60 <dir_register+0x23c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006bae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	d002      	beq.n	8006bbc <dir_register+0x98>
 8006bb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006bba:	e0d1      	b.n	8006d60 <dir_register+0x23c>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	330b      	adds	r3, #11
 8006bc0:	7dfa      	ldrb	r2, [r7, #23]
 8006bc2:	701a      	strb	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006bca:	461a      	mov	r2, r3
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	6213      	str	r3, [r2, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d014      	beq.n	8006c04 <dir_register+0xe0>
		for (n = 0; lfn[n]; n++) ;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bde:	e002      	b.n	8006be6 <dir_register+0xc2>
 8006be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be2:	3301      	adds	r3, #1
 8006be4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	69fa      	ldr	r2, [r7, #28]
 8006bec:	4413      	add	r3, r2
 8006bee:	881b      	ldrh	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1f5      	bne.n	8006be0 <dir_register+0xbc>
		nent = (n + 25) / 13;
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	3319      	adds	r3, #25
 8006bf8:	4a5b      	ldr	r2, [pc, #364]	; (8006d68 <dir_register+0x244>)
 8006bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfe:	089b      	lsrs	r3, r3, #2
 8006c00:	627b      	str	r3, [r7, #36]	; 0x24
 8006c02:	e001      	b.n	8006c08 <dir_register+0xe4>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8006c04:	2301      	movs	r3, #1
 8006c06:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006c08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7ff fc8b 	bl	8006526 <dir_alloc>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006c16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d15b      	bne.n	8006cd6 <dir_register+0x1b2>
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	3b01      	subs	r3, #1
 8006c22:	627b      	str	r3, [r7, #36]	; 0x24
 8006c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d055      	beq.n	8006cd6 <dir_register+0x1b2>
		res = dir_sdi(dp, dp->index - nent);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c30:	88db      	ldrh	r3, [r3, #6]
 8006c32:	461a      	mov	r2, r3
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	4619      	mov	r1, r3
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff fa5b 	bl	80060f6 <dir_sdi>
 8006c40:	4603      	mov	r3, r0
 8006c42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006c46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d143      	bne.n	8006cd6 <dir_register+0x1b2>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7ff fe78 	bl	800694c <sum_sfn>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	4619      	mov	r1, r3
 8006c72:	4610      	mov	r0, r2
 8006c74:	f7fe fd92 	bl	800579c <move_window>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8006c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d126      	bne.n	8006cd4 <dir_register+0x1b0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c8c:	6a18      	ldr	r0, [r3, #32]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c94:	6959      	ldr	r1, [r3, #20]
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	b2da      	uxtb	r2, r3
 8006c9a:	7efb      	ldrb	r3, [r7, #27]
 8006c9c:	f7ff fd54 	bl	8006748 <fit_lfn>
				dp->fs->wflag = 1;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cac:	2201      	movs	r2, #1
 8006cae:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7ff faed 	bl	8006292 <dir_next>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8006cbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d107      	bne.n	8006cd6 <dir_register+0x1b2>
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	627b      	str	r3, [r7, #36]	; 0x24
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1c6      	bne.n	8006c60 <dir_register+0x13c>
 8006cd2:	e000      	b.n	8006cd6 <dir_register+0x1b2>
				if (res != FR_OK) break;
 8006cd4:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006cd6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d13e      	bne.n	8006d5c <dir_register+0x238>
		res = move_window(dp->fs, dp->sect);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4610      	mov	r0, r2
 8006cf2:	f7fe fd53 	bl	800579c <move_window>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d12b      	bne.n	8006d5c <dir_register+0x238>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d0a:	695b      	ldr	r3, [r3, #20]
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	2100      	movs	r1, #0
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7fe fad9 	bl	80052c8 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d1c:	6958      	ldr	r0, [r3, #20]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	220b      	movs	r2, #11
 8006d28:	4619      	mov	r1, r3
 8006d2a:	f7fe faaf 	bl	800528c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	330b      	adds	r3, #11
 8006d38:	781a      	ldrb	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	330c      	adds	r3, #12
 8006d44:	f002 0218 	and.w	r2, r2, #24
 8006d48:	b2d2      	uxtb	r2, r2
 8006d4a:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d58:	2201      	movs	r2, #1
 8006d5a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8006d5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3730      	adds	r7, #48	; 0x30
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	4ec4ec4f 	.word	0x4ec4ec4f

08006d6c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b08a      	sub	sp, #40	; 0x28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	613b      	str	r3, [r7, #16]
 8006d7c:	e002      	b.n	8006d84 <create_name+0x18>
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	3301      	adds	r3, #1
 8006d82:	613b      	str	r3, [r7, #16]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	2b2f      	cmp	r3, #47	; 0x2f
 8006d8a:	d0f8      	beq.n	8006d7e <create_name+0x12>
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	2b5c      	cmp	r3, #92	; 0x5c
 8006d92:	d0f4      	beq.n	8006d7e <create_name+0x12>
	lfn = dp->lfn;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	617b      	str	r3, [r7, #20]
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	61ba      	str	r2, [r7, #24]
 8006dac:	693a      	ldr	r2, [r7, #16]
 8006dae:	4413      	add	r3, r2
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8006db4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006db6:	2b1f      	cmp	r3, #31
 8006db8:	d92f      	bls.n	8006e1a <create_name+0xae>
 8006dba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dbc:	2b2f      	cmp	r3, #47	; 0x2f
 8006dbe:	d02c      	beq.n	8006e1a <create_name+0xae>
 8006dc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dc2:	2b5c      	cmp	r3, #92	; 0x5c
 8006dc4:	d029      	beq.n	8006e1a <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	2bfe      	cmp	r3, #254	; 0xfe
 8006dca:	d901      	bls.n	8006dd0 <create_name+0x64>
			return FR_INVALID_NAME;
 8006dcc:	2306      	movs	r3, #6
 8006dce:	e186      	b.n	80070de <create_name+0x372>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006dd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006dd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dd8:	2101      	movs	r1, #1
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f002 f870 	bl	8008ec0 <ff_convert>
 8006de0:	4603      	mov	r3, r0
 8006de2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006de4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d101      	bne.n	8006dee <create_name+0x82>
 8006dea:	2306      	movs	r3, #6
 8006dec:	e177      	b.n	80070de <create_name+0x372>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8006dee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006df0:	2b7f      	cmp	r3, #127	; 0x7f
 8006df2:	d809      	bhi.n	8006e08 <create_name+0x9c>
 8006df4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006df6:	4619      	mov	r1, r3
 8006df8:	488e      	ldr	r0, [pc, #568]	; (8007034 <create_name+0x2c8>)
 8006dfa:	f7fe faa5 	bl	8005348 <chk_chr>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <create_name+0x9c>
			return FR_INVALID_NAME;
 8006e04:	2306      	movs	r3, #6
 8006e06:	e16a      	b.n	80070de <create_name+0x372>
		lfn[di++] = w;					/* Store the Unicode character */
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	1c5a      	adds	r2, r3, #1
 8006e0c:	617a      	str	r2, [r7, #20]
 8006e0e:	005b      	lsls	r3, r3, #1
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	4413      	add	r3, r2
 8006e14:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e16:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006e18:	e7c5      	b.n	8006da6 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	441a      	add	r2, r3
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006e24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e26:	2b1f      	cmp	r3, #31
 8006e28:	d801      	bhi.n	8006e2e <create_name+0xc2>
 8006e2a:	2304      	movs	r3, #4
 8006e2c:	e000      	b.n	8006e30 <create_name+0xc4>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8006e34:	e011      	b.n	8006e5a <create_name+0xee>
		w = lfn[di - 1];
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	005b      	lsls	r3, r3, #1
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	4413      	add	r3, r2
 8006e44:	881b      	ldrh	r3, [r3, #0]
 8006e46:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8006e48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	d002      	beq.n	8006e54 <create_name+0xe8>
 8006e4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e50:	2b2e      	cmp	r3, #46	; 0x2e
 8006e52:	d106      	bne.n	8006e62 <create_name+0xf6>
		di--;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	3b01      	subs	r3, #1
 8006e58:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1ea      	bne.n	8006e36 <create_name+0xca>
 8006e60:	e000      	b.n	8006e64 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 8006e62:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <create_name+0x102>
 8006e6a:	2306      	movs	r3, #6
 8006e6c:	e137      	b.n	80070de <create_name+0x372>

	lfn[di] = 0;						/* LFN is created */
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	4413      	add	r3, r2
 8006e76:	2200      	movs	r2, #0
 8006e78:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	220b      	movs	r2, #11
 8006e84:	2120      	movs	r1, #32
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fe fa1e 	bl	80052c8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	61bb      	str	r3, [r7, #24]
 8006e90:	e002      	b.n	8006e98 <create_name+0x12c>
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	3301      	adds	r3, #1
 8006e96:	61bb      	str	r3, [r7, #24]
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	005b      	lsls	r3, r3, #1
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	2b20      	cmp	r3, #32
 8006ea4:	d0f5      	beq.n	8006e92 <create_name+0x126>
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	4413      	add	r3, r2
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	2b2e      	cmp	r3, #46	; 0x2e
 8006eb2:	d0ee      	beq.n	8006e92 <create_name+0x126>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d009      	beq.n	8006ece <create_name+0x162>
 8006eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ebe:	f043 0303 	orr.w	r3, r3, #3
 8006ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006ec6:	e002      	b.n	8006ece <create_name+0x162>
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	617b      	str	r3, [r7, #20]
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d009      	beq.n	8006ee8 <create_name+0x17c>
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006eda:	3b01      	subs	r3, #1
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	881b      	ldrh	r3, [r3, #0]
 8006ee4:	2b2e      	cmp	r3, #46	; 0x2e
 8006ee6:	d1ef      	bne.n	8006ec8 <create_name+0x15c>

	b = i = 0; ni = 8;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	623b      	str	r3, [r7, #32]
 8006eec:	2300      	movs	r3, #0
 8006eee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006ef2:	2308      	movs	r3, #8
 8006ef4:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	1c5a      	adds	r2, r3, #1
 8006efa:	61ba      	str	r2, [r7, #24]
 8006efc:	005b      	lsls	r3, r3, #1
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	4413      	add	r3, r2
 8006f02:	881b      	ldrh	r3, [r3, #0]
 8006f04:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006f06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 8091 	beq.w	8007030 <create_name+0x2c4>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006f0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d006      	beq.n	8006f22 <create_name+0x1b6>
 8006f14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f16:	2b2e      	cmp	r3, #46	; 0x2e
 8006f18:	d10a      	bne.n	8006f30 <create_name+0x1c4>
 8006f1a:	69ba      	ldr	r2, [r7, #24]
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d006      	beq.n	8006f30 <create_name+0x1c4>
			cf |= NS_LOSS | NS_LFN; continue;
 8006f22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f26:	f043 0303 	orr.w	r3, r3, #3
 8006f2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f2e:	e07e      	b.n	800702e <create_name+0x2c2>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006f30:	6a3a      	ldr	r2, [r7, #32]
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d203      	bcs.n	8006f40 <create_name+0x1d4>
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d123      	bne.n	8006f88 <create_name+0x21c>
			if (ni == 11) {				/* Long extension */
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	2b0b      	cmp	r3, #11
 8006f44:	d106      	bne.n	8006f54 <create_name+0x1e8>
				cf |= NS_LOSS | NS_LFN; break;
 8006f46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f4a:	f043 0303 	orr.w	r3, r3, #3
 8006f4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f52:	e076      	b.n	8007042 <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d005      	beq.n	8006f68 <create_name+0x1fc>
 8006f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f60:	f043 0303 	orr.w	r3, r3, #3
 8006f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d867      	bhi.n	8007040 <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	2308      	movs	r3, #8
 8006f76:	623b      	str	r3, [r7, #32]
 8006f78:	230b      	movs	r3, #11
 8006f7a:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006f7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006f86:	e052      	b.n	800702e <create_name+0x2c2>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006f88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f8a:	2b7f      	cmp	r3, #127	; 0x7f
 8006f8c:	d914      	bls.n	8006fb8 <create_name+0x24c>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006f8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f90:	2100      	movs	r1, #0
 8006f92:	4618      	mov	r0, r3
 8006f94:	f001 ff94 	bl	8008ec0 <ff_convert>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006f9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d004      	beq.n	8006fac <create_name+0x240>
 8006fa2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fa4:	3b80      	subs	r3, #128	; 0x80
 8006fa6:	4a24      	ldr	r2, [pc, #144]	; (8007038 <create_name+0x2cc>)
 8006fa8:	5cd3      	ldrb	r3, [r2, r3]
 8006faa:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006fac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fb0:	f043 0302 	orr.w	r3, r3, #2
 8006fb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006fb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d007      	beq.n	8006fce <create_name+0x262>
 8006fbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	481e      	ldr	r0, [pc, #120]	; (800703c <create_name+0x2d0>)
 8006fc4:	f7fe f9c0 	bl	8005348 <chk_chr>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d008      	beq.n	8006fe0 <create_name+0x274>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006fce:	235f      	movs	r3, #95	; 0x5f
 8006fd0:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006fd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fd6:	f043 0303 	orr.w	r3, r3, #3
 8006fda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006fde:	e01b      	b.n	8007018 <create_name+0x2ac>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006fe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fe2:	2b40      	cmp	r3, #64	; 0x40
 8006fe4:	d909      	bls.n	8006ffa <create_name+0x28e>
 8006fe6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fe8:	2b5a      	cmp	r3, #90	; 0x5a
 8006fea:	d806      	bhi.n	8006ffa <create_name+0x28e>
					b |= 2;
 8006fec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ff0:	f043 0302 	orr.w	r3, r3, #2
 8006ff4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006ff8:	e00e      	b.n	8007018 <create_name+0x2ac>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006ffa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ffc:	2b60      	cmp	r3, #96	; 0x60
 8006ffe:	d90b      	bls.n	8007018 <create_name+0x2ac>
 8007000:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007002:	2b7a      	cmp	r3, #122	; 0x7a
 8007004:	d808      	bhi.n	8007018 <create_name+0x2ac>
						b |= 1; w -= 0x20;
 8007006:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800700a:	f043 0301 	orr.w	r3, r3, #1
 800700e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007012:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007014:	3b20      	subs	r3, #32
 8007016:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800701e:	699a      	ldr	r2, [r3, #24]
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	1c59      	adds	r1, r3, #1
 8007024:	6239      	str	r1, [r7, #32]
 8007026:	4413      	add	r3, r2
 8007028:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800702a:	b2d2      	uxtb	r2, r2
 800702c:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800702e:	e762      	b.n	8006ef6 <create_name+0x18a>
		if (!w) break;					/* Break on end of the LFN */
 8007030:	bf00      	nop
 8007032:	e006      	b.n	8007042 <create_name+0x2d6>
 8007034:	0800998c 	.word	0x0800998c
 8007038:	08009a14 	.word	0x08009a14
 800703c:	08009998 	.word	0x08009998
			if (si > di) break;			/* No extension */
 8007040:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	2be5      	cmp	r3, #229	; 0xe5
 800704e:	d105      	bne.n	800705c <create_name+0x2f0>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007056:	699b      	ldr	r3, [r3, #24]
 8007058:	2205      	movs	r2, #5
 800705a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	2b08      	cmp	r3, #8
 8007060:	d104      	bne.n	800706c <create_name+0x300>
 8007062:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800706c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007070:	f003 030c 	and.w	r3, r3, #12
 8007074:	2b0c      	cmp	r3, #12
 8007076:	d005      	beq.n	8007084 <create_name+0x318>
 8007078:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800707c:	f003 0303 	and.w	r3, r3, #3
 8007080:	2b03      	cmp	r3, #3
 8007082:	d105      	bne.n	8007090 <create_name+0x324>
		cf |= NS_LFN;
 8007084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007088:	f043 0302 	orr.w	r3, r3, #2
 800708c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d117      	bne.n	80070cc <create_name+0x360>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800709c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80070a0:	f003 0303 	and.w	r3, r3, #3
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d105      	bne.n	80070b4 <create_name+0x348>
 80070a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070ac:	f043 0310 	orr.w	r3, r3, #16
 80070b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80070b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80070b8:	f003 030c 	and.w	r3, r3, #12
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d105      	bne.n	80070cc <create_name+0x360>
 80070c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070c4:	f043 0308 	orr.w	r3, r3, #8
 80070c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	330b      	adds	r3, #11
 80070d6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80070da:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80070dc:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3728      	adds	r7, #40	; 0x28
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop

080070e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	2b2f      	cmp	r3, #47	; 0x2f
 80070f8:	d003      	beq.n	8007102 <follow_path+0x1a>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	2b5c      	cmp	r3, #92	; 0x5c
 8007100:	d102      	bne.n	8007108 <follow_path+0x20>
		path++;
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	3301      	adds	r3, #1
 8007106:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800710e:	461a      	mov	r2, r3
 8007110:	2300      	movs	r3, #0
 8007112:	6093      	str	r3, [r2, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b1f      	cmp	r3, #31
 800711a:	d80c      	bhi.n	8007136 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800711c:	2100      	movs	r1, #0
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7fe ffe9 	bl	80060f6 <dir_sdi>
 8007124:	4603      	mov	r3, r0
 8007126:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800712e:	461a      	mov	r2, r3
 8007130:	2300      	movs	r3, #0
 8007132:	6153      	str	r3, [r2, #20]
 8007134:	e049      	b.n	80071ca <follow_path+0xe2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007136:	463b      	mov	r3, r7
 8007138:	4619      	mov	r1, r3
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f7ff fe16 	bl	8006d6c <create_name>
 8007140:	4603      	mov	r3, r0
 8007142:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007144:	7bfb      	ldrb	r3, [r7, #15]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d13a      	bne.n	80071c0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7ff fc1e 	bl	800698c <dir_find>
 8007150:	4603      	mov	r3, r0
 8007152:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	7adb      	ldrb	r3, [r3, #11]
 800715e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8007160:	7bfb      	ldrb	r3, [r7, #15]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00a      	beq.n	800717c <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007166:	7bfb      	ldrb	r3, [r7, #15]
 8007168:	2b04      	cmp	r3, #4
 800716a:	d12b      	bne.n	80071c4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800716c:	7bbb      	ldrb	r3, [r7, #14]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	2b00      	cmp	r3, #0
 8007174:	d126      	bne.n	80071c4 <follow_path+0xdc>
 8007176:	2305      	movs	r3, #5
 8007178:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800717a:	e023      	b.n	80071c4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800717c:	7bbb      	ldrb	r3, [r7, #14]
 800717e:	f003 0304 	and.w	r3, r3, #4
 8007182:	2b00      	cmp	r3, #0
 8007184:	d120      	bne.n	80071c8 <follow_path+0xe0>
			dir = dp->dir;						/* Follow the sub-directory */
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800718c:	695b      	ldr	r3, [r3, #20]
 800718e:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	330b      	adds	r3, #11
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	f003 0310 	and.w	r3, r3, #16
 800719a:	2b00      	cmp	r3, #0
 800719c:	d102      	bne.n	80071a4 <follow_path+0xbc>
				res = FR_NO_PATH; break;
 800719e:	2305      	movs	r3, #5
 80071a0:	73fb      	strb	r3, [r7, #15]
 80071a2:	e012      	b.n	80071ca <follow_path+0xe2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	68b9      	ldr	r1, [r7, #8]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff fa07 	bl	80065c2 <ld_clust>
 80071b4:	4602      	mov	r2, r0
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071bc:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80071be:	e7ba      	b.n	8007136 <follow_path+0x4e>
			if (res != FR_OK) break;
 80071c0:	bf00      	nop
 80071c2:	e002      	b.n	80071ca <follow_path+0xe2>
				break;
 80071c4:	bf00      	nop
 80071c6:	e000      	b.n	80071ca <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80071c8:	bf00      	nop
		}
	}

	return res;
 80071ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b087      	sub	sp, #28
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80071dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071e0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d031      	beq.n	800724e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	e002      	b.n	80071f8 <get_ldnumber+0x24>
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	3301      	adds	r3, #1
 80071f6:	617b      	str	r3, [r7, #20]
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b1f      	cmp	r3, #31
 80071fe:	d903      	bls.n	8007208 <get_ldnumber+0x34>
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	2b3a      	cmp	r3, #58	; 0x3a
 8007206:	d1f4      	bne.n	80071f2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b3a      	cmp	r3, #58	; 0x3a
 800720e:	d11c      	bne.n	800724a <get_ldnumber+0x76>
			tp = *path;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	60fa      	str	r2, [r7, #12]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	3b30      	subs	r3, #48	; 0x30
 8007220:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	2b09      	cmp	r3, #9
 8007226:	d80e      	bhi.n	8007246 <get_ldnumber+0x72>
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	429a      	cmp	r2, r3
 800722e:	d10a      	bne.n	8007246 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d107      	bne.n	8007246 <get_ldnumber+0x72>
					vol = (int)i;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	3301      	adds	r3, #1
 800723e:	617b      	str	r3, [r7, #20]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	e002      	b.n	8007250 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800724a:	2300      	movs	r3, #0
 800724c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800724e:	693b      	ldr	r3, [r7, #16]
}
 8007250:	4618      	mov	r0, r3
 8007252:	371c      	adds	r7, #28
 8007254:	46bd      	mov	sp, r7
 8007256:	bc80      	pop	{r7}
 8007258:	4770      	bx	lr
	...

0800725c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800726c:	2200      	movs	r2, #0
 800726e:	711a      	strb	r2, [r3, #4]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007276:	461a      	mov	r2, r3
 8007278:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800727c:	62d3      	str	r3, [r2, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800727e:	6839      	ldr	r1, [r7, #0]
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f7fe fa8b 	bl	800579c <move_window>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d001      	beq.n	8007290 <check_fs+0x34>
		return 3;
 800728c:	2303      	movs	r3, #3
 800728e:	e04a      	b.n	8007326 <check_fs+0xca>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007296:	3301      	adds	r3, #1
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	021b      	lsls	r3, r3, #8
 800729c:	b21a      	sxth	r2, r3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80072a4:	b21b      	sxth	r3, r3
 80072a6:	4313      	orrs	r3, r2
 80072a8:	b21b      	sxth	r3, r3
 80072aa:	4a21      	ldr	r2, [pc, #132]	; (8007330 <check_fs+0xd4>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d001      	beq.n	80072b4 <check_fs+0x58>
		return 2;
 80072b0:	2302      	movs	r3, #2
 80072b2:	e038      	b.n	8007326 <check_fs+0xca>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3336      	adds	r3, #54	; 0x36
 80072b8:	3303      	adds	r3, #3
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	061a      	lsls	r2, r3, #24
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	3336      	adds	r3, #54	; 0x36
 80072c2:	3302      	adds	r3, #2
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	041b      	lsls	r3, r3, #16
 80072c8:	4313      	orrs	r3, r2
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	3236      	adds	r2, #54	; 0x36
 80072ce:	3201      	adds	r2, #1
 80072d0:	7812      	ldrb	r2, [r2, #0]
 80072d2:	0212      	lsls	r2, r2, #8
 80072d4:	4313      	orrs	r3, r2
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 80072dc:	4313      	orrs	r3, r2
 80072de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80072e2:	4a14      	ldr	r2, [pc, #80]	; (8007334 <check_fs+0xd8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d101      	bne.n	80072ec <check_fs+0x90>
		return 0;
 80072e8:	2300      	movs	r3, #0
 80072ea:	e01c      	b.n	8007326 <check_fs+0xca>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3352      	adds	r3, #82	; 0x52
 80072f0:	3303      	adds	r3, #3
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	061a      	lsls	r2, r3, #24
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	3352      	adds	r3, #82	; 0x52
 80072fa:	3302      	adds	r3, #2
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	041b      	lsls	r3, r3, #16
 8007300:	4313      	orrs	r3, r2
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	3252      	adds	r2, #82	; 0x52
 8007306:	3201      	adds	r2, #1
 8007308:	7812      	ldrb	r2, [r2, #0]
 800730a:	0212      	lsls	r2, r2, #8
 800730c:	4313      	orrs	r3, r2
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8007314:	4313      	orrs	r3, r2
 8007316:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800731a:	4a06      	ldr	r2, [pc, #24]	; (8007334 <check_fs+0xd8>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d101      	bne.n	8007324 <check_fs+0xc8>
		return 0;
 8007320:	2300      	movs	r3, #0
 8007322:	e000      	b.n	8007326 <check_fs+0xca>

	return 1;
 8007324:	2301      	movs	r3, #1
}
 8007326:	4618      	mov	r0, r3
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	ffffaa55 	.word	0xffffaa55
 8007334:	00544146 	.word	0x00544146

08007338 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b096      	sub	sp, #88	; 0x58
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	4613      	mov	r3, r2
 8007344:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800734c:	68b8      	ldr	r0, [r7, #8]
 800734e:	f7ff ff41 	bl	80071d4 <get_ldnumber>
 8007352:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007356:	2b00      	cmp	r3, #0
 8007358:	da01      	bge.n	800735e <find_volume+0x26>
 800735a:	230b      	movs	r3, #11
 800735c:	e311      	b.n	8007982 <find_volume+0x64a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800735e:	4a98      	ldr	r2, [pc, #608]	; (80075c0 <find_volume+0x288>)
 8007360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007366:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736a:	2b00      	cmp	r3, #0
 800736c:	d101      	bne.n	8007372 <find_volume+0x3a>
 800736e:	230c      	movs	r3, #12
 8007370:	e307      	b.n	8007982 <find_volume+0x64a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007376:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8007378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d01c      	beq.n	80073be <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007386:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800738a:	785b      	ldrb	r3, [r3, #1]
 800738c:	4618      	mov	r0, r3
 800738e:	f7fd fedf 	bl	8005150 <disk_status>
 8007392:	4603      	mov	r3, r0
 8007394:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007398:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800739c:	f003 0301 	and.w	r3, r3, #1
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10c      	bne.n	80073be <find_volume+0x86>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80073a4:	79fb      	ldrb	r3, [r7, #7]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d007      	beq.n	80073ba <find_volume+0x82>
 80073aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073ae:	f003 0304 	and.w	r3, r3, #4
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80073b6:	230a      	movs	r3, #10
 80073b8:	e2e3      	b.n	8007982 <find_volume+0x64a>
			return FR_OK;				/* The file system object is valid */
 80073ba:	2300      	movs	r3, #0
 80073bc:	e2e1      	b.n	8007982 <find_volume+0x64a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80073be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073c4:	2200      	movs	r2, #0
 80073c6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80073c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ca:	b2da      	uxtb	r2, r3
 80073cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80073d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fd fed1 	bl	8005184 <disk_initialize>
 80073e2:	4603      	mov	r3, r0
 80073e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80073e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d001      	beq.n	80073f8 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80073f4:	2303      	movs	r3, #3
 80073f6:	e2c4      	b.n	8007982 <find_volume+0x64a>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d007      	beq.n	800740e <find_volume+0xd6>
 80073fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007402:	f003 0304 	and.w	r3, r3, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	d001      	beq.n	800740e <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 800740a:	230a      	movs	r3, #10
 800740c:	e2b9      	b.n	8007982 <find_volume+0x64a>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 800740e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007414:	7858      	ldrb	r0, [r3, #1]
 8007416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007418:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800741c:	330a      	adds	r3, #10
 800741e:	461a      	mov	r2, r3
 8007420:	2102      	movs	r1, #2
 8007422:	f7fd ff15 	bl	8005250 <disk_ioctl>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d10d      	bne.n	8007448 <find_volume+0x110>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800742c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007432:	895b      	ldrh	r3, [r3, #10]
 8007434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007438:	d306      	bcc.n	8007448 <find_volume+0x110>
 800743a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007440:	895b      	ldrh	r3, [r3, #10]
 8007442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007446:	d901      	bls.n	800744c <find_volume+0x114>
 8007448:	2301      	movs	r3, #1
 800744a:	e29a      	b.n	8007982 <find_volume+0x64a>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800744c:	2300      	movs	r3, #0
 800744e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8007450:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007452:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007454:	f7ff ff02 	bl	800725c <check_fs>
 8007458:	4603      	mov	r3, r0
 800745a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800745e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007462:	2b01      	cmp	r3, #1
 8007464:	d153      	bne.n	800750e <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007466:	2300      	movs	r3, #0
 8007468:	643b      	str	r3, [r7, #64]	; 0x40
 800746a:	e028      	b.n	80074be <find_volume+0x186>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800746c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800746e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007476:	4413      	add	r3, r2
 8007478:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800747a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747c:	3304      	adds	r3, #4
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d012      	beq.n	80074aa <find_volume+0x172>
 8007484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007486:	330b      	adds	r3, #11
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	061a      	lsls	r2, r3, #24
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	330a      	adds	r3, #10
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	041b      	lsls	r3, r3, #16
 8007494:	4313      	orrs	r3, r2
 8007496:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007498:	3209      	adds	r2, #9
 800749a:	7812      	ldrb	r2, [r2, #0]
 800749c:	0212      	lsls	r2, r2, #8
 800749e:	4313      	orrs	r3, r2
 80074a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074a2:	3208      	adds	r2, #8
 80074a4:	7812      	ldrb	r2, [r2, #0]
 80074a6:	431a      	orrs	r2, r3
 80074a8:	e000      	b.n	80074ac <find_volume+0x174>
 80074aa:	2200      	movs	r2, #0
 80074ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	3358      	adds	r3, #88	; 0x58
 80074b2:	443b      	add	r3, r7
 80074b4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80074b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ba:	3301      	adds	r3, #1
 80074bc:	643b      	str	r3, [r7, #64]	; 0x40
 80074be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074c0:	2b03      	cmp	r3, #3
 80074c2:	d9d3      	bls.n	800746c <find_volume+0x134>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80074c4:	2300      	movs	r3, #0
 80074c6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80074c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <find_volume+0x19c>
 80074ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074d0:	3b01      	subs	r3, #1
 80074d2:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80074d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	3358      	adds	r3, #88	; 0x58
 80074da:	443b      	add	r3, r7
 80074dc:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80074e0:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80074e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d005      	beq.n	80074f4 <find_volume+0x1bc>
 80074e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80074ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80074ec:	f7ff feb6 	bl	800725c <check_fs>
 80074f0:	4603      	mov	r3, r0
 80074f2:	e000      	b.n	80074f6 <find_volume+0x1be>
 80074f4:	2302      	movs	r3, #2
 80074f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80074fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d005      	beq.n	800750e <find_volume+0x1d6>
 8007502:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007504:	3301      	adds	r3, #1
 8007506:	643b      	str	r3, [r7, #64]	; 0x40
 8007508:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800750a:	2b03      	cmp	r3, #3
 800750c:	d9e2      	bls.n	80074d4 <find_volume+0x19c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800750e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007512:	2b03      	cmp	r3, #3
 8007514:	d101      	bne.n	800751a <find_volume+0x1e2>
 8007516:	2301      	movs	r3, #1
 8007518:	e233      	b.n	8007982 <find_volume+0x64a>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800751a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800751e:	2b00      	cmp	r3, #0
 8007520:	d001      	beq.n	8007526 <find_volume+0x1ee>
 8007522:	230d      	movs	r3, #13
 8007524:	e22d      	b.n	8007982 <find_volume+0x64a>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007528:	7b1b      	ldrb	r3, [r3, #12]
 800752a:	021b      	lsls	r3, r3, #8
 800752c:	b21a      	sxth	r2, r3
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	7adb      	ldrb	r3, [r3, #11]
 8007532:	b21b      	sxth	r3, r3
 8007534:	4313      	orrs	r3, r2
 8007536:	b21a      	sxth	r2, r3
 8007538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800753e:	895b      	ldrh	r3, [r3, #10]
 8007540:	b21b      	sxth	r3, r3
 8007542:	429a      	cmp	r2, r3
 8007544:	d001      	beq.n	800754a <find_volume+0x212>
		return FR_NO_FILESYSTEM;
 8007546:	230d      	movs	r3, #13
 8007548:	e21b      	b.n	8007982 <find_volume+0x64a>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800754a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800754c:	7ddb      	ldrb	r3, [r3, #23]
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	b21a      	sxth	r2, r3
 8007552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007554:	7d9b      	ldrb	r3, [r3, #22]
 8007556:	b21b      	sxth	r3, r3
 8007558:	4313      	orrs	r3, r2
 800755a:	b21b      	sxth	r3, r3
 800755c:	b29b      	uxth	r3, r3
 800755e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8007560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007562:	2b00      	cmp	r3, #0
 8007564:	d112      	bne.n	800758c <find_volume+0x254>
 8007566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007568:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800756c:	061a      	lsls	r2, r3, #24
 800756e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007570:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007574:	041b      	lsls	r3, r3, #16
 8007576:	4313      	orrs	r3, r2
 8007578:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800757a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800757e:	0212      	lsls	r2, r2, #8
 8007580:	4313      	orrs	r3, r2
 8007582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007584:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8007588:	4313      	orrs	r3, r2
 800758a:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800758c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007592:	461a      	mov	r2, r3
 8007594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007596:	6193      	str	r3, [r2, #24]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8007598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759a:	7c1a      	ldrb	r2, [r3, #16]
 800759c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075a2:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80075a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075aa:	78db      	ldrb	r3, [r3, #3]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d009      	beq.n	80075c4 <find_volume+0x28c>
 80075b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075b6:	78db      	ldrb	r3, [r3, #3]
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d003      	beq.n	80075c4 <find_volume+0x28c>
		return FR_NO_FILESYSTEM;
 80075bc:	230d      	movs	r3, #13
 80075be:	e1e0      	b.n	8007982 <find_volume+0x64a>
 80075c0:	20002224 	.word	0x20002224
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80075c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075ca:	78db      	ldrb	r3, [r3, #3]
 80075cc:	461a      	mov	r2, r3
 80075ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075d0:	fb02 f303 	mul.w	r3, r2, r3
 80075d4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80075d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d8:	7b5a      	ldrb	r2, [r3, #13]
 80075da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e0:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80075e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e8:	789b      	ldrb	r3, [r3, #2]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00c      	beq.n	8007608 <find_volume+0x2d0>
 80075ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075f4:	789b      	ldrb	r3, [r3, #2]
 80075f6:	461a      	mov	r2, r3
 80075f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075fe:	789b      	ldrb	r3, [r3, #2]
 8007600:	3b01      	subs	r3, #1
 8007602:	4013      	ands	r3, r2
 8007604:	2b00      	cmp	r3, #0
 8007606:	d001      	beq.n	800760c <find_volume+0x2d4>
		return FR_NO_FILESYSTEM;
 8007608:	230d      	movs	r3, #13
 800760a:	e1ba      	b.n	8007982 <find_volume+0x64a>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800760c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760e:	7c9b      	ldrb	r3, [r3, #18]
 8007610:	021b      	lsls	r3, r3, #8
 8007612:	b21a      	sxth	r2, r3
 8007614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007616:	7c5b      	ldrb	r3, [r3, #17]
 8007618:	b21b      	sxth	r3, r3
 800761a:	4313      	orrs	r3, r2
 800761c:	b21b      	sxth	r3, r3
 800761e:	b29a      	uxth	r2, r3
 8007620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007626:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8007628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800762e:	891b      	ldrh	r3, [r3, #8]
 8007630:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007632:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007636:	8952      	ldrh	r2, [r2, #10]
 8007638:	0952      	lsrs	r2, r2, #5
 800763a:	b292      	uxth	r2, r2
 800763c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007640:	fb01 f202 	mul.w	r2, r1, r2
 8007644:	1a9b      	subs	r3, r3, r2
 8007646:	b29b      	uxth	r3, r3
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <find_volume+0x318>
		return FR_NO_FILESYSTEM;
 800764c:	230d      	movs	r3, #13
 800764e:	e198      	b.n	8007982 <find_volume+0x64a>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	7d1b      	ldrb	r3, [r3, #20]
 8007654:	021b      	lsls	r3, r3, #8
 8007656:	b21a      	sxth	r2, r3
 8007658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765a:	7cdb      	ldrb	r3, [r3, #19]
 800765c:	b21b      	sxth	r3, r3
 800765e:	4313      	orrs	r3, r2
 8007660:	b21b      	sxth	r3, r3
 8007662:	b29b      	uxth	r3, r3
 8007664:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8007666:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007668:	2b00      	cmp	r3, #0
 800766a:	d112      	bne.n	8007692 <find_volume+0x35a>
 800766c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8007672:	061a      	lsls	r2, r3, #24
 8007674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007676:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800767a:	041b      	lsls	r3, r3, #16
 800767c:	4313      	orrs	r3, r2
 800767e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007680:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8007684:	0212      	lsls	r2, r2, #8
 8007686:	4313      	orrs	r3, r2
 8007688:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800768a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800768e:	4313      	orrs	r3, r2
 8007690:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8007692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007694:	7bdb      	ldrb	r3, [r3, #15]
 8007696:	021b      	lsls	r3, r3, #8
 8007698:	b21a      	sxth	r2, r3
 800769a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769c:	7b9b      	ldrb	r3, [r3, #14]
 800769e:	b21b      	sxth	r3, r3
 80076a0:	4313      	orrs	r3, r2
 80076a2:	b21b      	sxth	r3, r3
 80076a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80076a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d101      	bne.n	80076b0 <find_volume+0x378>
 80076ac:	230d      	movs	r3, #13
 80076ae:	e168      	b.n	8007982 <find_volume+0x64a>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80076b0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80076b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076b4:	4413      	add	r3, r2
 80076b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076b8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80076bc:	8911      	ldrh	r1, [r2, #8]
 80076be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076c0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80076c4:	8952      	ldrh	r2, [r2, #10]
 80076c6:	0952      	lsrs	r2, r2, #5
 80076c8:	b292      	uxth	r2, r2
 80076ca:	fbb1 f2f2 	udiv	r2, r1, r2
 80076ce:	b292      	uxth	r2, r2
 80076d0:	4413      	add	r3, r2
 80076d2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80076d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d8:	429a      	cmp	r2, r3
 80076da:	d201      	bcs.n	80076e0 <find_volume+0x3a8>
 80076dc:	230d      	movs	r3, #13
 80076de:	e150      	b.n	8007982 <find_volume+0x64a>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80076e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076e8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80076ec:	7892      	ldrb	r2, [r2, #2]
 80076ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80076f2:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d101      	bne.n	80076fe <find_volume+0x3c6>
 80076fa:	230d      	movs	r3, #13
 80076fc:	e141      	b.n	8007982 <find_volume+0x64a>
	fmt = FS_FAT12;
 80076fe:	2301      	movs	r3, #1
 8007700:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8007704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007706:	f640 72f5 	movw	r2, #4085	; 0xff5
 800770a:	4293      	cmp	r3, r2
 800770c:	d902      	bls.n	8007714 <find_volume+0x3dc>
 800770e:	2302      	movs	r3, #2
 8007710:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800771a:	4293      	cmp	r3, r2
 800771c:	d902      	bls.n	8007724 <find_volume+0x3ec>
 800771e:	2303      	movs	r3, #3
 8007720:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8007724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007726:	3302      	adds	r3, #2
 8007728:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800772a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800772e:	6153      	str	r3, [r2, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8007730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007736:	461a      	mov	r2, r3
 8007738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800773a:	61d3      	str	r3, [r2, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800773c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800773e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007740:	4413      	add	r3, r2
 8007742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007744:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007748:	6213      	str	r3, [r2, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 800774a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800774c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800774e:	4413      	add	r3, r2
 8007750:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007752:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007756:	6293      	str	r3, [r2, #40]	; 0x28
	if (fmt == FS_FAT32) {
 8007758:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800775c:	2b03      	cmp	r3, #3
 800775e:	d124      	bne.n	80077aa <find_volume+0x472>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8007760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007762:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007766:	891b      	ldrh	r3, [r3, #8]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <find_volume+0x438>
 800776c:	230d      	movs	r3, #13
 800776e:	e108      	b.n	8007982 <find_volume+0x64a>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8007770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007772:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007776:	061a      	lsls	r2, r3, #24
 8007778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800777e:	041b      	lsls	r3, r3, #16
 8007780:	4313      	orrs	r3, r2
 8007782:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007784:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8007788:	0212      	lsls	r2, r2, #8
 800778a:	4313      	orrs	r3, r2
 800778c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800778e:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8007792:	4313      	orrs	r3, r2
 8007794:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007796:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800779a:	6253      	str	r3, [r2, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800779c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800779e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	647b      	str	r3, [r7, #68]	; 0x44
 80077a8:	e02b      	b.n	8007802 <find_volume+0x4ca>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077b0:	891b      	ldrh	r3, [r3, #8]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <find_volume+0x482>
 80077b6:	230d      	movs	r3, #13
 80077b8:	e0e3      	b.n	8007982 <find_volume+0x64a>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80077ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077c0:	6a1a      	ldr	r2, [r3, #32]
 80077c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077c4:	4413      	add	r3, r2
 80077c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80077cc:	6253      	str	r3, [r2, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80077ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d105      	bne.n	80077e2 <find_volume+0x4aa>
 80077d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077dc:	695b      	ldr	r3, [r3, #20]
 80077de:	005b      	lsls	r3, r3, #1
 80077e0:	e00e      	b.n	8007800 <find_volume+0x4c8>
 80077e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077e8:	695a      	ldr	r2, [r3, #20]
 80077ea:	4613      	mov	r3, r2
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	4413      	add	r3, r2
 80077f0:	085a      	lsrs	r2, r3, #1
 80077f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	f003 0301 	and.w	r3, r3, #1
 80077fe:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8007800:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007808:	699a      	ldr	r2, [r3, #24]
 800780a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007810:	895b      	ldrh	r3, [r3, #10]
 8007812:	4619      	mov	r1, r3
 8007814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007816:	440b      	add	r3, r1
 8007818:	3b01      	subs	r3, #1
 800781a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800781c:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8007820:	8949      	ldrh	r1, [r1, #10]
 8007822:	fbb3 f3f1 	udiv	r3, r3, r1
 8007826:	429a      	cmp	r2, r3
 8007828:	d201      	bcs.n	800782e <find_volume+0x4f6>
		return FR_NO_FILESYSTEM;
 800782a:	230d      	movs	r3, #13
 800782c:	e0a9      	b.n	8007982 <find_volume+0x64a>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007834:	461a      	mov	r2, r3
 8007836:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800783a:	6113      	str	r3, [r2, #16]
 800783c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007846:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800784a:	60d3      	str	r3, [r2, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800784c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007852:	2280      	movs	r2, #128	; 0x80
 8007854:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8007856:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800785a:	2b03      	cmp	r3, #3
 800785c:	d17a      	bne.n	8007954 <find_volume+0x61c>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800785e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007860:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007864:	021b      	lsls	r3, r3, #8
 8007866:	b21a      	sxth	r2, r3
 8007868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800786e:	b21b      	sxth	r3, r3
 8007870:	4313      	orrs	r3, r2
 8007872:	b21b      	sxth	r3, r3
 8007874:	2b01      	cmp	r3, #1
 8007876:	d16d      	bne.n	8007954 <find_volume+0x61c>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007878:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800787a:	3301      	adds	r3, #1
 800787c:	4619      	mov	r1, r3
 800787e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007880:	f7fd ff8c 	bl	800579c <move_window>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d164      	bne.n	8007954 <find_volume+0x61c>
	{
		fs->fsi_flag = 0;
 800788a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007890:	2200      	movs	r2, #0
 8007892:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007896:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800789a:	021b      	lsls	r3, r3, #8
 800789c:	b21a      	sxth	r2, r3
 800789e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a0:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80078a4:	b21b      	sxth	r3, r3
 80078a6:	4313      	orrs	r3, r2
 80078a8:	b21b      	sxth	r3, r3
 80078aa:	4a38      	ldr	r2, [pc, #224]	; (800798c <find_volume+0x654>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d151      	bne.n	8007954 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80078b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b2:	78db      	ldrb	r3, [r3, #3]
 80078b4:	061a      	lsls	r2, r3, #24
 80078b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b8:	789b      	ldrb	r3, [r3, #2]
 80078ba:	041b      	lsls	r3, r3, #16
 80078bc:	4313      	orrs	r3, r2
 80078be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078c0:	7852      	ldrb	r2, [r2, #1]
 80078c2:	0212      	lsls	r2, r2, #8
 80078c4:	4313      	orrs	r3, r2
 80078c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078c8:	7812      	ldrb	r2, [r2, #0]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	4a30      	ldr	r2, [pc, #192]	; (8007990 <find_volume+0x658>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d140      	bne.n	8007954 <find_volume+0x61c>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80078d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d4:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80078d8:	061a      	lsls	r2, r3, #24
 80078da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078dc:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80078e0:	041b      	lsls	r3, r3, #16
 80078e2:	4313      	orrs	r3, r2
 80078e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078e6:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80078ea:	0212      	lsls	r2, r2, #8
 80078ec:	4313      	orrs	r3, r2
 80078ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078f0:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 80078f4:	4313      	orrs	r3, r2
 80078f6:	4a27      	ldr	r2, [pc, #156]	; (8007994 <find_volume+0x65c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d12b      	bne.n	8007954 <find_volume+0x61c>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80078fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fe:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8007902:	061a      	lsls	r2, r3, #24
 8007904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007906:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800790a:	041b      	lsls	r3, r3, #16
 800790c:	4313      	orrs	r3, r2
 800790e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007910:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8007914:	0212      	lsls	r2, r2, #8
 8007916:	4313      	orrs	r3, r2
 8007918:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800791a:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800791e:	4313      	orrs	r3, r2
 8007920:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007922:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007926:	6113      	str	r3, [r2, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8007928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792a:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800792e:	061a      	lsls	r2, r3, #24
 8007930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007932:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8007936:	041b      	lsls	r3, r3, #16
 8007938:	4313      	orrs	r3, r2
 800793a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800793c:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8007940:	0212      	lsls	r2, r2, #8
 8007942:	4313      	orrs	r3, r2
 8007944:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007946:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800794a:	4313      	orrs	r3, r2
 800794c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800794e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007952:	60d3      	str	r3, [r2, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007956:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800795a:	461a      	mov	r2, r3
 800795c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007960:	7013      	strb	r3, [r2, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8007962:	4b0d      	ldr	r3, [pc, #52]	; (8007998 <find_volume+0x660>)
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	3301      	adds	r3, #1
 8007968:	b29a      	uxth	r2, r3
 800796a:	4b0b      	ldr	r3, [pc, #44]	; (8007998 <find_volume+0x660>)
 800796c:	801a      	strh	r2, [r3, #0]
 800796e:	4b0a      	ldr	r3, [pc, #40]	; (8007998 <find_volume+0x660>)
 8007970:	881a      	ldrh	r2, [r3, #0]
 8007972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007978:	80da      	strh	r2, [r3, #6]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800797a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800797c:	f7fd fe92 	bl	80056a4 <clear_lock>
#endif

	return FR_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3758      	adds	r7, #88	; 0x58
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	ffffaa55 	.word	0xffffaa55
 8007990:	41615252 	.word	0x41615252
 8007994:	61417272 	.word	0x61417272
 8007998:	20002228 	.word	0x20002228

0800799c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d02a      	beq.n	8007a04 <validate+0x68>
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d024      	beq.n	8007a04 <validate+0x68>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d01b      	beq.n	8007a04 <validate+0x68>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079d8:	88da      	ldrh	r2, [r3, #6]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079e0:	889b      	ldrh	r3, [r3, #4]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d10e      	bne.n	8007a04 <validate+0x68>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079f2:	785b      	ldrb	r3, [r3, #1]
 80079f4:	4618      	mov	r0, r3
 80079f6:	f7fd fbab 	bl	8005150 <disk_status>
 80079fa:	4603      	mov	r3, r0
 80079fc:	f003 0301 	and.w	r3, r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d001      	beq.n	8007a08 <validate+0x6c>
		return FR_INVALID_OBJECT;
 8007a04:	2309      	movs	r3, #9
 8007a06:	e000      	b.n	8007a0a <validate+0x6e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007a08:	2300      	movs	r3, #0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
	...

08007a14 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b088      	sub	sp, #32
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	60b9      	str	r1, [r7, #8]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007a26:	f107 0310 	add.w	r3, r7, #16
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7ff fbd2 	bl	80071d4 <get_ldnumber>
 8007a30:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	da01      	bge.n	8007a3c <f_mount+0x28>
 8007a38:	230b      	movs	r3, #11
 8007a3a:	e02f      	b.n	8007a9c <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007a3c:	4a19      	ldr	r2, [pc, #100]	; (8007aa4 <f_mount+0x90>)
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a44:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d007      	beq.n	8007a5c <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 8007a4c:	69b8      	ldr	r0, [r7, #24]
 8007a4e:	f7fd fe29 	bl	80056a4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a58:	2200      	movs	r2, #0
 8007a5a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d004      	beq.n	8007a6c <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a68:	2200      	movs	r2, #0
 8007a6a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	490d      	ldr	r1, [pc, #52]	; (8007aa4 <f_mount+0x90>)
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d002      	beq.n	8007a82 <f_mount+0x6e>
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d001      	beq.n	8007a86 <f_mount+0x72>
 8007a82:	2300      	movs	r3, #0
 8007a84:	e00a      	b.n	8007a9c <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8007a86:	f107 0108 	add.w	r1, r7, #8
 8007a8a:	f107 030c 	add.w	r3, r7, #12
 8007a8e:	2200      	movs	r2, #0
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7ff fc51 	bl	8007338 <find_volume>
 8007a96:	4603      	mov	r3, r0
 8007a98:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3720      	adds	r7, #32
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	20002224 	.word	0x20002224

08007aa8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ab6:	f843 0c4c 	str.w	r0, [r3, #-76]
 8007aba:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007abe:	f843 1c50 	str.w	r1, [r3, #-80]
 8007ac2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ac6:	f803 2c51 	strb.w	r2, [r3, #-81]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8007aca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ace:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d101      	bne.n	8007ada <f_open+0x32>
 8007ad6:	2309      	movs	r3, #9
 8007ad8:	e2f7      	b.n	80080ca <f_open+0x622>
	fp->fs = 0;			/* Clear file object */
 8007ada:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ade:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007ae2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	2300      	movs	r3, #0
 8007aea:	6013      	str	r3, [r2, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007aec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007af0:	461a      	mov	r2, r3
 8007af2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007af6:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007afa:	f003 031f 	and.w	r3, r3, #31
 8007afe:	f802 3c51 	strb.w	r3, [r2, #-81]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007b02:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b06:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007b0a:	f023 0301 	bic.w	r3, r3, #1
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	f107 0118 	add.w	r1, r7, #24
 8007b14:	3910      	subs	r1, #16
 8007b16:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007b1a:	3b18      	subs	r3, #24
 8007b1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7ff fc09 	bl	8007338 <find_volume>
 8007b26:	4603      	mov	r3, r0
 8007b28:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007b2c:	f102 0217 	add.w	r2, r2, #23
 8007b30:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007b32:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007b36:	f103 0317 	add.w	r3, r3, #23
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f040 82bf 	bne.w	80080c0 <f_open+0x618>
		INIT_BUF(dj);
 8007b42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b46:	461a      	mov	r2, r3
 8007b48:	f107 0318 	add.w	r3, r7, #24
 8007b4c:	3b04      	subs	r3, #4
 8007b4e:	f8c2 3fe0 	str.w	r3, [r2, #4064]	; 0xfe0
 8007b52:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b56:	461a      	mov	r2, r3
 8007b58:	4bd4      	ldr	r3, [pc, #848]	; (8007eac <f_open+0x404>)
 8007b5a:	f8c2 3fe8 	str.w	r3, [r2, #4072]	; 0xfe8
		res = follow_path(&dj, path);	/* Follow the file path */
 8007b5e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b62:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8007b66:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007b6a:	3b18      	subs	r3, #24
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff faba 	bl	80070e8 <follow_path>
 8007b74:	4603      	mov	r3, r0
 8007b76:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007b7a:	f102 0217 	add.w	r2, r2, #23
 8007b7e:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 8007b80:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b84:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	; 0xfdc
 8007b88:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007b8c:	f102 0210 	add.w	r2, r2, #16
 8007b90:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007b92:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007b96:	f103 0317 	add.w	r3, r3, #23
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d126      	bne.n	8007bee <f_open+0x146>
			if (!dir)	/* Default directory itself */
 8007ba0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007ba4:	f103 0310 	add.w	r3, r3, #16
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d106      	bne.n	8007bbc <f_open+0x114>
				res = FR_INVALID_NAME;
 8007bae:	2306      	movs	r3, #6
 8007bb0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007bb4:	f102 0217 	add.w	r2, r2, #23
 8007bb8:	7013      	strb	r3, [r2, #0]
 8007bba:	e018      	b.n	8007bee <f_open+0x146>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007bbc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007bc0:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007bc4:	f023 0301 	bic.w	r3, r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	bf14      	ite	ne
 8007bcc:	2301      	movne	r3, #1
 8007bce:	2300      	moveq	r3, #0
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007bd8:	3b18      	subs	r3, #24
 8007bda:	4611      	mov	r1, r2
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fd fbcd 	bl	800537c <chk_lock>
 8007be2:	4603      	mov	r3, r0
 8007be4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007be8:	f102 0217 	add.w	r2, r2, #23
 8007bec:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007bee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007bf2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007bf6:	f003 031c 	and.w	r3, r3, #28
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 813c 	beq.w	8007e78 <f_open+0x3d0>
			if (res != FR_OK) {					/* No file, create new */
 8007c00:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007c04:	f103 0317 	add.w	r3, r3, #23
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d02e      	beq.n	8007c6c <f_open+0x1c4>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007c0e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007c12:	f103 0317 	add.w	r3, r3, #23
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	2b04      	cmp	r3, #4
 8007c1a:	d112      	bne.n	8007c42 <f_open+0x19a>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007c1c:	f7fd fc1e 	bl	800545c <enq_lock>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d007      	beq.n	8007c36 <f_open+0x18e>
 8007c26:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007c2a:	3b18      	subs	r3, #24
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fe ff79 	bl	8006b24 <dir_register>
 8007c32:	4603      	mov	r3, r0
 8007c34:	e000      	b.n	8007c38 <f_open+0x190>
 8007c36:	2312      	movs	r3, #18
 8007c38:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007c3c:	f102 0217 	add.w	r2, r2, #23
 8007c40:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007c42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007c46:	461a      	mov	r2, r3
 8007c48:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007c4c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007c50:	f043 0308 	orr.w	r3, r3, #8
 8007c54:	f802 3c51 	strb.w	r3, [r2, #-81]
				dir = dj.dir;					/* New entry */
 8007c58:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007c5c:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	; 0xfdc
 8007c60:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007c64:	f102 0210 	add.w	r2, r2, #16
 8007c68:	6013      	str	r3, [r2, #0]
 8007c6a:	e01f      	b.n	8007cac <f_open+0x204>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007c6c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007c70:	f103 0310 	add.w	r3, r3, #16
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	330b      	adds	r3, #11
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	f003 0311 	and.w	r3, r3, #17
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d006      	beq.n	8007c90 <f_open+0x1e8>
					res = FR_DENIED;
 8007c82:	2307      	movs	r3, #7
 8007c84:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007c88:	f102 0217 	add.w	r2, r2, #23
 8007c8c:	7013      	strb	r3, [r2, #0]
 8007c8e:	e00d      	b.n	8007cac <f_open+0x204>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007c90:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007c94:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007c98:	f003 0304 	and.w	r3, r3, #4
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d005      	beq.n	8007cac <f_open+0x204>
						res = FR_EXIST;
 8007ca0:	2308      	movs	r3, #8
 8007ca2:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007ca6:	f102 0217 	add.w	r2, r2, #23
 8007caa:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007cac:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007cb0:	f103 0317 	add.w	r3, r3, #23
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f040 8113 	bne.w	8007ee2 <f_open+0x43a>
 8007cbc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007cc0:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007cc4:	f003 0308 	and.w	r3, r3, #8
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 810a 	beq.w	8007ee2 <f_open+0x43a>
				dw = GET_FATTIME();				/* Created time */
 8007cce:	f7fd f9dd 	bl	800508c <get_fattime>
 8007cd2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007cd6:	f103 030c 	add.w	r3, r3, #12
 8007cda:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8007cdc:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007ce0:	f103 0310 	add.w	r3, r3, #16
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	330e      	adds	r3, #14
 8007ce8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007cec:	f102 020c 	add.w	r2, r2, #12
 8007cf0:	6812      	ldr	r2, [r2, #0]
 8007cf2:	b2d2      	uxtb	r2, r2
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007cfa:	f103 030c 	add.w	r3, r3, #12
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	0a1b      	lsrs	r3, r3, #8
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d0a:	f103 0310 	add.w	r3, r3, #16
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	330f      	adds	r3, #15
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	701a      	strb	r2, [r3, #0]
 8007d16:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d1a:	f103 030c 	add.w	r3, r3, #12
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	0c1a      	lsrs	r2, r3, #16
 8007d22:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d26:	f103 0310 	add.w	r3, r3, #16
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3310      	adds	r3, #16
 8007d2e:	b2d2      	uxtb	r2, r2
 8007d30:	701a      	strb	r2, [r3, #0]
 8007d32:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d36:	f103 030c 	add.w	r3, r3, #12
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	0e1a      	lsrs	r2, r3, #24
 8007d3e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d42:	f103 0310 	add.w	r3, r3, #16
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3311      	adds	r3, #17
 8007d4a:	b2d2      	uxtb	r2, r2
 8007d4c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8007d4e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d52:	f103 0310 	add.w	r3, r3, #16
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	330b      	adds	r3, #11
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8007d5e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d62:	f103 0310 	add.w	r3, r3, #16
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	331c      	adds	r3, #28
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	701a      	strb	r2, [r3, #0]
 8007d6e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d72:	f103 0310 	add.w	r3, r3, #16
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	331d      	adds	r3, #29
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	701a      	strb	r2, [r3, #0]
 8007d7e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d82:	f103 0310 	add.w	r3, r3, #16
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	331e      	adds	r3, #30
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	701a      	strb	r2, [r3, #0]
 8007d8e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007d92:	f103 0310 	add.w	r3, r3, #16
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	331f      	adds	r3, #31
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8007d9e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007da2:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007da6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007daa:	f102 0210 	add.w	r2, r2, #16
 8007dae:	6811      	ldr	r1, [r2, #0]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fe fc06 	bl	80065c2 <ld_clust>
 8007db6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007dba:	f103 0308 	add.w	r3, r3, #8
 8007dbe:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007dc6:	f103 0310 	add.w	r3, r3, #16
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	f7fe fc27 	bl	800661e <st_clust>
				dj.fs->wflag = 1;
 8007dd0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007dd4:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ddc:	2201      	movs	r2, #1
 8007dde:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8007de0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007de4:	f103 0308 	add.w	r3, r3, #8
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d079      	beq.n	8007ee2 <f_open+0x43a>
					dw = dj.fs->winsect;
 8007dee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007df2:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007df6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dfc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007e00:	f102 020c 	add.w	r2, r2, #12
 8007e04:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 8007e06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007e0a:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007e0e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007e12:	f102 0208 	add.w	r2, r2, #8
 8007e16:	6811      	ldr	r1, [r2, #0]
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fe f823 	bl	8005e64 <remove_chain>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007e24:	f102 0217 	add.w	r2, r2, #23
 8007e28:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 8007e2a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007e2e:	f103 0317 	add.w	r3, r3, #23
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d154      	bne.n	8007ee2 <f_open+0x43a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007e38:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007e3c:	f8d3 2fc8 	ldr.w	r2, [r3, #4040]	; 0xfc8
 8007e40:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007e44:	f103 0308 	add.w	r3, r3, #8
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007e50:	60d3      	str	r3, [r2, #12]
						res = move_window(dj.fs, dw);
 8007e52:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007e56:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007e5a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007e5e:	f102 020c 	add.w	r2, r2, #12
 8007e62:	6811      	ldr	r1, [r2, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fd fc99 	bl	800579c <move_window>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007e70:	f102 0217 	add.w	r2, r2, #23
 8007e74:	7013      	strb	r3, [r2, #0]
 8007e76:	e034      	b.n	8007ee2 <f_open+0x43a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007e78:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007e7c:	f103 0317 	add.w	r3, r3, #23
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d12d      	bne.n	8007ee2 <f_open+0x43a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8007e86:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007e8a:	f103 0310 	add.w	r3, r3, #16
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	330b      	adds	r3, #11
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 0310 	and.w	r3, r3, #16
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d009      	beq.n	8007eb0 <f_open+0x408>
					res = FR_NO_FILE;
 8007e9c:	2304      	movs	r3, #4
 8007e9e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007ea2:	f102 0217 	add.w	r2, r2, #23
 8007ea6:	7013      	strb	r3, [r2, #0]
 8007ea8:	e01b      	b.n	8007ee2 <f_open+0x43a>
 8007eaa:	bf00      	nop
 8007eac:	20002244 	.word	0x20002244
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007eb0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007eb4:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007eb8:	f003 0302 	and.w	r3, r3, #2
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d010      	beq.n	8007ee2 <f_open+0x43a>
 8007ec0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007ec4:	f103 0310 	add.w	r3, r3, #16
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	330b      	adds	r3, #11
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d005      	beq.n	8007ee2 <f_open+0x43a>
						res = FR_DENIED;
 8007ed6:	2307      	movs	r3, #7
 8007ed8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007edc:	f102 0217 	add.w	r2, r2, #23
 8007ee0:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 8007ee2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007ee6:	f103 0317 	add.w	r3, r3, #23
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d157      	bne.n	8007fa0 <f_open+0x4f8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007ef0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ef4:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007ef8:	f003 0308 	and.w	r3, r3, #8
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00a      	beq.n	8007f16 <f_open+0x46e>
				mode |= FA__WRITTEN;
 8007f00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f04:	461a      	mov	r2, r3
 8007f06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f0a:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007f0e:	f043 0320 	orr.w	r3, r3, #32
 8007f12:	f802 3c51 	strb.w	r3, [r2, #-81]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8007f16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f1a:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007f28:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8007f2c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007f30:	61d3      	str	r3, [r2, #28]
			fp->dir_ptr = dir;
 8007f32:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f36:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007f3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f3e:	461a      	mov	r2, r3
 8007f40:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007f44:	f103 0310 	add.w	r3, r3, #16
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	6213      	str	r3, [r2, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007f4c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f50:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007f54:	f023 0301 	bic.w	r3, r3, #1
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	bf14      	ite	ne
 8007f5c:	2301      	movne	r3, #1
 8007f5e:	2300      	moveq	r3, #0
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	461a      	mov	r2, r3
 8007f64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007f68:	3b18      	subs	r3, #24
 8007f6a:	4611      	mov	r1, r2
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7fd fa99 	bl	80054a4 <inc_lock>
 8007f72:	4602      	mov	r2, r0
 8007f74:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f78:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007f7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f80:	629a      	str	r2, [r3, #40]	; 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 8007f82:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007f86:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007f8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d105      	bne.n	8007fa0 <f_open+0x4f8>
 8007f94:	2302      	movs	r3, #2
 8007f96:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007f9a:	f102 0217 	add.w	r2, r2, #23
 8007f9e:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007fa0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8007fa4:	f103 0317 	add.w	r3, r3, #23
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f040 8088 	bne.w	80080c0 <f_open+0x618>
			fp->flag = mode;					/* File access mode */
 8007fb0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007fb4:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007fc2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8007fc6:	7193      	strb	r3, [r2, #6]
			fp->err = 0;						/* Clear error flag */
 8007fc8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007fcc:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007fd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8007fd8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007fdc:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8007fe0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8007fe4:	f102 0210 	add.w	r2, r2, #16
 8007fe8:	6811      	ldr	r1, [r2, #0]
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe fae9 	bl	80065c2 <ld_clust>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007ff6:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8007ffa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ffe:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8008000:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008004:	f103 0310 	add.w	r3, r3, #16
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	331f      	adds	r3, #31
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	061a      	lsls	r2, r3, #24
 8008010:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8008014:	f103 0310 	add.w	r3, r3, #16
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	331e      	adds	r3, #30
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	041b      	lsls	r3, r3, #16
 8008020:	4313      	orrs	r3, r2
 8008022:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008026:	f102 0210 	add.w	r2, r2, #16
 800802a:	6812      	ldr	r2, [r2, #0]
 800802c:	321d      	adds	r2, #29
 800802e:	7812      	ldrb	r2, [r2, #0]
 8008030:	0212      	lsls	r2, r2, #8
 8008032:	4313      	orrs	r3, r2
 8008034:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8008038:	f102 0210 	add.w	r2, r2, #16
 800803c:	6812      	ldr	r2, [r2, #0]
 800803e:	321c      	adds	r2, #28
 8008040:	7812      	ldrb	r2, [r2, #0]
 8008042:	4313      	orrs	r3, r2
 8008044:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008048:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800804c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008050:	60d3      	str	r3, [r2, #12]
			fp->fptr = 0;						/* File pointer */
 8008052:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008056:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800805a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800805e:	461a      	mov	r2, r3
 8008060:	2300      	movs	r3, #0
 8008062:	6093      	str	r3, [r2, #8]
			fp->dsect = 0;
 8008064:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008068:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800806c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008070:	461a      	mov	r2, r3
 8008072:	2300      	movs	r3, #0
 8008074:	6193      	str	r3, [r2, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8008076:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800807a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800807e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008082:	461a      	mov	r2, r3
 8008084:	2300      	movs	r3, #0
 8008086:	6253      	str	r3, [r2, #36]	; 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8008088:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800808c:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	; 0xfc8
 8008090:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008094:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8008098:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800809c:	6013      	str	r3, [r2, #0]
			fp->id = fp->fs->id;
 800809e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80080a2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80080a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080b0:	88da      	ldrh	r2, [r3, #6]
 80080b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80080b6:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80080ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080be:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 80080c0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80080c4:	f103 0317 	add.w	r3, r3, #23
 80080c8:	781b      	ldrb	r3, [r3, #0]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 80080d0:	3718      	adds	r7, #24
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop

080080d8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08a      	sub	sp, #40	; 0x28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
 80080e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2200      	movs	r2, #0
 80080ee:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f7ff fc53 	bl	800799c <validate>
 80080f6:	4603      	mov	r3, r0
 80080f8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80080fa:	7dfb      	ldrb	r3, [r7, #23]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d001      	beq.n	8008104 <f_write+0x2c>
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	e21e      	b.n	8008542 <f_write+0x46a>
	if (fp->err)							/* Check error */
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800810a:	79db      	ldrb	r3, [r3, #7]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d004      	beq.n	800811a <f_write+0x42>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008116:	79db      	ldrb	r3, [r3, #7]
 8008118:	e213      	b.n	8008542 <f_write+0x46a>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008120:	799b      	ldrb	r3, [r3, #6]
 8008122:	f003 0302 	and.w	r3, r3, #2
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <f_write+0x56>
		LEAVE_FF(fp->fs, FR_DENIED);
 800812a:	2307      	movs	r3, #7
 800812c:	e209      	b.n	8008542 <f_write+0x46a>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008134:	689a      	ldr	r2, [r3, #8]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	441a      	add	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	429a      	cmp	r2, r3
 8008144:	f080 81d9 	bcs.w	80084fa <f_write+0x422>
 8008148:	2300      	movs	r3, #0
 800814a:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800814c:	e1d5      	b.n	80084fa <f_write+0x422>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800815c:	6812      	ldr	r2, [r2, #0]
 800815e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008162:	8952      	ldrh	r2, [r2, #10]
 8008164:	fbb3 f1f2 	udiv	r1, r3, r2
 8008168:	fb01 f202 	mul.w	r2, r1, r2
 800816c:	1a9b      	subs	r3, r3, r2
 800816e:	2b00      	cmp	r3, #0
 8008170:	f040 8169 	bne.w	8008446 <f_write+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008182:	6812      	ldr	r2, [r2, #0]
 8008184:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008188:	8952      	ldrh	r2, [r2, #10]
 800818a:	fbb3 f3f2 	udiv	r3, r3, r2
 800818e:	b2da      	uxtb	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800819c:	789b      	ldrb	r3, [r3, #2]
 800819e:	3b01      	subs	r3, #1
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	4013      	ands	r3, r2
 80081a4:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 80081a6:	7dbb      	ldrb	r3, [r7, #22]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d15f      	bne.n	800826c <f_write+0x194>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d111      	bne.n	80081dc <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 80081c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d126      	bne.n	8008216 <f_write+0x13e>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2100      	movs	r1, #0
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fd fea7 	bl	8005f26 <create_chain>
 80081d8:	6278      	str	r0, [r7, #36]	; 0x24
 80081da:	e01c      	b.n	8008216 <f_write+0x13e>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d009      	beq.n	80081fc <f_write+0x124>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	4619      	mov	r1, r3
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f7fd ff3f 	bl	8006076 <clmt_clust>
 80081f8:	6278      	str	r0, [r7, #36]	; 0x24
 80081fa:	e00c      	b.n	8008216 <f_write+0x13e>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800820a:	695b      	ldr	r3, [r3, #20]
 800820c:	4619      	mov	r1, r3
 800820e:	4610      	mov	r0, r2
 8008210:	f7fd fe89 	bl	8005f26 <create_chain>
 8008214:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 8173 	beq.w	8008504 <f_write+0x42c>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008220:	2b01      	cmp	r3, #1
 8008222:	d106      	bne.n	8008232 <f_write+0x15a>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800822a:	2202      	movs	r2, #2
 800822c:	71da      	strb	r2, [r3, #7]
 800822e:	2302      	movs	r3, #2
 8008230:	e187      	b.n	8008542 <f_write+0x46a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008234:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008238:	d106      	bne.n	8008248 <f_write+0x170>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008240:	2201      	movs	r2, #1
 8008242:	71da      	strb	r2, [r3, #7]
 8008244:	2301      	movs	r3, #1
 8008246:	e17c      	b.n	8008542 <f_write+0x46a>
				fp->clust = clst;			/* Update current cluster */
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800824e:	461a      	mov	r2, r3
 8008250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008252:	6153      	str	r3, [r2, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d105      	bne.n	800826c <f_write+0x194>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008266:	461a      	mov	r2, r3
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	6113      	str	r3, [r2, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008272:	799b      	ldrb	r3, [r3, #6]
 8008274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008278:	2b00      	cmp	r3, #0
 800827a:	d023      	beq.n	80082c4 <f_write+0x1ec>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008288:	7858      	ldrb	r0, [r3, #1]
 800828a:	68f9      	ldr	r1, [r7, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008292:	699a      	ldr	r2, [r3, #24]
 8008294:	2301      	movs	r3, #1
 8008296:	f7fc ffbb 	bl	8005210 <disk_write>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d006      	beq.n	80082ae <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082a6:	2201      	movs	r2, #1
 80082a8:	71da      	strb	r2, [r3, #7]
 80082aa:	2301      	movs	r3, #1
 80082ac:	e149      	b.n	8008542 <f_write+0x46a>
				fp->flag &= ~FA__DIRTY;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082b4:	799b      	ldrb	r3, [r3, #6]
 80082b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082c2:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f7fd fb51 	bl	800597e <clust2sect>
 80082dc:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d106      	bne.n	80082f2 <f_write+0x21a>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ea:	2202      	movs	r2, #2
 80082ec:	71da      	strb	r2, [r3, #7]
 80082ee:	2302      	movs	r3, #2
 80082f0:	e127      	b.n	8008542 <f_write+0x46a>
			sect += csect;
 80082f2:	7dbb      	ldrb	r3, [r7, #22]
 80082f4:	693a      	ldr	r2, [r7, #16]
 80082f6:	4413      	add	r3, r2
 80082f8:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008306:	895b      	ldrh	r3, [r3, #10]
 8008308:	461a      	mov	r2, r3
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008310:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d069      	beq.n	80083ec <f_write+0x314>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8008318:	7dba      	ldrb	r2, [r7, #22]
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	4413      	add	r3, r2
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008324:	6812      	ldr	r2, [r2, #0]
 8008326:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800832a:	7892      	ldrb	r2, [r2, #2]
 800832c:	4293      	cmp	r3, r2
 800832e:	d90a      	bls.n	8008346 <f_write+0x26e>
					cc = fp->fs->csize - csect;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800833c:	789b      	ldrb	r3, [r3, #2]
 800833e:	461a      	mov	r2, r3
 8008340:	7dbb      	ldrb	r3, [r7, #22]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008352:	7858      	ldrb	r0, [r3, #1]
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	69b9      	ldr	r1, [r7, #24]
 800835a:	f7fc ff59 	bl	8005210 <disk_write>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d006      	beq.n	8008372 <f_write+0x29a>
					ABORT(fp->fs, FR_DISK_ERR);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800836a:	2201      	movs	r2, #1
 800836c:	71da      	strb	r2, [r3, #7]
 800836e:	2301      	movs	r3, #1
 8008370:	e0e7      	b.n	8008542 <f_write+0x46a>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008378:	699a      	ldr	r2, [r3, #24]
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	69fa      	ldr	r2, [r7, #28]
 8008380:	429a      	cmp	r2, r3
 8008382:	d926      	bls.n	80083d2 <f_write+0x2fa>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800838c:	699a      	ldr	r2, [r3, #24]
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008398:	6812      	ldr	r2, [r2, #0]
 800839a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800839e:	8952      	ldrh	r2, [r2, #10]
 80083a0:	fb02 f303 	mul.w	r3, r2, r3
 80083a4:	69ba      	ldr	r2, [r7, #24]
 80083a6:	18d1      	adds	r1, r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083b4:	895b      	ldrh	r3, [r3, #10]
 80083b6:	461a      	mov	r2, r3
 80083b8:	f7fc ff68 	bl	800528c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083c2:	799b      	ldrb	r3, [r3, #6]
 80083c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083d0:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083de:	895b      	ldrh	r3, [r3, #10]
 80083e0:	461a      	mov	r2, r3
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	fb02 f303 	mul.w	r3, r2, r3
 80083e8:	623b      	str	r3, [r7, #32]
				continue;
 80083ea:	e06e      	b.n	80084ca <f_write+0x3f2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	693a      	ldr	r2, [r7, #16]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d01f      	beq.n	800843a <f_write+0x362>
				if (fp->fptr < fp->fsize &&
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008400:	689a      	ldr	r2, [r3, #8]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	429a      	cmp	r2, r3
 800840c:	d215      	bcs.n	800843a <f_write+0x362>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800841a:	7858      	ldrb	r0, [r3, #1]
 800841c:	68f9      	ldr	r1, [r7, #12]
 800841e:	2301      	movs	r3, #1
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	f7fc fed5 	bl	80051d0 <disk_read>
 8008426:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8008428:	2b00      	cmp	r3, #0
 800842a:	d006      	beq.n	800843a <f_write+0x362>
						ABORT(fp->fs, FR_DISK_ERR);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008432:	2201      	movs	r2, #1
 8008434:	71da      	strb	r2, [r3, #7]
 8008436:	2301      	movs	r3, #1
 8008438:	e083      	b.n	8008542 <f_write+0x46a>
			}
#endif
			fp->dsect = sect;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008440:	461a      	mov	r2, r3
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	6193      	str	r3, [r2, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008452:	895b      	ldrh	r3, [r3, #10]
 8008454:	4618      	mov	r0, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008464:	6812      	ldr	r2, [r2, #0]
 8008466:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800846a:	8952      	ldrh	r2, [r2, #10]
 800846c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008470:	fb01 f202 	mul.w	r2, r1, r2
 8008474:	1a9b      	subs	r3, r3, r2
 8008476:	1ac3      	subs	r3, r0, r3
 8008478:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800847a:	6a3a      	ldr	r2, [r7, #32]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	429a      	cmp	r2, r3
 8008480:	d901      	bls.n	8008486 <f_write+0x3ae>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008494:	6812      	ldr	r2, [r2, #0]
 8008496:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800849a:	8952      	ldrh	r2, [r2, #10]
 800849c:	fbb3 f1f2 	udiv	r1, r3, r2
 80084a0:	fb01 f202 	mul.w	r2, r1, r2
 80084a4:	1a9b      	subs	r3, r3, r2
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	4413      	add	r3, r2
 80084aa:	6a3a      	ldr	r2, [r7, #32]
 80084ac:	69b9      	ldr	r1, [r7, #24]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7fc feec 	bl	800528c <mem_cpy>
		fp->flag |= FA__DIRTY;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084ba:	799b      	ldrb	r3, [r3, #6]
 80084bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084c8:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	6a3b      	ldr	r3, [r7, #32]
 80084ce:	4413      	add	r3, r2
 80084d0:	61bb      	str	r3, [r7, #24]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084d8:	689a      	ldr	r2, [r3, #8]
 80084da:	6a3b      	ldr	r3, [r7, #32]
 80084dc:	4413      	add	r3, r2
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80084e4:	6093      	str	r3, [r2, #8]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	441a      	add	r2, r3
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	601a      	str	r2, [r3, #0]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	6a3b      	ldr	r3, [r7, #32]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f47f ae26 	bne.w	800814e <f_write+0x76>
 8008502:	e000      	b.n	8008506 <f_write+0x42e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008504:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800850c:	689a      	ldr	r2, [r3, #8]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	429a      	cmp	r2, r3
 8008518:	d907      	bls.n	800852a <f_write+0x452>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008528:	60d3      	str	r3, [r2, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008530:	799b      	ldrb	r3, [r3, #6]
 8008532:	f043 0320 	orr.w	r3, r3, #32
 8008536:	b2da      	uxtb	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800853e:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3728      	adds	r7, #40	; 0x28
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b086      	sub	sp, #24
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7ff fa22 	bl	800799c <validate>
 8008558:	4603      	mov	r3, r0
 800855a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800855c:	7dfb      	ldrb	r3, [r7, #23]
 800855e:	2b00      	cmp	r3, #0
 8008560:	f040 80bc 	bne.w	80086dc <f_sync+0x192>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800856a:	799b      	ldrb	r3, [r3, #6]
 800856c:	f003 0320 	and.w	r3, r3, #32
 8008570:	2b00      	cmp	r3, #0
 8008572:	f000 80b3 	beq.w	80086dc <f_sync+0x192>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800857c:	799b      	ldrb	r3, [r3, #6]
 800857e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008582:	2b00      	cmp	r3, #0
 8008584:	d01e      	beq.n	80085c4 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008592:	7858      	ldrb	r0, [r3, #1]
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800859c:	699a      	ldr	r2, [r3, #24]
 800859e:	2301      	movs	r3, #1
 80085a0:	f7fc fe36 	bl	8005210 <disk_write>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d001      	beq.n	80085ae <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80085aa:	2301      	movs	r3, #1
 80085ac:	e097      	b.n	80086de <f_sync+0x194>
				fp->flag &= ~FA__DIRTY;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085b4:	799b      	ldrb	r3, [r3, #6]
 80085b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085ba:	b2da      	uxtb	r2, r3
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085c2:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085d2:	69db      	ldr	r3, [r3, #28]
 80085d4:	4619      	mov	r1, r3
 80085d6:	4610      	mov	r0, r2
 80085d8:	f7fd f8e0 	bl	800579c <move_window>
 80085dc:	4603      	mov	r3, r0
 80085de:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80085e0:	7dfb      	ldrb	r3, [r7, #23]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d17a      	bne.n	80086dc <f_sync+0x192>
				dir = fp->dir_ptr;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085ec:	6a1b      	ldr	r3, [r3, #32]
 80085ee:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	330b      	adds	r3, #11
 80085f4:	781a      	ldrb	r2, [r3, #0]
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	330b      	adds	r3, #11
 80085fa:	f042 0220 	orr.w	r2, r2, #32
 80085fe:	b2d2      	uxtb	r2, r2
 8008600:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008608:	68da      	ldr	r2, [r3, #12]
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	331c      	adds	r3, #28
 800860e:	b2d2      	uxtb	r2, r2
 8008610:	701a      	strb	r2, [r3, #0]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	b29b      	uxth	r3, r3
 800861c:	0a1b      	lsrs	r3, r3, #8
 800861e:	b29a      	uxth	r2, r3
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	331d      	adds	r3, #29
 8008624:	b2d2      	uxtb	r2, r2
 8008626:	701a      	strb	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	0c1a      	lsrs	r2, r3, #16
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	331e      	adds	r3, #30
 8008636:	b2d2      	uxtb	r2, r2
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	0e1a      	lsrs	r2, r3, #24
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	331f      	adds	r3, #31
 8008648:	b2d2      	uxtb	r2, r2
 800864a:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	4619      	mov	r1, r3
 8008656:	6938      	ldr	r0, [r7, #16]
 8008658:	f7fd ffe1 	bl	800661e <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800865c:	f7fc fd16 	bl	800508c <get_fattime>
 8008660:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	3316      	adds	r3, #22
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	b2d2      	uxtb	r2, r2
 800866a:	701a      	strb	r2, [r3, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	b29b      	uxth	r3, r3
 8008670:	0a1b      	lsrs	r3, r3, #8
 8008672:	b29a      	uxth	r2, r3
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	3317      	adds	r3, #23
 8008678:	b2d2      	uxtb	r2, r2
 800867a:	701a      	strb	r2, [r3, #0]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	0c1a      	lsrs	r2, r3, #16
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	3318      	adds	r3, #24
 8008684:	b2d2      	uxtb	r2, r2
 8008686:	701a      	strb	r2, [r3, #0]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	0e1a      	lsrs	r2, r3, #24
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	3319      	adds	r3, #25
 8008690:	b2d2      	uxtb	r2, r2
 8008692:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	3312      	adds	r3, #18
 8008698:	2200      	movs	r2, #0
 800869a:	701a      	strb	r2, [r3, #0]
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	3313      	adds	r3, #19
 80086a0:	2200      	movs	r2, #0
 80086a2:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086aa:	799b      	ldrb	r3, [r3, #6]
 80086ac:	f023 0320 	bic.w	r3, r3, #32
 80086b0:	b2da      	uxtb	r2, r3
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086b8:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086c6:	2201      	movs	r2, #1
 80086c8:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fd f894 	bl	8005800 <sync_fs>
 80086d8:	4603      	mov	r3, r0
 80086da:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80086dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3718      	adds	r7, #24
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}

080086e6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80086e6:	b580      	push	{r7, lr}
 80086e8:	b084      	sub	sp, #16
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f7ff ff2b 	bl	800854a <f_sync>
 80086f4:	4603      	mov	r3, r0
 80086f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d119      	bne.n	8008732 <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f7ff f94c 	bl	800799c <validate>
 8008704:	4603      	mov	r3, r0
 8008706:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008708:	7bfb      	ldrb	r3, [r7, #15]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d111      	bne.n	8008732 <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008716:	4618      	mov	r0, r3
 8008718:	f7fc ff80 	bl	800561c <dec_lock>
 800871c:	4603      	mov	r3, r0
 800871e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d105      	bne.n	8008732 <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800872c:	461a      	mov	r2, r3
 800872e:	2300      	movs	r3, #0
 8008730:	6013      	str	r3, [r2, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008732:	7bfb      	ldrb	r3, [r7, #15]
}
 8008734:	4618      	mov	r0, r3
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b090      	sub	sp, #64	; 0x40
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f7ff f928 	bl	800799c <validate>
 800874c:	4603      	mov	r3, r0
 800874e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8008752:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008756:	2b00      	cmp	r3, #0
 8008758:	d002      	beq.n	8008760 <f_lseek+0x24>
 800875a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800875e:	e2da      	b.n	8008d16 <f_lseek+0x5da>
	if (fp->err)						/* Check error */
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008766:	79db      	ldrb	r3, [r3, #7]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d004      	beq.n	8008776 <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008772:	79db      	ldrb	r3, [r3, #7]
 8008774:	e2cf      	b.n	8008d16 <f_lseek+0x5da>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b00      	cmp	r3, #0
 8008780:	f000 8124 	beq.w	80089cc <f_lseek+0x290>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800878a:	d16c      	bne.n	8008866 <f_lseek+0x12a>
			tbl = fp->cltbl;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008794:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	1d1a      	adds	r2, r3, #4
 800879a:	627a      	str	r2, [r7, #36]	; 0x24
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	617b      	str	r3, [r7, #20]
 80087a0:	2302      	movs	r3, #2
 80087a2:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80087ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d046      	beq.n	8008842 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80087b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b6:	613b      	str	r3, [r7, #16]
 80087b8:	2300      	movs	r3, #0
 80087ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087be:	3302      	adds	r3, #2
 80087c0:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80087c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c4:	60fb      	str	r3, [r7, #12]
 80087c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087c8:	3301      	adds	r3, #1
 80087ca:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7fd f8f5 	bl	80059c6 <get_fat>
 80087dc:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 80087de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d806      	bhi.n	80087f2 <f_lseek+0xb6>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ea:	2202      	movs	r2, #2
 80087ec:	71da      	strb	r2, [r3, #7]
 80087ee:	2302      	movs	r3, #2
 80087f0:	e291      	b.n	8008d16 <f_lseek+0x5da>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80087f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087f8:	d106      	bne.n	8008808 <f_lseek+0xcc>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008800:	2201      	movs	r2, #1
 8008802:	71da      	strb	r2, [r3, #7]
 8008804:	2301      	movs	r3, #1
 8008806:	e286      	b.n	8008d16 <f_lseek+0x5da>
					} while (cl == pcl + 1);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	3301      	adds	r3, #1
 800880c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800880e:	429a      	cmp	r2, r3
 8008810:	d0d7      	beq.n	80087c2 <f_lseek+0x86>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008812:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	429a      	cmp	r2, r3
 8008818:	d809      	bhi.n	800882e <f_lseek+0xf2>
						*tbl++ = ncl; *tbl++ = tcl;
 800881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881c:	1d1a      	adds	r2, r3, #4
 800881e:	627a      	str	r2, [r7, #36]	; 0x24
 8008820:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008826:	1d1a      	adds	r2, r3, #4
 8008828:	627a      	str	r2, [r7, #36]	; 0x24
 800882a:	693a      	ldr	r2, [r7, #16]
 800882c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800883e:	429a      	cmp	r2, r3
 8008840:	d3b8      	bcc.n	80087b4 <f_lseek+0x78>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800884c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800884e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	429a      	cmp	r2, r3
 8008854:	d803      	bhi.n	800885e <f_lseek+0x122>
				*tbl = 0;		/* Terminate table */
 8008856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008858:	2200      	movs	r2, #0
 800885a:	601a      	str	r2, [r3, #0]
 800885c:	e259      	b.n	8008d12 <f_lseek+0x5d6>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800885e:	2311      	movs	r3, #17
 8008860:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008864:	e255      	b.n	8008d12 <f_lseek+0x5d6>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	683a      	ldr	r2, [r7, #0]
 8008870:	429a      	cmp	r2, r3
 8008872:	d904      	bls.n	800887e <f_lseek+0x142>
				ofs = fp->fsize;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800887a:	68db      	ldr	r3, [r3, #12]
 800887c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008884:	461a      	mov	r2, r3
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	6093      	str	r3, [r2, #8]
			if (ofs) {
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	f000 8240 	beq.w	8008d12 <f_lseek+0x5d6>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	3b01      	subs	r3, #1
 8008896:	4619      	mov	r1, r3
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f7fd fbec 	bl	8006076 <clmt_clust>
 800889e:	4602      	mov	r2, r0
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088a6:	615a      	str	r2, [r3, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	4619      	mov	r1, r3
 80088ba:	4610      	mov	r0, r2
 80088bc:	f7fd f85f 	bl	800597e <clust2sect>
 80088c0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d106      	bne.n	80088d6 <f_lseek+0x19a>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088ce:	2202      	movs	r2, #2
 80088d0:	71da      	strb	r2, [r3, #7]
 80088d2:	2302      	movs	r3, #2
 80088d4:	e21f      	b.n	8008d16 <f_lseek+0x5da>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	3b01      	subs	r3, #1
 80088da:	687a      	ldr	r2, [r7, #4]
 80088dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80088e0:	6812      	ldr	r2, [r2, #0]
 80088e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80088e6:	8952      	ldrh	r2, [r2, #10]
 80088e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80088f2:	6812      	ldr	r2, [r2, #0]
 80088f4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80088f8:	7892      	ldrb	r2, [r2, #2]
 80088fa:	3a01      	subs	r2, #1
 80088fc:	4013      	ands	r3, r2
 80088fe:	69ba      	ldr	r2, [r7, #24]
 8008900:	4413      	add	r3, r2
 8008902:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008912:	6812      	ldr	r2, [r2, #0]
 8008914:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008918:	8952      	ldrh	r2, [r2, #10]
 800891a:	fbb3 f1f2 	udiv	r1, r3, r2
 800891e:	fb01 f202 	mul.w	r2, r1, r2
 8008922:	1a9b      	subs	r3, r3, r2
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 81f4 	beq.w	8008d12 <f_lseek+0x5d6>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008930:	699b      	ldr	r3, [r3, #24]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	429a      	cmp	r2, r3
 8008936:	f000 81ec 	beq.w	8008d12 <f_lseek+0x5d6>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008940:	799b      	ldrb	r3, [r3, #6]
 8008942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008946:	2b00      	cmp	r3, #0
 8008948:	d023      	beq.n	8008992 <f_lseek+0x256>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008956:	7858      	ldrb	r0, [r3, #1]
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008960:	699a      	ldr	r2, [r3, #24]
 8008962:	2301      	movs	r3, #1
 8008964:	f7fc fc54 	bl	8005210 <disk_write>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d006      	beq.n	800897c <f_lseek+0x240>
							ABORT(fp->fs, FR_DISK_ERR);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008974:	2201      	movs	r2, #1
 8008976:	71da      	strb	r2, [r3, #7]
 8008978:	2301      	movs	r3, #1
 800897a:	e1cc      	b.n	8008d16 <f_lseek+0x5da>
						fp->flag &= ~FA__DIRTY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008982:	799b      	ldrb	r3, [r3, #6]
 8008984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008988:	b2da      	uxtb	r2, r3
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008990:	719a      	strb	r2, [r3, #6]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800899e:	7858      	ldrb	r0, [r3, #1]
 80089a0:	6879      	ldr	r1, [r7, #4]
 80089a2:	2301      	movs	r3, #1
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	f7fc fc13 	bl	80051d0 <disk_read>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d006      	beq.n	80089be <f_lseek+0x282>
						ABORT(fp->fs, FR_DISK_ERR);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089b6:	2201      	movs	r2, #1
 80089b8:	71da      	strb	r2, [r3, #7]
 80089ba:	2301      	movs	r3, #1
 80089bc:	e1ab      	b.n	8008d16 <f_lseek+0x5da>
#endif
					fp->dsect = dsc;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089c4:	461a      	mov	r2, r3
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	6193      	str	r3, [r2, #24]
 80089ca:	e1a2      	b.n	8008d12 <f_lseek+0x5d6>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d90c      	bls.n	80089f4 <f_lseek+0x2b8>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089e0:	799b      	ldrb	r3, [r3, #6]
 80089e2:	f003 0302 	and.w	r3, r3, #2
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d104      	bne.n	80089f4 <f_lseek+0x2b8>
#endif
			) ofs = fp->fsize;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80089fe:	2300      	movs	r3, #0
 8008a00:	637b      	str	r3, [r7, #52]	; 0x34
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a08:	461a      	mov	r2, r3
 8008a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a0c:	6093      	str	r3, [r2, #8]
		if (ofs) {
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 8100 	beq.w	8008c16 <f_lseek+0x4da>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a22:	789b      	ldrb	r3, [r3, #2]
 8008a24:	461a      	mov	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a32:	895b      	ldrh	r3, [r3, #10]
 8008a34:	fb02 f303 	mul.w	r3, r2, r3
 8008a38:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d021      	beq.n	8008a84 <f_lseek+0x348>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	1e5a      	subs	r2, r3, #1
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a4a:	6a3b      	ldr	r3, [r7, #32]
 8008a4c:	1e59      	subs	r1, r3, #1
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d315      	bcc.n	8008a84 <f_lseek+0x348>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	1e5a      	subs	r2, r3, #1
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	425b      	negs	r3, r3
 8008a60:	4013      	ands	r3, r2
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008a68:	6093      	str	r3, [r2, #8]
				ofs -= fp->fptr;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a7e:	695b      	ldr	r3, [r3, #20]
 8008a80:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a82:	e031      	b.n	8008ae8 <f_lseek+0x3ac>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d123      	bne.n	8008adc <f_lseek+0x3a0>
					clst = create_chain(fp->fs, 0);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fd fa41 	bl	8005f26 <create_chain>
 8008aa4:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d106      	bne.n	8008aba <f_lseek+0x37e>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	71da      	strb	r2, [r3, #7]
 8008ab6:	2302      	movs	r3, #2
 8008ab8:	e12d      	b.n	8008d16 <f_lseek+0x5da>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ac0:	d106      	bne.n	8008ad0 <f_lseek+0x394>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ac8:	2201      	movs	r2, #1
 8008aca:	71da      	strb	r2, [r3, #7]
 8008acc:	2301      	movs	r3, #1
 8008ace:	e122      	b.n	8008d16 <f_lseek+0x5da>
					fp->sclust = clst;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ada:	6113      	str	r3, [r2, #16]
				}
#endif
				fp->clust = clst;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae6:	6153      	str	r3, [r2, #20]
			}
			if (clst != 0) {
 8008ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 8093 	beq.w	8008c16 <f_lseek+0x4da>
				while (ofs > bcs) {						/* Cluster following loop */
 8008af0:	e052      	b.n	8008b98 <f_lseek+0x45c>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008af8:	799b      	ldrb	r3, [r3, #6]
 8008afa:	f003 0302 	and.w	r3, r3, #2
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00e      	beq.n	8008b20 <f_lseek+0x3e4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fd fa0a 	bl	8005f26 <create_chain>
 8008b12:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8008b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d10b      	bne.n	8008b32 <f_lseek+0x3f6>
							ofs = bcs; break;
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	603b      	str	r3, [r7, #0]
 8008b1e:	e03f      	b.n	8008ba0 <f_lseek+0x464>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7fc ff4b 	bl	80059c6 <get_fat>
 8008b30:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b38:	d106      	bne.n	8008b48 <f_lseek+0x40c>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b40:	2201      	movs	r2, #1
 8008b42:	71da      	strb	r2, [r3, #7]
 8008b44:	2301      	movs	r3, #1
 8008b46:	e0e6      	b.n	8008d16 <f_lseek+0x5da>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8008b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d909      	bls.n	8008b62 <f_lseek+0x426>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b5a:	695b      	ldr	r3, [r3, #20]
 8008b5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d306      	bcc.n	8008b70 <f_lseek+0x434>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b68:	2202      	movs	r2, #2
 8008b6a:	71da      	strb	r2, [r3, #7]
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	e0d2      	b.n	8008d16 <f_lseek+0x5da>
					fp->clust = clst;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b76:	461a      	mov	r2, r3
 8008b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b7a:	6153      	str	r3, [r2, #20]
					fp->fptr += bcs;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b82:	689a      	ldr	r2, [r3, #8]
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	4413      	add	r3, r2
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008b8e:	6093      	str	r3, [r2, #8]
					ofs -= bcs;
 8008b90:	683a      	ldr	r2, [r7, #0]
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	1ad3      	subs	r3, r2, r3
 8008b96:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8008b98:	683a      	ldr	r2, [r7, #0]
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d8a8      	bhi.n	8008af2 <f_lseek+0x3b6>
				}
				fp->fptr += ofs;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ba6:	689a      	ldr	r2, [r3, #8]
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	4413      	add	r3, r2
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008bb2:	6093      	str	r3, [r2, #8]
				if (ofs % SS(fp->fs)) {
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bc0:	895b      	ldrh	r3, [r3, #10]
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	fbb3 f1f2 	udiv	r1, r3, r2
 8008bca:	fb01 f202 	mul.w	r2, r1, r2
 8008bce:	1a9b      	subs	r3, r3, r2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d020      	beq.n	8008c16 <f_lseek+0x4da>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7fc fecd 	bl	800597e <clust2sect>
 8008be4:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8008be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d106      	bne.n	8008bfa <f_lseek+0x4be>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	71da      	strb	r2, [r3, #7]
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	e08d      	b.n	8008d16 <f_lseek+0x5da>
					nsect += ofs / SS(fp->fs);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c06:	895b      	ldrh	r3, [r3, #10]
 8008c08:	461a      	mov	r2, r3
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c12:	4413      	add	r3, r2
 8008c14:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008c24:	6812      	ldr	r2, [r2, #0]
 8008c26:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008c2a:	8952      	ldrh	r2, [r2, #10]
 8008c2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c30:	fb01 f202 	mul.w	r2, r1, r2
 8008c34:	1a9b      	subs	r3, r3, r2
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d04e      	beq.n	8008cd8 <f_lseek+0x59c>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d047      	beq.n	8008cd8 <f_lseek+0x59c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c4e:	799b      	ldrb	r3, [r3, #6]
 8008c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d023      	beq.n	8008ca0 <f_lseek+0x564>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c64:	7858      	ldrb	r0, [r3, #1]
 8008c66:	6879      	ldr	r1, [r7, #4]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c6e:	699a      	ldr	r2, [r3, #24]
 8008c70:	2301      	movs	r3, #1
 8008c72:	f7fc facd 	bl	8005210 <disk_write>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d006      	beq.n	8008c8a <f_lseek+0x54e>
					ABORT(fp->fs, FR_DISK_ERR);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c82:	2201      	movs	r2, #1
 8008c84:	71da      	strb	r2, [r3, #7]
 8008c86:	2301      	movs	r3, #1
 8008c88:	e045      	b.n	8008d16 <f_lseek+0x5da>
				fp->flag &= ~FA__DIRTY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c90:	799b      	ldrb	r3, [r3, #6]
 8008c92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c96:	b2da      	uxtb	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c9e:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cac:	7858      	ldrb	r0, [r3, #1]
 8008cae:	6879      	ldr	r1, [r7, #4]
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cb4:	f7fc fa8c 	bl	80051d0 <disk_read>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d006      	beq.n	8008ccc <f_lseek+0x590>
				ABORT(fp->fs, FR_DISK_ERR);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	71da      	strb	r2, [r3, #7]
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e024      	b.n	8008d16 <f_lseek+0x5da>
#endif
			fp->dsect = nsect;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd6:	6193      	str	r3, [r2, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d912      	bls.n	8008d12 <f_lseek+0x5d6>
			fp->fsize = fp->fptr;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008cfa:	60d3      	str	r3, [r2, #12]
			fp->flag |= FA__WRITTEN;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d02:	799b      	ldrb	r3, [r3, #6]
 8008d04:	f043 0320 	orr.w	r3, r3, #32
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d10:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8008d12:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3740      	adds	r7, #64	; 0x40
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b084      	sub	sp, #16
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
 8008d26:	460b      	mov	r3, r1
 8008d28:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8008d2a:	78fb      	ldrb	r3, [r7, #3]
 8008d2c:	2b0a      	cmp	r3, #10
 8008d2e:	d103      	bne.n	8008d38 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8008d30:	210d      	movs	r1, #13
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f7ff fff3 	bl	8008d1e <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	db25      	blt.n	8008d90 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	60fa      	str	r2, [r7, #12]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	78fa      	ldrb	r2, [r7, #3]
 8008d50:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2b3c      	cmp	r3, #60	; 0x3c
 8008d56:	dd12      	ble.n	8008d7e <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6818      	ldr	r0, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f103 010c 	add.w	r1, r3, #12
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	f107 0308 	add.w	r3, r7, #8
 8008d68:	f7ff f9b6 	bl	80080d8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8008d6c:	68ba      	ldr	r2, [r7, #8]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d101      	bne.n	8008d78 <putc_bfd+0x5a>
 8008d74:	2300      	movs	r3, #0
 8008d76:	e001      	b.n	8008d7c <putc_bfd+0x5e>
 8008d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d7c:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	609a      	str	r2, [r3, #8]
 8008d8e:	e000      	b.n	8008d92 <putc_bfd+0x74>
	if (i < 0) return;
 8008d90:	bf00      	nop
}
 8008d92:	3710      	adds	r7, #16
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8008d98:	b590      	push	{r4, r7, lr}
 8008d9a:	b097      	sub	sp, #92	; 0x5c
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 8008da6:	2300      	movs	r3, #0
 8008da8:	613b      	str	r3, [r7, #16]
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 8008dae:	e009      	b.n	8008dc4 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	1c5a      	adds	r2, r3, #1
 8008db4:	607a      	str	r2, [r7, #4]
 8008db6:	781a      	ldrb	r2, [r3, #0]
 8008db8:	f107 030c 	add.w	r3, r7, #12
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7ff ffad 	bl	8008d1e <putc_bfd>
	while (*str)			/* Put the string */
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1f1      	bne.n	8008db0 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	db15      	blt.n	8008dfe <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8008dd2:	68f8      	ldr	r0, [r7, #12]
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	461c      	mov	r4, r3
 8008dd8:	f107 0208 	add.w	r2, r7, #8
 8008ddc:	f107 030c 	add.w	r3, r7, #12
 8008de0:	f103 010c 	add.w	r1, r3, #12
 8008de4:	4613      	mov	r3, r2
 8008de6:	4622      	mov	r2, r4
 8008de8:	f7ff f976 	bl	80080d8 <f_write>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d105      	bne.n	8008dfe <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d101      	bne.n	8008dfe <f_puts+0x66>
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	e001      	b.n	8008e02 <f_puts+0x6a>
	return EOF;
 8008dfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	375c      	adds	r7, #92	; 0x5c
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd90      	pop	{r4, r7, pc}
	...

08008e0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b087      	sub	sp, #28
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	4613      	mov	r3, r2
 8008e18:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8008e22:	4b1e      	ldr	r3, [pc, #120]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e24:	7a5b      	ldrb	r3, [r3, #9]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d831      	bhi.n	8008e90 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008e2c:	4b1b      	ldr	r3, [pc, #108]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e2e:	7a5b      	ldrb	r3, [r3, #9]
 8008e30:	b2db      	uxtb	r3, r3
 8008e32:	461a      	mov	r2, r3
 8008e34:	4b19      	ldr	r3, [pc, #100]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e36:	2100      	movs	r1, #0
 8008e38:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8008e3a:	4b18      	ldr	r3, [pc, #96]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e3c:	7a5b      	ldrb	r3, [r3, #9]
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	4a16      	ldr	r2, [pc, #88]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e42:	009b      	lsls	r3, r3, #2
 8008e44:	4413      	add	r3, r2
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8008e4a:	4b14      	ldr	r3, [pc, #80]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e4c:	7a5b      	ldrb	r3, [r3, #9]
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	461a      	mov	r2, r3
 8008e52:	4b12      	ldr	r3, [pc, #72]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e54:	4413      	add	r3, r2
 8008e56:	79fa      	ldrb	r2, [r7, #7]
 8008e58:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008e5a:	4b10      	ldr	r3, [pc, #64]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e5c:	7a5b      	ldrb	r3, [r3, #9]
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	1c5a      	adds	r2, r3, #1
 8008e62:	b2d1      	uxtb	r1, r2
 8008e64:	4a0d      	ldr	r2, [pc, #52]	; (8008e9c <FATFS_LinkDriverEx+0x90>)
 8008e66:	7251      	strb	r1, [r2, #9]
 8008e68:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008e6a:	7dbb      	ldrb	r3, [r7, #22]
 8008e6c:	3330      	adds	r3, #48	; 0x30
 8008e6e:	b2da      	uxtb	r2, r3
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	3301      	adds	r3, #1
 8008e78:	223a      	movs	r2, #58	; 0x3a
 8008e7a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	3302      	adds	r3, #2
 8008e80:	222f      	movs	r2, #47	; 0x2f
 8008e82:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	3303      	adds	r3, #3
 8008e88:	2200      	movs	r2, #0
 8008e8a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8008e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	371c      	adds	r7, #28
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bc80      	pop	{r7}
 8008e9a:	4770      	bx	lr
 8008e9c:	20002444 	.word	0x20002444

08008ea0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008eaa:	2200      	movs	r2, #0
 8008eac:	6839      	ldr	r1, [r7, #0]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f7ff ffac 	bl	8008e0c <FATFS_LinkDriverEx>
 8008eb4:	4603      	mov	r3, r0
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3708      	adds	r7, #8
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
	...

08008ec0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	6039      	str	r1, [r7, #0]
 8008eca:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008ecc:	88fb      	ldrh	r3, [r7, #6]
 8008ece:	2b7f      	cmp	r3, #127	; 0x7f
 8008ed0:	d802      	bhi.n	8008ed8 <ff_convert+0x18>
		c = chr;
 8008ed2:	88fb      	ldrh	r3, [r7, #6]
 8008ed4:	81fb      	strh	r3, [r7, #14]
 8008ed6:	e025      	b.n	8008f24 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00b      	beq.n	8008ef6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008ede:	88fb      	ldrh	r3, [r7, #6]
 8008ee0:	2bff      	cmp	r3, #255	; 0xff
 8008ee2:	d805      	bhi.n	8008ef0 <ff_convert+0x30>
 8008ee4:	88fb      	ldrh	r3, [r7, #6]
 8008ee6:	3b80      	subs	r3, #128	; 0x80
 8008ee8:	4a11      	ldr	r2, [pc, #68]	; (8008f30 <ff_convert+0x70>)
 8008eea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008eee:	e000      	b.n	8008ef2 <ff_convert+0x32>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	81fb      	strh	r3, [r7, #14]
 8008ef4:	e016      	b.n	8008f24 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	81fb      	strh	r3, [r7, #14]
 8008efa:	e009      	b.n	8008f10 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008efc:	89fb      	ldrh	r3, [r7, #14]
 8008efe:	4a0c      	ldr	r2, [pc, #48]	; (8008f30 <ff_convert+0x70>)
 8008f00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f04:	88fa      	ldrh	r2, [r7, #6]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d006      	beq.n	8008f18 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8008f0a:	89fb      	ldrh	r3, [r7, #14]
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	81fb      	strh	r3, [r7, #14]
 8008f10:	89fb      	ldrh	r3, [r7, #14]
 8008f12:	2b7f      	cmp	r3, #127	; 0x7f
 8008f14:	d9f2      	bls.n	8008efc <ff_convert+0x3c>
 8008f16:	e000      	b.n	8008f1a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008f18:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008f1a:	89fb      	ldrh	r3, [r7, #14]
 8008f1c:	3380      	adds	r3, #128	; 0x80
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008f24:	89fb      	ldrh	r3, [r7, #14]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr
 8008f30:	08009aa4 	.word	0x08009aa4

08008f34 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	60fb      	str	r3, [r7, #12]
 8008f42:	e002      	b.n	8008f4a <ff_wtoupper+0x16>
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	3301      	adds	r3, #1
 8008f48:	60fb      	str	r3, [r7, #12]
 8008f4a:	4a0f      	ldr	r2, [pc, #60]	; (8008f88 <ff_wtoupper+0x54>)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d006      	beq.n	8008f64 <ff_wtoupper+0x30>
 8008f56:	4a0c      	ldr	r2, [pc, #48]	; (8008f88 <ff_wtoupper+0x54>)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f5e:	88fa      	ldrh	r2, [r7, #6]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d1ef      	bne.n	8008f44 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8008f64:	4a08      	ldr	r2, [pc, #32]	; (8008f88 <ff_wtoupper+0x54>)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d004      	beq.n	8008f7a <ff_wtoupper+0x46>
 8008f70:	4a06      	ldr	r2, [pc, #24]	; (8008f8c <ff_wtoupper+0x58>)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f78:	e000      	b.n	8008f7c <ff_wtoupper+0x48>
 8008f7a:	88fb      	ldrh	r3, [r7, #6]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3714      	adds	r7, #20
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bc80      	pop	{r7}
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	08009ba4 	.word	0x08009ba4
 8008f8c:	08009d84 	.word	0x08009d84

08008f90 <siprintf>:
 8008f90:	b40e      	push	{r1, r2, r3}
 8008f92:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f96:	b500      	push	{lr}
 8008f98:	b09c      	sub	sp, #112	; 0x70
 8008f9a:	ab1d      	add	r3, sp, #116	; 0x74
 8008f9c:	9002      	str	r0, [sp, #8]
 8008f9e:	9006      	str	r0, [sp, #24]
 8008fa0:	9107      	str	r1, [sp, #28]
 8008fa2:	9104      	str	r1, [sp, #16]
 8008fa4:	4808      	ldr	r0, [pc, #32]	; (8008fc8 <siprintf+0x38>)
 8008fa6:	4909      	ldr	r1, [pc, #36]	; (8008fcc <siprintf+0x3c>)
 8008fa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fac:	9105      	str	r1, [sp, #20]
 8008fae:	6800      	ldr	r0, [r0, #0]
 8008fb0:	a902      	add	r1, sp, #8
 8008fb2:	9301      	str	r3, [sp, #4]
 8008fb4:	f000 f99c 	bl	80092f0 <_svfiprintf_r>
 8008fb8:	2200      	movs	r2, #0
 8008fba:	9b02      	ldr	r3, [sp, #8]
 8008fbc:	701a      	strb	r2, [r3, #0]
 8008fbe:	b01c      	add	sp, #112	; 0x70
 8008fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fc4:	b003      	add	sp, #12
 8008fc6:	4770      	bx	lr
 8008fc8:	20000074 	.word	0x20000074
 8008fcc:	ffff0208 	.word	0xffff0208

08008fd0 <memset>:
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	4402      	add	r2, r0
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d100      	bne.n	8008fda <memset+0xa>
 8008fd8:	4770      	bx	lr
 8008fda:	f803 1b01 	strb.w	r1, [r3], #1
 8008fde:	e7f9      	b.n	8008fd4 <memset+0x4>

08008fe0 <__errno>:
 8008fe0:	4b01      	ldr	r3, [pc, #4]	; (8008fe8 <__errno+0x8>)
 8008fe2:	6818      	ldr	r0, [r3, #0]
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	20000074 	.word	0x20000074

08008fec <__libc_init_array>:
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	2600      	movs	r6, #0
 8008ff0:	4d0c      	ldr	r5, [pc, #48]	; (8009024 <__libc_init_array+0x38>)
 8008ff2:	4c0d      	ldr	r4, [pc, #52]	; (8009028 <__libc_init_array+0x3c>)
 8008ff4:	1b64      	subs	r4, r4, r5
 8008ff6:	10a4      	asrs	r4, r4, #2
 8008ff8:	42a6      	cmp	r6, r4
 8008ffa:	d109      	bne.n	8009010 <__libc_init_array+0x24>
 8008ffc:	f000 fc7a 	bl	80098f4 <_init>
 8009000:	2600      	movs	r6, #0
 8009002:	4d0a      	ldr	r5, [pc, #40]	; (800902c <__libc_init_array+0x40>)
 8009004:	4c0a      	ldr	r4, [pc, #40]	; (8009030 <__libc_init_array+0x44>)
 8009006:	1b64      	subs	r4, r4, r5
 8009008:	10a4      	asrs	r4, r4, #2
 800900a:	42a6      	cmp	r6, r4
 800900c:	d105      	bne.n	800901a <__libc_init_array+0x2e>
 800900e:	bd70      	pop	{r4, r5, r6, pc}
 8009010:	f855 3b04 	ldr.w	r3, [r5], #4
 8009014:	4798      	blx	r3
 8009016:	3601      	adds	r6, #1
 8009018:	e7ee      	b.n	8008ff8 <__libc_init_array+0xc>
 800901a:	f855 3b04 	ldr.w	r3, [r5], #4
 800901e:	4798      	blx	r3
 8009020:	3601      	adds	r6, #1
 8009022:	e7f2      	b.n	800900a <__libc_init_array+0x1e>
 8009024:	08009f98 	.word	0x08009f98
 8009028:	08009f98 	.word	0x08009f98
 800902c:	08009f98 	.word	0x08009f98
 8009030:	08009f9c 	.word	0x08009f9c

08009034 <__retarget_lock_acquire_recursive>:
 8009034:	4770      	bx	lr

08009036 <__retarget_lock_release_recursive>:
 8009036:	4770      	bx	lr

08009038 <memcpy>:
 8009038:	440a      	add	r2, r1
 800903a:	4291      	cmp	r1, r2
 800903c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009040:	d100      	bne.n	8009044 <memcpy+0xc>
 8009042:	4770      	bx	lr
 8009044:	b510      	push	{r4, lr}
 8009046:	f811 4b01 	ldrb.w	r4, [r1], #1
 800904a:	4291      	cmp	r1, r2
 800904c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009050:	d1f9      	bne.n	8009046 <memcpy+0xe>
 8009052:	bd10      	pop	{r4, pc}

08009054 <_free_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4605      	mov	r5, r0
 8009058:	2900      	cmp	r1, #0
 800905a:	d040      	beq.n	80090de <_free_r+0x8a>
 800905c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009060:	1f0c      	subs	r4, r1, #4
 8009062:	2b00      	cmp	r3, #0
 8009064:	bfb8      	it	lt
 8009066:	18e4      	addlt	r4, r4, r3
 8009068:	f000 f8dc 	bl	8009224 <__malloc_lock>
 800906c:	4a1c      	ldr	r2, [pc, #112]	; (80090e0 <_free_r+0x8c>)
 800906e:	6813      	ldr	r3, [r2, #0]
 8009070:	b933      	cbnz	r3, 8009080 <_free_r+0x2c>
 8009072:	6063      	str	r3, [r4, #4]
 8009074:	6014      	str	r4, [r2, #0]
 8009076:	4628      	mov	r0, r5
 8009078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800907c:	f000 b8d8 	b.w	8009230 <__malloc_unlock>
 8009080:	42a3      	cmp	r3, r4
 8009082:	d908      	bls.n	8009096 <_free_r+0x42>
 8009084:	6820      	ldr	r0, [r4, #0]
 8009086:	1821      	adds	r1, r4, r0
 8009088:	428b      	cmp	r3, r1
 800908a:	bf01      	itttt	eq
 800908c:	6819      	ldreq	r1, [r3, #0]
 800908e:	685b      	ldreq	r3, [r3, #4]
 8009090:	1809      	addeq	r1, r1, r0
 8009092:	6021      	streq	r1, [r4, #0]
 8009094:	e7ed      	b.n	8009072 <_free_r+0x1e>
 8009096:	461a      	mov	r2, r3
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	b10b      	cbz	r3, 80090a0 <_free_r+0x4c>
 800909c:	42a3      	cmp	r3, r4
 800909e:	d9fa      	bls.n	8009096 <_free_r+0x42>
 80090a0:	6811      	ldr	r1, [r2, #0]
 80090a2:	1850      	adds	r0, r2, r1
 80090a4:	42a0      	cmp	r0, r4
 80090a6:	d10b      	bne.n	80090c0 <_free_r+0x6c>
 80090a8:	6820      	ldr	r0, [r4, #0]
 80090aa:	4401      	add	r1, r0
 80090ac:	1850      	adds	r0, r2, r1
 80090ae:	4283      	cmp	r3, r0
 80090b0:	6011      	str	r1, [r2, #0]
 80090b2:	d1e0      	bne.n	8009076 <_free_r+0x22>
 80090b4:	6818      	ldr	r0, [r3, #0]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	4408      	add	r0, r1
 80090ba:	6010      	str	r0, [r2, #0]
 80090bc:	6053      	str	r3, [r2, #4]
 80090be:	e7da      	b.n	8009076 <_free_r+0x22>
 80090c0:	d902      	bls.n	80090c8 <_free_r+0x74>
 80090c2:	230c      	movs	r3, #12
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	e7d6      	b.n	8009076 <_free_r+0x22>
 80090c8:	6820      	ldr	r0, [r4, #0]
 80090ca:	1821      	adds	r1, r4, r0
 80090cc:	428b      	cmp	r3, r1
 80090ce:	bf01      	itttt	eq
 80090d0:	6819      	ldreq	r1, [r3, #0]
 80090d2:	685b      	ldreq	r3, [r3, #4]
 80090d4:	1809      	addeq	r1, r1, r0
 80090d6:	6021      	streq	r1, [r4, #0]
 80090d8:	6063      	str	r3, [r4, #4]
 80090da:	6054      	str	r4, [r2, #4]
 80090dc:	e7cb      	b.n	8009076 <_free_r+0x22>
 80090de:	bd38      	pop	{r3, r4, r5, pc}
 80090e0:	20002590 	.word	0x20002590

080090e4 <sbrk_aligned>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	4e0e      	ldr	r6, [pc, #56]	; (8009120 <sbrk_aligned+0x3c>)
 80090e8:	460c      	mov	r4, r1
 80090ea:	6831      	ldr	r1, [r6, #0]
 80090ec:	4605      	mov	r5, r0
 80090ee:	b911      	cbnz	r1, 80090f6 <sbrk_aligned+0x12>
 80090f0:	f000 fbaa 	bl	8009848 <_sbrk_r>
 80090f4:	6030      	str	r0, [r6, #0]
 80090f6:	4621      	mov	r1, r4
 80090f8:	4628      	mov	r0, r5
 80090fa:	f000 fba5 	bl	8009848 <_sbrk_r>
 80090fe:	1c43      	adds	r3, r0, #1
 8009100:	d00a      	beq.n	8009118 <sbrk_aligned+0x34>
 8009102:	1cc4      	adds	r4, r0, #3
 8009104:	f024 0403 	bic.w	r4, r4, #3
 8009108:	42a0      	cmp	r0, r4
 800910a:	d007      	beq.n	800911c <sbrk_aligned+0x38>
 800910c:	1a21      	subs	r1, r4, r0
 800910e:	4628      	mov	r0, r5
 8009110:	f000 fb9a 	bl	8009848 <_sbrk_r>
 8009114:	3001      	adds	r0, #1
 8009116:	d101      	bne.n	800911c <sbrk_aligned+0x38>
 8009118:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800911c:	4620      	mov	r0, r4
 800911e:	bd70      	pop	{r4, r5, r6, pc}
 8009120:	20002594 	.word	0x20002594

08009124 <_malloc_r>:
 8009124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009128:	1ccd      	adds	r5, r1, #3
 800912a:	f025 0503 	bic.w	r5, r5, #3
 800912e:	3508      	adds	r5, #8
 8009130:	2d0c      	cmp	r5, #12
 8009132:	bf38      	it	cc
 8009134:	250c      	movcc	r5, #12
 8009136:	2d00      	cmp	r5, #0
 8009138:	4607      	mov	r7, r0
 800913a:	db01      	blt.n	8009140 <_malloc_r+0x1c>
 800913c:	42a9      	cmp	r1, r5
 800913e:	d905      	bls.n	800914c <_malloc_r+0x28>
 8009140:	230c      	movs	r3, #12
 8009142:	2600      	movs	r6, #0
 8009144:	603b      	str	r3, [r7, #0]
 8009146:	4630      	mov	r0, r6
 8009148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800914c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009220 <_malloc_r+0xfc>
 8009150:	f000 f868 	bl	8009224 <__malloc_lock>
 8009154:	f8d8 3000 	ldr.w	r3, [r8]
 8009158:	461c      	mov	r4, r3
 800915a:	bb5c      	cbnz	r4, 80091b4 <_malloc_r+0x90>
 800915c:	4629      	mov	r1, r5
 800915e:	4638      	mov	r0, r7
 8009160:	f7ff ffc0 	bl	80090e4 <sbrk_aligned>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	4604      	mov	r4, r0
 8009168:	d155      	bne.n	8009216 <_malloc_r+0xf2>
 800916a:	f8d8 4000 	ldr.w	r4, [r8]
 800916e:	4626      	mov	r6, r4
 8009170:	2e00      	cmp	r6, #0
 8009172:	d145      	bne.n	8009200 <_malloc_r+0xdc>
 8009174:	2c00      	cmp	r4, #0
 8009176:	d048      	beq.n	800920a <_malloc_r+0xe6>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	4631      	mov	r1, r6
 800917c:	4638      	mov	r0, r7
 800917e:	eb04 0903 	add.w	r9, r4, r3
 8009182:	f000 fb61 	bl	8009848 <_sbrk_r>
 8009186:	4581      	cmp	r9, r0
 8009188:	d13f      	bne.n	800920a <_malloc_r+0xe6>
 800918a:	6821      	ldr	r1, [r4, #0]
 800918c:	4638      	mov	r0, r7
 800918e:	1a6d      	subs	r5, r5, r1
 8009190:	4629      	mov	r1, r5
 8009192:	f7ff ffa7 	bl	80090e4 <sbrk_aligned>
 8009196:	3001      	adds	r0, #1
 8009198:	d037      	beq.n	800920a <_malloc_r+0xe6>
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	442b      	add	r3, r5
 800919e:	6023      	str	r3, [r4, #0]
 80091a0:	f8d8 3000 	ldr.w	r3, [r8]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d038      	beq.n	800921a <_malloc_r+0xf6>
 80091a8:	685a      	ldr	r2, [r3, #4]
 80091aa:	42a2      	cmp	r2, r4
 80091ac:	d12b      	bne.n	8009206 <_malloc_r+0xe2>
 80091ae:	2200      	movs	r2, #0
 80091b0:	605a      	str	r2, [r3, #4]
 80091b2:	e00f      	b.n	80091d4 <_malloc_r+0xb0>
 80091b4:	6822      	ldr	r2, [r4, #0]
 80091b6:	1b52      	subs	r2, r2, r5
 80091b8:	d41f      	bmi.n	80091fa <_malloc_r+0xd6>
 80091ba:	2a0b      	cmp	r2, #11
 80091bc:	d917      	bls.n	80091ee <_malloc_r+0xca>
 80091be:	1961      	adds	r1, r4, r5
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	6025      	str	r5, [r4, #0]
 80091c4:	bf18      	it	ne
 80091c6:	6059      	strne	r1, [r3, #4]
 80091c8:	6863      	ldr	r3, [r4, #4]
 80091ca:	bf08      	it	eq
 80091cc:	f8c8 1000 	streq.w	r1, [r8]
 80091d0:	5162      	str	r2, [r4, r5]
 80091d2:	604b      	str	r3, [r1, #4]
 80091d4:	4638      	mov	r0, r7
 80091d6:	f104 060b 	add.w	r6, r4, #11
 80091da:	f000 f829 	bl	8009230 <__malloc_unlock>
 80091de:	f026 0607 	bic.w	r6, r6, #7
 80091e2:	1d23      	adds	r3, r4, #4
 80091e4:	1af2      	subs	r2, r6, r3
 80091e6:	d0ae      	beq.n	8009146 <_malloc_r+0x22>
 80091e8:	1b9b      	subs	r3, r3, r6
 80091ea:	50a3      	str	r3, [r4, r2]
 80091ec:	e7ab      	b.n	8009146 <_malloc_r+0x22>
 80091ee:	42a3      	cmp	r3, r4
 80091f0:	6862      	ldr	r2, [r4, #4]
 80091f2:	d1dd      	bne.n	80091b0 <_malloc_r+0x8c>
 80091f4:	f8c8 2000 	str.w	r2, [r8]
 80091f8:	e7ec      	b.n	80091d4 <_malloc_r+0xb0>
 80091fa:	4623      	mov	r3, r4
 80091fc:	6864      	ldr	r4, [r4, #4]
 80091fe:	e7ac      	b.n	800915a <_malloc_r+0x36>
 8009200:	4634      	mov	r4, r6
 8009202:	6876      	ldr	r6, [r6, #4]
 8009204:	e7b4      	b.n	8009170 <_malloc_r+0x4c>
 8009206:	4613      	mov	r3, r2
 8009208:	e7cc      	b.n	80091a4 <_malloc_r+0x80>
 800920a:	230c      	movs	r3, #12
 800920c:	4638      	mov	r0, r7
 800920e:	603b      	str	r3, [r7, #0]
 8009210:	f000 f80e 	bl	8009230 <__malloc_unlock>
 8009214:	e797      	b.n	8009146 <_malloc_r+0x22>
 8009216:	6025      	str	r5, [r4, #0]
 8009218:	e7dc      	b.n	80091d4 <_malloc_r+0xb0>
 800921a:	605b      	str	r3, [r3, #4]
 800921c:	deff      	udf	#255	; 0xff
 800921e:	bf00      	nop
 8009220:	20002590 	.word	0x20002590

08009224 <__malloc_lock>:
 8009224:	4801      	ldr	r0, [pc, #4]	; (800922c <__malloc_lock+0x8>)
 8009226:	f7ff bf05 	b.w	8009034 <__retarget_lock_acquire_recursive>
 800922a:	bf00      	nop
 800922c:	2000258c 	.word	0x2000258c

08009230 <__malloc_unlock>:
 8009230:	4801      	ldr	r0, [pc, #4]	; (8009238 <__malloc_unlock+0x8>)
 8009232:	f7ff bf00 	b.w	8009036 <__retarget_lock_release_recursive>
 8009236:	bf00      	nop
 8009238:	2000258c 	.word	0x2000258c

0800923c <__ssputs_r>:
 800923c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009240:	461f      	mov	r7, r3
 8009242:	688e      	ldr	r6, [r1, #8]
 8009244:	4682      	mov	sl, r0
 8009246:	42be      	cmp	r6, r7
 8009248:	460c      	mov	r4, r1
 800924a:	4690      	mov	r8, r2
 800924c:	680b      	ldr	r3, [r1, #0]
 800924e:	d82c      	bhi.n	80092aa <__ssputs_r+0x6e>
 8009250:	898a      	ldrh	r2, [r1, #12]
 8009252:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009256:	d026      	beq.n	80092a6 <__ssputs_r+0x6a>
 8009258:	6965      	ldr	r5, [r4, #20]
 800925a:	6909      	ldr	r1, [r1, #16]
 800925c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009260:	eba3 0901 	sub.w	r9, r3, r1
 8009264:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009268:	1c7b      	adds	r3, r7, #1
 800926a:	444b      	add	r3, r9
 800926c:	106d      	asrs	r5, r5, #1
 800926e:	429d      	cmp	r5, r3
 8009270:	bf38      	it	cc
 8009272:	461d      	movcc	r5, r3
 8009274:	0553      	lsls	r3, r2, #21
 8009276:	d527      	bpl.n	80092c8 <__ssputs_r+0x8c>
 8009278:	4629      	mov	r1, r5
 800927a:	f7ff ff53 	bl	8009124 <_malloc_r>
 800927e:	4606      	mov	r6, r0
 8009280:	b360      	cbz	r0, 80092dc <__ssputs_r+0xa0>
 8009282:	464a      	mov	r2, r9
 8009284:	6921      	ldr	r1, [r4, #16]
 8009286:	f7ff fed7 	bl	8009038 <memcpy>
 800928a:	89a3      	ldrh	r3, [r4, #12]
 800928c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009294:	81a3      	strh	r3, [r4, #12]
 8009296:	6126      	str	r6, [r4, #16]
 8009298:	444e      	add	r6, r9
 800929a:	6026      	str	r6, [r4, #0]
 800929c:	463e      	mov	r6, r7
 800929e:	6165      	str	r5, [r4, #20]
 80092a0:	eba5 0509 	sub.w	r5, r5, r9
 80092a4:	60a5      	str	r5, [r4, #8]
 80092a6:	42be      	cmp	r6, r7
 80092a8:	d900      	bls.n	80092ac <__ssputs_r+0x70>
 80092aa:	463e      	mov	r6, r7
 80092ac:	4632      	mov	r2, r6
 80092ae:	4641      	mov	r1, r8
 80092b0:	6820      	ldr	r0, [r4, #0]
 80092b2:	f000 faaf 	bl	8009814 <memmove>
 80092b6:	2000      	movs	r0, #0
 80092b8:	68a3      	ldr	r3, [r4, #8]
 80092ba:	1b9b      	subs	r3, r3, r6
 80092bc:	60a3      	str	r3, [r4, #8]
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	4433      	add	r3, r6
 80092c2:	6023      	str	r3, [r4, #0]
 80092c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c8:	462a      	mov	r2, r5
 80092ca:	f000 fadb 	bl	8009884 <_realloc_r>
 80092ce:	4606      	mov	r6, r0
 80092d0:	2800      	cmp	r0, #0
 80092d2:	d1e0      	bne.n	8009296 <__ssputs_r+0x5a>
 80092d4:	4650      	mov	r0, sl
 80092d6:	6921      	ldr	r1, [r4, #16]
 80092d8:	f7ff febc 	bl	8009054 <_free_r>
 80092dc:	230c      	movs	r3, #12
 80092de:	f8ca 3000 	str.w	r3, [sl]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092ec:	81a3      	strh	r3, [r4, #12]
 80092ee:	e7e9      	b.n	80092c4 <__ssputs_r+0x88>

080092f0 <_svfiprintf_r>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	4698      	mov	r8, r3
 80092f6:	898b      	ldrh	r3, [r1, #12]
 80092f8:	4607      	mov	r7, r0
 80092fa:	061b      	lsls	r3, r3, #24
 80092fc:	460d      	mov	r5, r1
 80092fe:	4614      	mov	r4, r2
 8009300:	b09d      	sub	sp, #116	; 0x74
 8009302:	d50e      	bpl.n	8009322 <_svfiprintf_r+0x32>
 8009304:	690b      	ldr	r3, [r1, #16]
 8009306:	b963      	cbnz	r3, 8009322 <_svfiprintf_r+0x32>
 8009308:	2140      	movs	r1, #64	; 0x40
 800930a:	f7ff ff0b 	bl	8009124 <_malloc_r>
 800930e:	6028      	str	r0, [r5, #0]
 8009310:	6128      	str	r0, [r5, #16]
 8009312:	b920      	cbnz	r0, 800931e <_svfiprintf_r+0x2e>
 8009314:	230c      	movs	r3, #12
 8009316:	603b      	str	r3, [r7, #0]
 8009318:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800931c:	e0d0      	b.n	80094c0 <_svfiprintf_r+0x1d0>
 800931e:	2340      	movs	r3, #64	; 0x40
 8009320:	616b      	str	r3, [r5, #20]
 8009322:	2300      	movs	r3, #0
 8009324:	9309      	str	r3, [sp, #36]	; 0x24
 8009326:	2320      	movs	r3, #32
 8009328:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800932c:	2330      	movs	r3, #48	; 0x30
 800932e:	f04f 0901 	mov.w	r9, #1
 8009332:	f8cd 800c 	str.w	r8, [sp, #12]
 8009336:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80094d8 <_svfiprintf_r+0x1e8>
 800933a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800933e:	4623      	mov	r3, r4
 8009340:	469a      	mov	sl, r3
 8009342:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009346:	b10a      	cbz	r2, 800934c <_svfiprintf_r+0x5c>
 8009348:	2a25      	cmp	r2, #37	; 0x25
 800934a:	d1f9      	bne.n	8009340 <_svfiprintf_r+0x50>
 800934c:	ebba 0b04 	subs.w	fp, sl, r4
 8009350:	d00b      	beq.n	800936a <_svfiprintf_r+0x7a>
 8009352:	465b      	mov	r3, fp
 8009354:	4622      	mov	r2, r4
 8009356:	4629      	mov	r1, r5
 8009358:	4638      	mov	r0, r7
 800935a:	f7ff ff6f 	bl	800923c <__ssputs_r>
 800935e:	3001      	adds	r0, #1
 8009360:	f000 80a9 	beq.w	80094b6 <_svfiprintf_r+0x1c6>
 8009364:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009366:	445a      	add	r2, fp
 8009368:	9209      	str	r2, [sp, #36]	; 0x24
 800936a:	f89a 3000 	ldrb.w	r3, [sl]
 800936e:	2b00      	cmp	r3, #0
 8009370:	f000 80a1 	beq.w	80094b6 <_svfiprintf_r+0x1c6>
 8009374:	2300      	movs	r3, #0
 8009376:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800937a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800937e:	f10a 0a01 	add.w	sl, sl, #1
 8009382:	9304      	str	r3, [sp, #16]
 8009384:	9307      	str	r3, [sp, #28]
 8009386:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800938a:	931a      	str	r3, [sp, #104]	; 0x68
 800938c:	4654      	mov	r4, sl
 800938e:	2205      	movs	r2, #5
 8009390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009394:	4850      	ldr	r0, [pc, #320]	; (80094d8 <_svfiprintf_r+0x1e8>)
 8009396:	f000 fa67 	bl	8009868 <memchr>
 800939a:	9a04      	ldr	r2, [sp, #16]
 800939c:	b9d8      	cbnz	r0, 80093d6 <_svfiprintf_r+0xe6>
 800939e:	06d0      	lsls	r0, r2, #27
 80093a0:	bf44      	itt	mi
 80093a2:	2320      	movmi	r3, #32
 80093a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093a8:	0711      	lsls	r1, r2, #28
 80093aa:	bf44      	itt	mi
 80093ac:	232b      	movmi	r3, #43	; 0x2b
 80093ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093b2:	f89a 3000 	ldrb.w	r3, [sl]
 80093b6:	2b2a      	cmp	r3, #42	; 0x2a
 80093b8:	d015      	beq.n	80093e6 <_svfiprintf_r+0xf6>
 80093ba:	4654      	mov	r4, sl
 80093bc:	2000      	movs	r0, #0
 80093be:	f04f 0c0a 	mov.w	ip, #10
 80093c2:	9a07      	ldr	r2, [sp, #28]
 80093c4:	4621      	mov	r1, r4
 80093c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093ca:	3b30      	subs	r3, #48	; 0x30
 80093cc:	2b09      	cmp	r3, #9
 80093ce:	d94d      	bls.n	800946c <_svfiprintf_r+0x17c>
 80093d0:	b1b0      	cbz	r0, 8009400 <_svfiprintf_r+0x110>
 80093d2:	9207      	str	r2, [sp, #28]
 80093d4:	e014      	b.n	8009400 <_svfiprintf_r+0x110>
 80093d6:	eba0 0308 	sub.w	r3, r0, r8
 80093da:	fa09 f303 	lsl.w	r3, r9, r3
 80093de:	4313      	orrs	r3, r2
 80093e0:	46a2      	mov	sl, r4
 80093e2:	9304      	str	r3, [sp, #16]
 80093e4:	e7d2      	b.n	800938c <_svfiprintf_r+0x9c>
 80093e6:	9b03      	ldr	r3, [sp, #12]
 80093e8:	1d19      	adds	r1, r3, #4
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	9103      	str	r1, [sp, #12]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	bfbb      	ittet	lt
 80093f2:	425b      	neglt	r3, r3
 80093f4:	f042 0202 	orrlt.w	r2, r2, #2
 80093f8:	9307      	strge	r3, [sp, #28]
 80093fa:	9307      	strlt	r3, [sp, #28]
 80093fc:	bfb8      	it	lt
 80093fe:	9204      	strlt	r2, [sp, #16]
 8009400:	7823      	ldrb	r3, [r4, #0]
 8009402:	2b2e      	cmp	r3, #46	; 0x2e
 8009404:	d10c      	bne.n	8009420 <_svfiprintf_r+0x130>
 8009406:	7863      	ldrb	r3, [r4, #1]
 8009408:	2b2a      	cmp	r3, #42	; 0x2a
 800940a:	d134      	bne.n	8009476 <_svfiprintf_r+0x186>
 800940c:	9b03      	ldr	r3, [sp, #12]
 800940e:	3402      	adds	r4, #2
 8009410:	1d1a      	adds	r2, r3, #4
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	9203      	str	r2, [sp, #12]
 8009416:	2b00      	cmp	r3, #0
 8009418:	bfb8      	it	lt
 800941a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800941e:	9305      	str	r3, [sp, #20]
 8009420:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80094dc <_svfiprintf_r+0x1ec>
 8009424:	2203      	movs	r2, #3
 8009426:	4650      	mov	r0, sl
 8009428:	7821      	ldrb	r1, [r4, #0]
 800942a:	f000 fa1d 	bl	8009868 <memchr>
 800942e:	b138      	cbz	r0, 8009440 <_svfiprintf_r+0x150>
 8009430:	2240      	movs	r2, #64	; 0x40
 8009432:	9b04      	ldr	r3, [sp, #16]
 8009434:	eba0 000a 	sub.w	r0, r0, sl
 8009438:	4082      	lsls	r2, r0
 800943a:	4313      	orrs	r3, r2
 800943c:	3401      	adds	r4, #1
 800943e:	9304      	str	r3, [sp, #16]
 8009440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009444:	2206      	movs	r2, #6
 8009446:	4826      	ldr	r0, [pc, #152]	; (80094e0 <_svfiprintf_r+0x1f0>)
 8009448:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800944c:	f000 fa0c 	bl	8009868 <memchr>
 8009450:	2800      	cmp	r0, #0
 8009452:	d038      	beq.n	80094c6 <_svfiprintf_r+0x1d6>
 8009454:	4b23      	ldr	r3, [pc, #140]	; (80094e4 <_svfiprintf_r+0x1f4>)
 8009456:	bb1b      	cbnz	r3, 80094a0 <_svfiprintf_r+0x1b0>
 8009458:	9b03      	ldr	r3, [sp, #12]
 800945a:	3307      	adds	r3, #7
 800945c:	f023 0307 	bic.w	r3, r3, #7
 8009460:	3308      	adds	r3, #8
 8009462:	9303      	str	r3, [sp, #12]
 8009464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009466:	4433      	add	r3, r6
 8009468:	9309      	str	r3, [sp, #36]	; 0x24
 800946a:	e768      	b.n	800933e <_svfiprintf_r+0x4e>
 800946c:	460c      	mov	r4, r1
 800946e:	2001      	movs	r0, #1
 8009470:	fb0c 3202 	mla	r2, ip, r2, r3
 8009474:	e7a6      	b.n	80093c4 <_svfiprintf_r+0xd4>
 8009476:	2300      	movs	r3, #0
 8009478:	f04f 0c0a 	mov.w	ip, #10
 800947c:	4619      	mov	r1, r3
 800947e:	3401      	adds	r4, #1
 8009480:	9305      	str	r3, [sp, #20]
 8009482:	4620      	mov	r0, r4
 8009484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009488:	3a30      	subs	r2, #48	; 0x30
 800948a:	2a09      	cmp	r2, #9
 800948c:	d903      	bls.n	8009496 <_svfiprintf_r+0x1a6>
 800948e:	2b00      	cmp	r3, #0
 8009490:	d0c6      	beq.n	8009420 <_svfiprintf_r+0x130>
 8009492:	9105      	str	r1, [sp, #20]
 8009494:	e7c4      	b.n	8009420 <_svfiprintf_r+0x130>
 8009496:	4604      	mov	r4, r0
 8009498:	2301      	movs	r3, #1
 800949a:	fb0c 2101 	mla	r1, ip, r1, r2
 800949e:	e7f0      	b.n	8009482 <_svfiprintf_r+0x192>
 80094a0:	ab03      	add	r3, sp, #12
 80094a2:	9300      	str	r3, [sp, #0]
 80094a4:	462a      	mov	r2, r5
 80094a6:	4638      	mov	r0, r7
 80094a8:	4b0f      	ldr	r3, [pc, #60]	; (80094e8 <_svfiprintf_r+0x1f8>)
 80094aa:	a904      	add	r1, sp, #16
 80094ac:	f3af 8000 	nop.w
 80094b0:	1c42      	adds	r2, r0, #1
 80094b2:	4606      	mov	r6, r0
 80094b4:	d1d6      	bne.n	8009464 <_svfiprintf_r+0x174>
 80094b6:	89ab      	ldrh	r3, [r5, #12]
 80094b8:	065b      	lsls	r3, r3, #25
 80094ba:	f53f af2d 	bmi.w	8009318 <_svfiprintf_r+0x28>
 80094be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094c0:	b01d      	add	sp, #116	; 0x74
 80094c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094c6:	ab03      	add	r3, sp, #12
 80094c8:	9300      	str	r3, [sp, #0]
 80094ca:	462a      	mov	r2, r5
 80094cc:	4638      	mov	r0, r7
 80094ce:	4b06      	ldr	r3, [pc, #24]	; (80094e8 <_svfiprintf_r+0x1f8>)
 80094d0:	a904      	add	r1, sp, #16
 80094d2:	f000 f87d 	bl	80095d0 <_printf_i>
 80094d6:	e7eb      	b.n	80094b0 <_svfiprintf_r+0x1c0>
 80094d8:	08009f64 	.word	0x08009f64
 80094dc:	08009f6a 	.word	0x08009f6a
 80094e0:	08009f6e 	.word	0x08009f6e
 80094e4:	00000000 	.word	0x00000000
 80094e8:	0800923d 	.word	0x0800923d

080094ec <_printf_common>:
 80094ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094f0:	4616      	mov	r6, r2
 80094f2:	4699      	mov	r9, r3
 80094f4:	688a      	ldr	r2, [r1, #8]
 80094f6:	690b      	ldr	r3, [r1, #16]
 80094f8:	4607      	mov	r7, r0
 80094fa:	4293      	cmp	r3, r2
 80094fc:	bfb8      	it	lt
 80094fe:	4613      	movlt	r3, r2
 8009500:	6033      	str	r3, [r6, #0]
 8009502:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009506:	460c      	mov	r4, r1
 8009508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800950c:	b10a      	cbz	r2, 8009512 <_printf_common+0x26>
 800950e:	3301      	adds	r3, #1
 8009510:	6033      	str	r3, [r6, #0]
 8009512:	6823      	ldr	r3, [r4, #0]
 8009514:	0699      	lsls	r1, r3, #26
 8009516:	bf42      	ittt	mi
 8009518:	6833      	ldrmi	r3, [r6, #0]
 800951a:	3302      	addmi	r3, #2
 800951c:	6033      	strmi	r3, [r6, #0]
 800951e:	6825      	ldr	r5, [r4, #0]
 8009520:	f015 0506 	ands.w	r5, r5, #6
 8009524:	d106      	bne.n	8009534 <_printf_common+0x48>
 8009526:	f104 0a19 	add.w	sl, r4, #25
 800952a:	68e3      	ldr	r3, [r4, #12]
 800952c:	6832      	ldr	r2, [r6, #0]
 800952e:	1a9b      	subs	r3, r3, r2
 8009530:	42ab      	cmp	r3, r5
 8009532:	dc2b      	bgt.n	800958c <_printf_common+0xa0>
 8009534:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009538:	1e13      	subs	r3, r2, #0
 800953a:	6822      	ldr	r2, [r4, #0]
 800953c:	bf18      	it	ne
 800953e:	2301      	movne	r3, #1
 8009540:	0692      	lsls	r2, r2, #26
 8009542:	d430      	bmi.n	80095a6 <_printf_common+0xba>
 8009544:	4649      	mov	r1, r9
 8009546:	4638      	mov	r0, r7
 8009548:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800954c:	47c0      	blx	r8
 800954e:	3001      	adds	r0, #1
 8009550:	d023      	beq.n	800959a <_printf_common+0xae>
 8009552:	6823      	ldr	r3, [r4, #0]
 8009554:	6922      	ldr	r2, [r4, #16]
 8009556:	f003 0306 	and.w	r3, r3, #6
 800955a:	2b04      	cmp	r3, #4
 800955c:	bf14      	ite	ne
 800955e:	2500      	movne	r5, #0
 8009560:	6833      	ldreq	r3, [r6, #0]
 8009562:	f04f 0600 	mov.w	r6, #0
 8009566:	bf08      	it	eq
 8009568:	68e5      	ldreq	r5, [r4, #12]
 800956a:	f104 041a 	add.w	r4, r4, #26
 800956e:	bf08      	it	eq
 8009570:	1aed      	subeq	r5, r5, r3
 8009572:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009576:	bf08      	it	eq
 8009578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800957c:	4293      	cmp	r3, r2
 800957e:	bfc4      	itt	gt
 8009580:	1a9b      	subgt	r3, r3, r2
 8009582:	18ed      	addgt	r5, r5, r3
 8009584:	42b5      	cmp	r5, r6
 8009586:	d11a      	bne.n	80095be <_printf_common+0xd2>
 8009588:	2000      	movs	r0, #0
 800958a:	e008      	b.n	800959e <_printf_common+0xb2>
 800958c:	2301      	movs	r3, #1
 800958e:	4652      	mov	r2, sl
 8009590:	4649      	mov	r1, r9
 8009592:	4638      	mov	r0, r7
 8009594:	47c0      	blx	r8
 8009596:	3001      	adds	r0, #1
 8009598:	d103      	bne.n	80095a2 <_printf_common+0xb6>
 800959a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800959e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095a2:	3501      	adds	r5, #1
 80095a4:	e7c1      	b.n	800952a <_printf_common+0x3e>
 80095a6:	2030      	movs	r0, #48	; 0x30
 80095a8:	18e1      	adds	r1, r4, r3
 80095aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095b4:	4422      	add	r2, r4
 80095b6:	3302      	adds	r3, #2
 80095b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095bc:	e7c2      	b.n	8009544 <_printf_common+0x58>
 80095be:	2301      	movs	r3, #1
 80095c0:	4622      	mov	r2, r4
 80095c2:	4649      	mov	r1, r9
 80095c4:	4638      	mov	r0, r7
 80095c6:	47c0      	blx	r8
 80095c8:	3001      	adds	r0, #1
 80095ca:	d0e6      	beq.n	800959a <_printf_common+0xae>
 80095cc:	3601      	adds	r6, #1
 80095ce:	e7d9      	b.n	8009584 <_printf_common+0x98>

080095d0 <_printf_i>:
 80095d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095d4:	7e0f      	ldrb	r7, [r1, #24]
 80095d6:	4691      	mov	r9, r2
 80095d8:	2f78      	cmp	r7, #120	; 0x78
 80095da:	4680      	mov	r8, r0
 80095dc:	460c      	mov	r4, r1
 80095de:	469a      	mov	sl, r3
 80095e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80095e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80095e6:	d807      	bhi.n	80095f8 <_printf_i+0x28>
 80095e8:	2f62      	cmp	r7, #98	; 0x62
 80095ea:	d80a      	bhi.n	8009602 <_printf_i+0x32>
 80095ec:	2f00      	cmp	r7, #0
 80095ee:	f000 80d5 	beq.w	800979c <_printf_i+0x1cc>
 80095f2:	2f58      	cmp	r7, #88	; 0x58
 80095f4:	f000 80c1 	beq.w	800977a <_printf_i+0x1aa>
 80095f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009600:	e03a      	b.n	8009678 <_printf_i+0xa8>
 8009602:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009606:	2b15      	cmp	r3, #21
 8009608:	d8f6      	bhi.n	80095f8 <_printf_i+0x28>
 800960a:	a101      	add	r1, pc, #4	; (adr r1, 8009610 <_printf_i+0x40>)
 800960c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009610:	08009669 	.word	0x08009669
 8009614:	0800967d 	.word	0x0800967d
 8009618:	080095f9 	.word	0x080095f9
 800961c:	080095f9 	.word	0x080095f9
 8009620:	080095f9 	.word	0x080095f9
 8009624:	080095f9 	.word	0x080095f9
 8009628:	0800967d 	.word	0x0800967d
 800962c:	080095f9 	.word	0x080095f9
 8009630:	080095f9 	.word	0x080095f9
 8009634:	080095f9 	.word	0x080095f9
 8009638:	080095f9 	.word	0x080095f9
 800963c:	08009783 	.word	0x08009783
 8009640:	080096a9 	.word	0x080096a9
 8009644:	0800973d 	.word	0x0800973d
 8009648:	080095f9 	.word	0x080095f9
 800964c:	080095f9 	.word	0x080095f9
 8009650:	080097a5 	.word	0x080097a5
 8009654:	080095f9 	.word	0x080095f9
 8009658:	080096a9 	.word	0x080096a9
 800965c:	080095f9 	.word	0x080095f9
 8009660:	080095f9 	.word	0x080095f9
 8009664:	08009745 	.word	0x08009745
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	1d1a      	adds	r2, r3, #4
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	602a      	str	r2, [r5, #0]
 8009670:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009674:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009678:	2301      	movs	r3, #1
 800967a:	e0a0      	b.n	80097be <_printf_i+0x1ee>
 800967c:	6820      	ldr	r0, [r4, #0]
 800967e:	682b      	ldr	r3, [r5, #0]
 8009680:	0607      	lsls	r7, r0, #24
 8009682:	f103 0104 	add.w	r1, r3, #4
 8009686:	6029      	str	r1, [r5, #0]
 8009688:	d501      	bpl.n	800968e <_printf_i+0xbe>
 800968a:	681e      	ldr	r6, [r3, #0]
 800968c:	e003      	b.n	8009696 <_printf_i+0xc6>
 800968e:	0646      	lsls	r6, r0, #25
 8009690:	d5fb      	bpl.n	800968a <_printf_i+0xba>
 8009692:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009696:	2e00      	cmp	r6, #0
 8009698:	da03      	bge.n	80096a2 <_printf_i+0xd2>
 800969a:	232d      	movs	r3, #45	; 0x2d
 800969c:	4276      	negs	r6, r6
 800969e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096a2:	230a      	movs	r3, #10
 80096a4:	4859      	ldr	r0, [pc, #356]	; (800980c <_printf_i+0x23c>)
 80096a6:	e012      	b.n	80096ce <_printf_i+0xfe>
 80096a8:	682b      	ldr	r3, [r5, #0]
 80096aa:	6820      	ldr	r0, [r4, #0]
 80096ac:	1d19      	adds	r1, r3, #4
 80096ae:	6029      	str	r1, [r5, #0]
 80096b0:	0605      	lsls	r5, r0, #24
 80096b2:	d501      	bpl.n	80096b8 <_printf_i+0xe8>
 80096b4:	681e      	ldr	r6, [r3, #0]
 80096b6:	e002      	b.n	80096be <_printf_i+0xee>
 80096b8:	0641      	lsls	r1, r0, #25
 80096ba:	d5fb      	bpl.n	80096b4 <_printf_i+0xe4>
 80096bc:	881e      	ldrh	r6, [r3, #0]
 80096be:	2f6f      	cmp	r7, #111	; 0x6f
 80096c0:	bf0c      	ite	eq
 80096c2:	2308      	moveq	r3, #8
 80096c4:	230a      	movne	r3, #10
 80096c6:	4851      	ldr	r0, [pc, #324]	; (800980c <_printf_i+0x23c>)
 80096c8:	2100      	movs	r1, #0
 80096ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80096ce:	6865      	ldr	r5, [r4, #4]
 80096d0:	2d00      	cmp	r5, #0
 80096d2:	bfa8      	it	ge
 80096d4:	6821      	ldrge	r1, [r4, #0]
 80096d6:	60a5      	str	r5, [r4, #8]
 80096d8:	bfa4      	itt	ge
 80096da:	f021 0104 	bicge.w	r1, r1, #4
 80096de:	6021      	strge	r1, [r4, #0]
 80096e0:	b90e      	cbnz	r6, 80096e6 <_printf_i+0x116>
 80096e2:	2d00      	cmp	r5, #0
 80096e4:	d04b      	beq.n	800977e <_printf_i+0x1ae>
 80096e6:	4615      	mov	r5, r2
 80096e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80096ec:	fb03 6711 	mls	r7, r3, r1, r6
 80096f0:	5dc7      	ldrb	r7, [r0, r7]
 80096f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80096f6:	4637      	mov	r7, r6
 80096f8:	42bb      	cmp	r3, r7
 80096fa:	460e      	mov	r6, r1
 80096fc:	d9f4      	bls.n	80096e8 <_printf_i+0x118>
 80096fe:	2b08      	cmp	r3, #8
 8009700:	d10b      	bne.n	800971a <_printf_i+0x14a>
 8009702:	6823      	ldr	r3, [r4, #0]
 8009704:	07de      	lsls	r6, r3, #31
 8009706:	d508      	bpl.n	800971a <_printf_i+0x14a>
 8009708:	6923      	ldr	r3, [r4, #16]
 800970a:	6861      	ldr	r1, [r4, #4]
 800970c:	4299      	cmp	r1, r3
 800970e:	bfde      	ittt	le
 8009710:	2330      	movle	r3, #48	; 0x30
 8009712:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009716:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800971a:	1b52      	subs	r2, r2, r5
 800971c:	6122      	str	r2, [r4, #16]
 800971e:	464b      	mov	r3, r9
 8009720:	4621      	mov	r1, r4
 8009722:	4640      	mov	r0, r8
 8009724:	f8cd a000 	str.w	sl, [sp]
 8009728:	aa03      	add	r2, sp, #12
 800972a:	f7ff fedf 	bl	80094ec <_printf_common>
 800972e:	3001      	adds	r0, #1
 8009730:	d14a      	bne.n	80097c8 <_printf_i+0x1f8>
 8009732:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009736:	b004      	add	sp, #16
 8009738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800973c:	6823      	ldr	r3, [r4, #0]
 800973e:	f043 0320 	orr.w	r3, r3, #32
 8009742:	6023      	str	r3, [r4, #0]
 8009744:	2778      	movs	r7, #120	; 0x78
 8009746:	4832      	ldr	r0, [pc, #200]	; (8009810 <_printf_i+0x240>)
 8009748:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	6829      	ldr	r1, [r5, #0]
 8009750:	061f      	lsls	r7, r3, #24
 8009752:	f851 6b04 	ldr.w	r6, [r1], #4
 8009756:	d402      	bmi.n	800975e <_printf_i+0x18e>
 8009758:	065f      	lsls	r7, r3, #25
 800975a:	bf48      	it	mi
 800975c:	b2b6      	uxthmi	r6, r6
 800975e:	07df      	lsls	r7, r3, #31
 8009760:	bf48      	it	mi
 8009762:	f043 0320 	orrmi.w	r3, r3, #32
 8009766:	6029      	str	r1, [r5, #0]
 8009768:	bf48      	it	mi
 800976a:	6023      	strmi	r3, [r4, #0]
 800976c:	b91e      	cbnz	r6, 8009776 <_printf_i+0x1a6>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	f023 0320 	bic.w	r3, r3, #32
 8009774:	6023      	str	r3, [r4, #0]
 8009776:	2310      	movs	r3, #16
 8009778:	e7a6      	b.n	80096c8 <_printf_i+0xf8>
 800977a:	4824      	ldr	r0, [pc, #144]	; (800980c <_printf_i+0x23c>)
 800977c:	e7e4      	b.n	8009748 <_printf_i+0x178>
 800977e:	4615      	mov	r5, r2
 8009780:	e7bd      	b.n	80096fe <_printf_i+0x12e>
 8009782:	682b      	ldr	r3, [r5, #0]
 8009784:	6826      	ldr	r6, [r4, #0]
 8009786:	1d18      	adds	r0, r3, #4
 8009788:	6961      	ldr	r1, [r4, #20]
 800978a:	6028      	str	r0, [r5, #0]
 800978c:	0635      	lsls	r5, r6, #24
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	d501      	bpl.n	8009796 <_printf_i+0x1c6>
 8009792:	6019      	str	r1, [r3, #0]
 8009794:	e002      	b.n	800979c <_printf_i+0x1cc>
 8009796:	0670      	lsls	r0, r6, #25
 8009798:	d5fb      	bpl.n	8009792 <_printf_i+0x1c2>
 800979a:	8019      	strh	r1, [r3, #0]
 800979c:	2300      	movs	r3, #0
 800979e:	4615      	mov	r5, r2
 80097a0:	6123      	str	r3, [r4, #16]
 80097a2:	e7bc      	b.n	800971e <_printf_i+0x14e>
 80097a4:	682b      	ldr	r3, [r5, #0]
 80097a6:	2100      	movs	r1, #0
 80097a8:	1d1a      	adds	r2, r3, #4
 80097aa:	602a      	str	r2, [r5, #0]
 80097ac:	681d      	ldr	r5, [r3, #0]
 80097ae:	6862      	ldr	r2, [r4, #4]
 80097b0:	4628      	mov	r0, r5
 80097b2:	f000 f859 	bl	8009868 <memchr>
 80097b6:	b108      	cbz	r0, 80097bc <_printf_i+0x1ec>
 80097b8:	1b40      	subs	r0, r0, r5
 80097ba:	6060      	str	r0, [r4, #4]
 80097bc:	6863      	ldr	r3, [r4, #4]
 80097be:	6123      	str	r3, [r4, #16]
 80097c0:	2300      	movs	r3, #0
 80097c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097c6:	e7aa      	b.n	800971e <_printf_i+0x14e>
 80097c8:	462a      	mov	r2, r5
 80097ca:	4649      	mov	r1, r9
 80097cc:	4640      	mov	r0, r8
 80097ce:	6923      	ldr	r3, [r4, #16]
 80097d0:	47d0      	blx	sl
 80097d2:	3001      	adds	r0, #1
 80097d4:	d0ad      	beq.n	8009732 <_printf_i+0x162>
 80097d6:	6823      	ldr	r3, [r4, #0]
 80097d8:	079b      	lsls	r3, r3, #30
 80097da:	d413      	bmi.n	8009804 <_printf_i+0x234>
 80097dc:	68e0      	ldr	r0, [r4, #12]
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	4298      	cmp	r0, r3
 80097e2:	bfb8      	it	lt
 80097e4:	4618      	movlt	r0, r3
 80097e6:	e7a6      	b.n	8009736 <_printf_i+0x166>
 80097e8:	2301      	movs	r3, #1
 80097ea:	4632      	mov	r2, r6
 80097ec:	4649      	mov	r1, r9
 80097ee:	4640      	mov	r0, r8
 80097f0:	47d0      	blx	sl
 80097f2:	3001      	adds	r0, #1
 80097f4:	d09d      	beq.n	8009732 <_printf_i+0x162>
 80097f6:	3501      	adds	r5, #1
 80097f8:	68e3      	ldr	r3, [r4, #12]
 80097fa:	9903      	ldr	r1, [sp, #12]
 80097fc:	1a5b      	subs	r3, r3, r1
 80097fe:	42ab      	cmp	r3, r5
 8009800:	dcf2      	bgt.n	80097e8 <_printf_i+0x218>
 8009802:	e7eb      	b.n	80097dc <_printf_i+0x20c>
 8009804:	2500      	movs	r5, #0
 8009806:	f104 0619 	add.w	r6, r4, #25
 800980a:	e7f5      	b.n	80097f8 <_printf_i+0x228>
 800980c:	08009f75 	.word	0x08009f75
 8009810:	08009f86 	.word	0x08009f86

08009814 <memmove>:
 8009814:	4288      	cmp	r0, r1
 8009816:	b510      	push	{r4, lr}
 8009818:	eb01 0402 	add.w	r4, r1, r2
 800981c:	d902      	bls.n	8009824 <memmove+0x10>
 800981e:	4284      	cmp	r4, r0
 8009820:	4623      	mov	r3, r4
 8009822:	d807      	bhi.n	8009834 <memmove+0x20>
 8009824:	1e43      	subs	r3, r0, #1
 8009826:	42a1      	cmp	r1, r4
 8009828:	d008      	beq.n	800983c <memmove+0x28>
 800982a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800982e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009832:	e7f8      	b.n	8009826 <memmove+0x12>
 8009834:	4601      	mov	r1, r0
 8009836:	4402      	add	r2, r0
 8009838:	428a      	cmp	r2, r1
 800983a:	d100      	bne.n	800983e <memmove+0x2a>
 800983c:	bd10      	pop	{r4, pc}
 800983e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009842:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009846:	e7f7      	b.n	8009838 <memmove+0x24>

08009848 <_sbrk_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	2300      	movs	r3, #0
 800984c:	4d05      	ldr	r5, [pc, #20]	; (8009864 <_sbrk_r+0x1c>)
 800984e:	4604      	mov	r4, r0
 8009850:	4608      	mov	r0, r1
 8009852:	602b      	str	r3, [r5, #0]
 8009854:	f7f8 fafa 	bl	8001e4c <_sbrk>
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	d102      	bne.n	8009862 <_sbrk_r+0x1a>
 800985c:	682b      	ldr	r3, [r5, #0]
 800985e:	b103      	cbz	r3, 8009862 <_sbrk_r+0x1a>
 8009860:	6023      	str	r3, [r4, #0]
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	20002588 	.word	0x20002588

08009868 <memchr>:
 8009868:	4603      	mov	r3, r0
 800986a:	b510      	push	{r4, lr}
 800986c:	b2c9      	uxtb	r1, r1
 800986e:	4402      	add	r2, r0
 8009870:	4293      	cmp	r3, r2
 8009872:	4618      	mov	r0, r3
 8009874:	d101      	bne.n	800987a <memchr+0x12>
 8009876:	2000      	movs	r0, #0
 8009878:	e003      	b.n	8009882 <memchr+0x1a>
 800987a:	7804      	ldrb	r4, [r0, #0]
 800987c:	3301      	adds	r3, #1
 800987e:	428c      	cmp	r4, r1
 8009880:	d1f6      	bne.n	8009870 <memchr+0x8>
 8009882:	bd10      	pop	{r4, pc}

08009884 <_realloc_r>:
 8009884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009888:	4680      	mov	r8, r0
 800988a:	4614      	mov	r4, r2
 800988c:	460e      	mov	r6, r1
 800988e:	b921      	cbnz	r1, 800989a <_realloc_r+0x16>
 8009890:	4611      	mov	r1, r2
 8009892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009896:	f7ff bc45 	b.w	8009124 <_malloc_r>
 800989a:	b92a      	cbnz	r2, 80098a8 <_realloc_r+0x24>
 800989c:	f7ff fbda 	bl	8009054 <_free_r>
 80098a0:	4625      	mov	r5, r4
 80098a2:	4628      	mov	r0, r5
 80098a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098a8:	f000 f81b 	bl	80098e2 <_malloc_usable_size_r>
 80098ac:	4284      	cmp	r4, r0
 80098ae:	4607      	mov	r7, r0
 80098b0:	d802      	bhi.n	80098b8 <_realloc_r+0x34>
 80098b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098b6:	d812      	bhi.n	80098de <_realloc_r+0x5a>
 80098b8:	4621      	mov	r1, r4
 80098ba:	4640      	mov	r0, r8
 80098bc:	f7ff fc32 	bl	8009124 <_malloc_r>
 80098c0:	4605      	mov	r5, r0
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d0ed      	beq.n	80098a2 <_realloc_r+0x1e>
 80098c6:	42bc      	cmp	r4, r7
 80098c8:	4622      	mov	r2, r4
 80098ca:	4631      	mov	r1, r6
 80098cc:	bf28      	it	cs
 80098ce:	463a      	movcs	r2, r7
 80098d0:	f7ff fbb2 	bl	8009038 <memcpy>
 80098d4:	4631      	mov	r1, r6
 80098d6:	4640      	mov	r0, r8
 80098d8:	f7ff fbbc 	bl	8009054 <_free_r>
 80098dc:	e7e1      	b.n	80098a2 <_realloc_r+0x1e>
 80098de:	4635      	mov	r5, r6
 80098e0:	e7df      	b.n	80098a2 <_realloc_r+0x1e>

080098e2 <_malloc_usable_size_r>:
 80098e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098e6:	1f18      	subs	r0, r3, #4
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	bfbc      	itt	lt
 80098ec:	580b      	ldrlt	r3, [r1, r0]
 80098ee:	18c0      	addlt	r0, r0, r3
 80098f0:	4770      	bx	lr
	...

080098f4 <_init>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	bf00      	nop
 80098f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098fa:	bc08      	pop	{r3}
 80098fc:	469e      	mov	lr, r3
 80098fe:	4770      	bx	lr

08009900 <_fini>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	bf00      	nop
 8009904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009906:	bc08      	pop	{r3}
 8009908:	469e      	mov	lr, r3
 800990a:	4770      	bx	lr
