#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 15 18:25:54 2021
# Process ID: 28744
# Current directory: /home/xyh/NFS_Alinx/VivadoProjects/CCD231
# Command line: vivado CCD231.xpr
# Log file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.log
# Journal file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.jou
#-----------------------------------------------------------
start_gui
open_project CCD231.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6167.848 ; gain = 182.109 ; free physical = 20559 ; free virtual = 24535
update_compile_order -fileset sources_1
open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - AXI_GPIO_OUT
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_148M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - AXI_GPIO_IN
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <CCD231> from BD file </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {7}] [get_bd_cells AXI_GPIO_OUT]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_GPIO_WIDTH {7}] [get_bd_cells AXI_GPIO_OUT]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
close_project
open_project /home/xyh/NFS_Alinx/VivadoProjects/CCD231-20210215/CCD231-20210215.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - AXI_GPIO_OUT
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_148M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - AXI_GPIO_IN
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <CCD231> from BD file </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells AXI_GPIO_OUT]
endgroup
save_bd_design
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/synth/CCD231.v
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/sim/CCD231.v
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hdl/CCD231_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GPIO_OUT .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GPIO_IN .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_INTERCONNECT/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_auto_pc_0/CCD231_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_INTERCONNECT/s00_couplers/auto_pc .
Exporting to file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hw_handoff/CCD231.hwh
Generated Block Design Tcl file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hw_handoff/CCD231_bd.tcl
Generated Hardware Definition File /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/synth/CCD231.hwdef
catch { config_ip_cache -export [get_ips -all CCD231_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all CCD231_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
launch_runs -jobs 4 {CCD231_axi_gpio_0_1_synth_1 CCD231_auto_pc_0_synth_1}
[Wed Feb 17 18:47:30 2021] Launched CCD231_axi_gpio_0_1_synth_1, CCD231_auto_pc_0_synth_1...
Run output will be captured here:
CCD231_axi_gpio_0_1_synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/CCD231_axi_gpio_0_1_synth_1/runme.log
CCD231_auto_pc_0_synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/CCD231_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci' is already up-to-date
[Wed Feb 17 18:49:16 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Wed Feb 17 18:49:16 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {14}] [get_ips ILA_XYH]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ILA_XYH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ILA_XYH'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ILA_XYH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ILA_XYH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ILA_XYH'...
catch { config_ip_cache -export [get_ips -all ILA_XYH] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci]
launch_runs -jobs 4 ILA_XYH_synth_1
[Wed Feb 17 19:17:02 2021] Launched ILA_XYH_synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/ILA_XYH_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 17 19:18:15 2021] Launched ILA_XYH_synth_1, synth_1...
Run output will be captured here:
ILA_XYH_synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/ILA_XYH_synth_1/runme.log
synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Wed Feb 17 19:18:15 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

launch_sdk -workspace /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/home/xyh/Xilinx/Vivado/2017.4/data/ip/xilinx/clk_wiz_v5_4/elaborate/ports.xit': ERROR: [Common 17-165] Too many positional options when parsing 'out', please type '::xit::add_dynamic_port -help' for usage info.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'my_clk_generator'. Failed to generate 'Elaborate Ports' outputs: 
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT4_USED {false} CONFIG.CLKOUT5_USED {false} CONFIG.CLK_OUT1_PORT {clk_20M} CONFIG.CLK_OUT2_PORT {} CONFIG.CLK_OUT3_PORT {clk_20M} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {249.363} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {192.113} CONFIG.CLKOUT2_PHASE_ERROR {164.985} CONFIG.CLKOUT3_JITTER {258.893} CONFIG.CLKOUT3_PHASE_ERROR {161.614} CONFIG.CLKOUT4_JITTER {296.755} CONFIG.CLKOUT4_PHASE_ERROR {161.614} CONFIG.CLKOUT5_JITTER {395.746} CONFIG.CLKOUT5_PHASE_ERROR {155.997}] [get_ips my_clk_generator]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT2_PORT' from 'clk_50M' to '' has been ignored for IP 'my_clk_generator'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_25M' to 'clk_20M' has been ignored for IP 'my_clk_generator'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '25' to '20' has been ignored for IP 'my_clk_generator'
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'my_clk_generator'...
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
[Thu Feb 18 17:21:44 2021] Launched my_clk_generator_synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/my_clk_generator_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 18 17:23:49 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Thu Feb 18 17:23:49 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
set_property -dict [list CONFIG.FREQ_HZ {150000000}] [get_bd_ports FCLK_CLK0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {150} CONFIG.CLKIN1_JITTER_PS {66.66000000000001} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKIN1_PERIOD {6.667} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {221.415}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'my_clk_generator'...
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
[Thu Feb 18 18:07:36 2021] Launched my_clk_generator_synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/my_clk_generator_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {180.792}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'my_clk_generator'...
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
[Thu Feb 18 18:08:51 2021] Launched my_clk_generator_synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/my_clk_generator_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /FCLK_CLK0(150000000) and /processing_system7_0/FCLK_CLK0(148148163)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.FREQ_HZ {148148153}] [get_bd_ports FCLK_CLK0]
save_bd_design
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
set_property -dict [list CONFIG.FREQ_HZ {148148163}] [get_bd_ports FCLK_CLK0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {148.148163} CONFIG.CLKIN1_JITTER_PS {67.49} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {6.750} CONFIG.MMCM_CLKIN1_PERIOD {6.750} CONFIG.CLKOUT1_JITTER {161.500} CONFIG.CLKOUT1_PHASE_ERROR {92.596} CONFIG.CLKOUT2_JITTER {134.101} CONFIG.CLKOUT2_PHASE_ERROR {92.596}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'my_clk_generator'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'my_clk_generator'...
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
[Thu Feb 18 18:13:56 2021] Launched my_clk_generator_synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/my_clk_generator_synth_1/runme.log
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : </home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd> 
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/synth/CCD231.v
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/sim/CCD231.v
VHDL Output written to : /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hdl/CCD231_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GPIO_OUT .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_148M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GPIO_IN .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_INTERCONNECT/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/ip/CCD231_auto_pc_0/CCD231_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_INTERCONNECT/s00_couplers/auto_pc .
Exporting to file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hw_handoff/CCD231.hwh
Generated Block Design Tcl file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/hw_handoff/CCD231_bd.tcl
Generated Hardware Definition File /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/synth/CCD231.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CCD231_auto_pc_0, cache-ID = ddac6cf371f7a8ef; cache size = 27.772 MB.
[Thu Feb 18 18:14:15 2021] Launched my_clk_generator_synth_1, synth_1...
Run output will be captured here:
my_clk_generator_synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/my_clk_generator_synth_1/runme.log
synth_1: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Thu Feb 18 18:14:15 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 18 18:51:32 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Thu Feb 18 18:51:32 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 18 19:08:32 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Thu Feb 18 19:08:32 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 18 19:09:35 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Thu Feb 18 19:09:35 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 11:24:15 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Fri Feb 19 11:24:15 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 19 13:05:57 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Fri Feb 19 13:05:57 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 20:49:52 2021...
