#define _IXGB_HW_H_
typedef enum  ixgb_mac_type;
typedef enum  ixgb_phy_type;
typedef enum  ixgb_xpak_vendor;
typedef enum  ixgb_media_type;
typedef enum  ixgb_fc_type;
typedef enum  ixgb_bus_type;
typedef enum  ixgb_bus_speed;
typedef enum  ixgb_bus_width;
#define IXGB_ETH_LENGTH_OF_ADDRESS   6
#define IXGB_EEPROM_SIZE    64
#define SPEED_10000  10000
#define FULL_DUPLEX  2
#define MIN_NUMBER_OF_DESCRIPTORS       8
#define MAX_NUMBER_OF_DESCRIPTORS  0xFFF8
#define IXGB_DELAY_BEFORE_RESET        10
#define IXGB_DELAY_AFTER_RESET          1
#define IXGB_DELAY_AFTER_EE_RESET      10
#define IXGB_DELAY_USECS_AFTER_LINK_RESET    13
#define MAX_RESET_ITERATIONS            8
#define IXGB_CTRL0   0x00000
#define IXGB_CTRL1   0x00008
#define IXGB_STATUS  0x00010
#define IXGB_EECD    0x00018
#define IXGB_MFS     0x00020
#define IXGB_ICR     0x00080
#define IXGB_ICS     0x00088
#define IXGB_IMS     0x00090
#define IXGB_IMC     0x00098
#define IXGB_RCTL    0x00100
#define IXGB_FCRTL   0x00108
#define IXGB_FCRTH   0x00110
#define IXGB_RDBAL   0x00118
#define IXGB_RDBAH   0x0011C
#define IXGB_RDLEN   0x00120
#define IXGB_RDH     0x00128
#define IXGB_RDT     0x00130
#define IXGB_RDTR    0x00138
#define IXGB_RXDCTL  0x00140
#define IXGB_RAIDC   0x00148
#define IXGB_RXCSUM  0x00158
#define IXGB_RA      0x00180
#define IXGB_RAL     0x00180
#define IXGB_RAH     0x00184
#define IXGB_MTA     0x00200
#define IXGB_VFTA    0x00400
#define IXGB_REQ_RX_DESCRIPTOR_MULTIPLE 8
#define IXGB_TCTL    0x00600
#define IXGB_TDBAL   0x00608
#define IXGB_TDBAH   0x0060C
#define IXGB_TDLEN   0x00610
#define IXGB_TDH     0x00618
#define IXGB_TDT     0x00620
#define IXGB_TIDV    0x00628
#define IXGB_TXDCTL  0x00630
#define IXGB_TSPMT   0x00638
#define IXGB_PAP     0x00640
#define IXGB_REQ_TX_DESCRIPTOR_MULTIPLE 8
#define IXGB_PCSC1   0x00700
#define IXGB_PCSC2   0x00708
#define IXGB_PCSS1   0x00710
#define IXGB_PCSS2   0x00718
#define IXGB_XPCSS   0x00720
#define IXGB_UCCR    0x00728
#define IXGB_XPCSTC  0x00730
#define IXGB_MACA    0x00738
#define IXGB_APAE    0x00740
#define IXGB_ARD     0x00748
#define IXGB_AIS     0x00750
#define IXGB_MSCA    0x00758
#define IXGB_MSRWD   0x00760
#define IXGB_WUFC    0x00808
#define IXGB_WUS     0x00810
#define IXGB_FFLT    0x01000
#define IXGB_FFMT    0x01020
#define IXGB_FTVT    0x01420
#define IXGB_TPRL    0x02000
#define IXGB_TPRH    0x02004
#define IXGB_GPRCL   0x02008
#define IXGB_GPRCH   0x0200C
#define IXGB_BPRCL   0x02010
#define IXGB_BPRCH   0x02014
#define IXGB_MPRCL   0x02018
#define IXGB_MPRCH   0x0201C
#define IXGB_UPRCL   0x02020
#define IXGB_UPRCH   0x02024
#define IXGB_VPRCL   0x02028
#define IXGB_VPRCH   0x0202C
#define IXGB_JPRCL   0x02030
#define IXGB_JPRCH   0x02034
#define IXGB_GORCL   0x02038
#define IXGB_GORCH   0x0203C
#define IXGB_TORL    0x02040
#define IXGB_TORH    0x02044
#define IXGB_RNBC    0x02048
#define IXGB_RUC     0x02050
#define IXGB_ROC     0x02058
#define IXGB_RLEC    0x02060
#define IXGB_CRCERRS 0x02068
#define IXGB_ICBC    0x02070
#define IXGB_ECBC    0x02078
#define IXGB_MPC     0x02080
#define IXGB_TPTL    0x02100
#define IXGB_TPTH    0x02104
#define IXGB_GPTCL   0x02108
#define IXGB_GPTCH   0x0210C
#define IXGB_BPTCL   0x02110
#define IXGB_BPTCH   0x02114
#define IXGB_MPTCL   0x02118
#define IXGB_MPTCH   0x0211C
#define IXGB_UPTCL   0x02120
#define IXGB_UPTCH   0x02124
#define IXGB_VPTCL   0x02128
#define IXGB_VPTCH   0x0212C
#define IXGB_JPTCL   0x02130
#define IXGB_JPTCH   0x02134
#define IXGB_GOTCL   0x02138
#define IXGB_GOTCH   0x0213C
#define IXGB_TOTL    0x02140
#define IXGB_TOTH    0x02144
#define IXGB_DC      0x02148
#define IXGB_PLT64C  0x02150
#define IXGB_TSCTC   0x02170
#define IXGB_TSCTFC  0x02178
#define IXGB_IBIC    0x02180
#define IXGB_RFC     0x02188
#define IXGB_LFC     0x02190
#define IXGB_PFRC    0x02198
#define IXGB_PFTC    0x021A0
#define IXGB_MCFRC   0x021A8
#define IXGB_MCFTC   0x021B0
#define IXGB_XONRXC  0x021B8
#define IXGB_XONTXC  0x021C0
#define IXGB_XOFFRXC 0x021C8
#define IXGB_XOFFTXC 0x021D0
#define IXGB_RJC     0x021D8
#define IXGB_CTRL0_LRST     0x00000008
#define IXGB_CTRL0_JFE      0x00000010
#define IXGB_CTRL0_XLE      0x00000020
#define IXGB_CTRL0_MDCS     0x00000040
#define IXGB_CTRL0_CMDC     0x00000080
#define IXGB_CTRL0_SDP0     0x00040000
#define IXGB_CTRL0_SDP1     0x00080000
#define IXGB_CTRL0_SDP2     0x00100000
#define IXGB_CTRL0_SDP3     0x00200000
#define IXGB_CTRL0_SDP0_DIR 0x00400000
#define IXGB_CTRL0_SDP1_DIR 0x00800000
#define IXGB_CTRL0_SDP2_DIR 0x01000000
#define IXGB_CTRL0_SDP3_DIR 0x02000000
#define IXGB_CTRL0_RST      0x04000000
#define IXGB_CTRL0_RPE      0x08000000
#define IXGB_CTRL0_TPE      0x10000000
#define IXGB_CTRL0_VME      0x40000000
#define IXGB_CTRL1_GPI0_EN     0x00000001
#define IXGB_CTRL1_GPI1_EN     0x00000002
#define IXGB_CTRL1_GPI2_EN     0x00000004
#define IXGB_CTRL1_GPI3_EN     0x00000008
#define IXGB_CTRL1_SDP4        0x00000010
#define IXGB_CTRL1_SDP5        0x00000020
#define IXGB_CTRL1_SDP6        0x00000040
#define IXGB_CTRL1_SDP7        0x00000080
#define IXGB_CTRL1_SDP4_DIR    0x00000100
#define IXGB_CTRL1_SDP5_DIR    0x00000200
#define IXGB_CTRL1_SDP6_DIR    0x00000400
#define IXGB_CTRL1_SDP7_DIR    0x00000800
#define IXGB_CTRL1_EE_RST      0x00002000
#define IXGB_CTRL1_RO_DIS      0x00020000
#define IXGB_CTRL1_PCIXHM_MASK 0x00C00000
#define IXGB_CTRL1_PCIXHM_1_2  0x00000000
#define IXGB_CTRL1_PCIXHM_5_8  0x00400000
#define IXGB_CTRL1_PCIXHM_3_4  0x00800000
#define IXGB_CTRL1_PCIXHM_7_8  0x00C00000
#define IXGB_STATUS_LU            0x00000002
#define IXGB_STATUS_AIP           0x00000004
#define IXGB_STATUS_TXOFF         0x00000010
#define IXGB_STATUS_XAUIME        0x00000020
#define IXGB_STATUS_RES           0x00000040
#define IXGB_STATUS_RIS           0x00000080
#define IXGB_STATUS_RIE           0x00000100
#define IXGB_STATUS_RLF           0x00000200
#define IXGB_STATUS_RRF           0x00000400
#define IXGB_STATUS_PCI_SPD       0x00000800
#define IXGB_STATUS_BUS64         0x00001000
#define IXGB_STATUS_PCIX_MODE     0x00002000
#define IXGB_STATUS_PCIX_SPD_MASK 0x0000C000
#define IXGB_STATUS_PCIX_SPD_66   0x00000000
#define IXGB_STATUS_PCIX_SPD_100  0x00004000
#define IXGB_STATUS_PCIX_SPD_133  0x00008000
#define IXGB_STATUS_REV_ID_MASK   0x000F0000
#define IXGB_STATUS_REV_ID_SHIFT  16
#define IXGB_EECD_SK       0x00000001
#define IXGB_EECD_CS       0x00000002
#define IXGB_EECD_DI       0x00000004
#define IXGB_EECD_DO       0x00000008
#define IXGB_EECD_FWE_MASK 0x00000030
#define IXGB_EECD_FWE_DIS  0x00000010
#define IXGB_EECD_FWE_EN   0x00000020
#define IXGB_MFS_SHIFT 16
#define IXGB_INT_TXDW     0x00000001
#define IXGB_INT_TXQE     0x00000002
#define IXGB_INT_LSC      0x00000004
#define IXGB_INT_RXSEQ    0x00000008
#define IXGB_INT_RXDMT0   0x00000010
#define IXGB_INT_RXO      0x00000040
#define IXGB_INT_RXT0     0x00000080
#define IXGB_INT_AUTOSCAN 0x00000200
#define IXGB_INT_GPI0     0x00000800
#define IXGB_INT_GPI1     0x00001000
#define IXGB_INT_GPI2     0x00002000
#define IXGB_INT_GPI3     0x00004000
#define IXGB_RCTL_RXEN        0x00000002
#define IXGB_RCTL_SBP         0x00000004
#define IXGB_RCTL_UPE         0x00000008
#define IXGB_RCTL_MPE         0x00000010
#define IXGB_RCTL_RDMTS_MASK  0x00000300
#define IXGB_RCTL_RDMTS_1_2   0x00000000
#define IXGB_RCTL_RDMTS_1_4   0x00000100
#define IXGB_RCTL_RDMTS_1_8   0x00000200
#define IXGB_RCTL_MO_MASK     0x00003000
#define IXGB_RCTL_MO_47_36    0x00000000
#define IXGB_RCTL_MO_46_35    0x00001000
#define IXGB_RCTL_MO_45_34    0x00002000
#define IXGB_RCTL_MO_43_32    0x00003000
#define IXGB_RCTL_MO_SHIFT    12
#define IXGB_RCTL_BAM         0x00008000
#define IXGB_RCTL_BSIZE_MASK  0x00030000
#define IXGB_RCTL_BSIZE_2048  0x00000000
#define IXGB_RCTL_BSIZE_4096  0x00010000
#define IXGB_RCTL_BSIZE_8192  0x00020000
#define IXGB_RCTL_BSIZE_16384 0x00030000
#define IXGB_RCTL_VFE         0x00040000
#define IXGB_RCTL_CFIEN       0x00080000
#define IXGB_RCTL_CFI         0x00100000
#define IXGB_RCTL_RPDA_MASK   0x00600000
#define IXGB_RCTL_RPDA_MC_MAC 0x00000000
#define IXGB_RCTL_MC_ONLY     0x00400000
#define IXGB_RCTL_CFF         0x00800000
#define IXGB_RCTL_SECRC       0x04000000
#define IXGB_RDT_FPDB         0x80000000
#define IXGB_RCTL_IDLE_RX_UNIT 0
#define IXGB_FCRTL_XONE       0x80000000
#define IXGB_RXDCTL_PTHRESH_MASK  0x000001FF
#define IXGB_RXDCTL_PTHRESH_SHIFT 0
#define IXGB_RXDCTL_HTHRESH_MASK  0x0003FE00
#define IXGB_RXDCTL_HTHRESH_SHIFT 9
#define IXGB_RXDCTL_WTHRESH_MASK  0x07FC0000
#define IXGB_RXDCTL_WTHRESH_SHIFT 18
#define IXGB_RAIDC_HIGHTHRS_MASK 0x0000003F
#define IXGB_RAIDC_DELAY_MASK    0x000FF800
#define IXGB_RAIDC_DELAY_SHIFT   11
#define IXGB_RAIDC_POLL_MASK     0x1FF00000
#define IXGB_RAIDC_POLL_SHIFT    20
#define IXGB_RAIDC_RXT_GATE      0x40000000
#define IXGB_RAIDC_EN            0x80000000
#define IXGB_RAIDC_POLL_1000_INTERRUPTS_PER_SECOND      1220
#define IXGB_RAIDC_POLL_5000_INTERRUPTS_PER_SECOND      244
#define IXGB_RAIDC_POLL_10000_INTERRUPTS_PER_SECOND     122
#define IXGB_RAIDC_POLL_20000_INTERRUPTS_PER_SECOND     61
#define IXGB_RXCSUM_IPOFL 0x00000100
#define IXGB_RXCSUM_TUOFL 0x00000200
#define IXGB_RAH_ASEL_MASK 0x00030000
#define IXGB_RAH_ASEL_DEST 0x00000000
#define IXGB_RAH_ASEL_SRC  0x00010000
#define IXGB_RAH_AV        0x80000000
#define IXGB_TCTL_TCE  0x00000001
#define IXGB_TCTL_TXEN 0x00000002
#define IXGB_TCTL_TPDE 0x00000004
#define IXGB_TCTL_IDLE_TX_UNIT  0
#define IXGB_TXDCTL_PTHRESH_MASK  0x0000007F
#define IXGB_TXDCTL_HTHRESH_MASK  0x00007F00
#define IXGB_TXDCTL_HTHRESH_SHIFT 8
#define IXGB_TXDCTL_WTHRESH_MASK  0x007F0000
#define IXGB_TXDCTL_WTHRESH_SHIFT 16
#define IXGB_TSPMT_TSMT_MASK   0x0000FFFF
#define IXGB_TSPMT_TSPBP_MASK  0xFFFF0000
#define IXGB_TSPMT_TSPBP_SHIFT 16
#define IXGB_PAP_TXPC_MASK 0x0000FFFF
#define IXGB_PAP_TXPV_MASK 0x000F0000
#define IXGB_PAP_TXPV_10G  0x00000000
#define IXGB_PAP_TXPV_1G   0x00010000
#define IXGB_PAP_TXPV_2G   0x00020000
#define IXGB_PAP_TXPV_3G   0x00030000
#define IXGB_PAP_TXPV_4G   0x00040000
#define IXGB_PAP_TXPV_5G   0x00050000
#define IXGB_PAP_TXPV_6G   0x00060000
#define IXGB_PAP_TXPV_7G   0x00070000
#define IXGB_PAP_TXPV_8G   0x00080000
#define IXGB_PAP_TXPV_9G   0x00090000
#define IXGB_PAP_TXPV_WAN  0x000F0000
#define IXGB_PCSC1_LOOPBACK 0x00004000
#define IXGB_PCSC2_PCS_TYPE_MASK  0x00000003
#define IXGB_PCSC2_PCS_TYPE_10GBX 0x00000001
#define IXGB_PCSS1_LOCAL_FAULT    0x00000080
#define IXGB_PCSS1_RX_LINK_STATUS 0x00000004
#define IXGB_PCSS2_DEV_PRES_MASK 0x0000C000
#define IXGB_PCSS2_DEV_PRES      0x00004000
#define IXGB_PCSS2_TX_LF         0x00000800
#define IXGB_PCSS2_RX_LF         0x00000400
#define IXGB_PCSS2_10GBW         0x00000004
#define IXGB_PCSS2_10GBX         0x00000002
#define IXGB_PCSS2_10GBR         0x00000001
#define IXGB_XPCSS_ALIGN_STATUS 0x00001000
#define IXGB_XPCSS_PATTERN_TEST 0x00000800
#define IXGB_XPCSS_LANE_3_SYNC  0x00000008
#define IXGB_XPCSS_LANE_2_SYNC  0x00000004
#define IXGB_XPCSS_LANE_1_SYNC  0x00000002
#define IXGB_XPCSS_LANE_0_SYNC  0x00000001
#define IXGB_XPCSTC_BERT_TRIG       0x00200000
#define IXGB_XPCSTC_BERT_SST        0x00100000
#define IXGB_XPCSTC_BERT_PSZ_MASK   0x000C0000
#define IXGB_XPCSTC_BERT_PSZ_SHIFT  17
#define IXGB_XPCSTC_BERT_PSZ_INF    0x00000003
#define IXGB_XPCSTC_BERT_PSZ_68     0x00000001
#define IXGB_XPCSTC_BERT_PSZ_1028   0x00000000
#define IXGB_MSCA_NP_ADDR_MASK      0x0000FFFF
#define IXGB_MSCA_NP_ADDR_SHIFT     0
#define IXGB_MSCA_DEV_TYPE_MASK     0x001F0000
#define IXGB_MSCA_DEV_TYPE_SHIFT    16
#define IXGB_MSCA_PHY_ADDR_MASK     0x03E00000
#define IXGB_MSCA_PHY_ADDR_SHIFT    21
#define IXGB_MSCA_OP_CODE_MASK      0x0C000000
#define IXGB_MSCA_ADDR_CYCLE        0x00000000
#define IXGB_MSCA_WRITE             0x04000000
#define IXGB_MSCA_READ              0x08000000
#define IXGB_MSCA_READ_AUTOINC      0x0C000000
#define IXGB_MSCA_OP_CODE_SHIFT     26
#define IXGB_MSCA_ST_CODE_MASK      0x30000000
#define IXGB_MSCA_NEW_PROTOCOL      0x00000000
#define IXGB_MSCA_OLD_PROTOCOL      0x10000000
#define IXGB_MSCA_ST_CODE_SHIFT     28
#define IXGB_MSCA_MDI_COMMAND       0x40000000
#define IXGB_MSCA_MDI_IN_PROG_EN    0x80000000
#define IXGB_MSRWD_WRITE_DATA_MASK  0x0000FFFF
#define IXGB_MSRWD_WRITE_DATA_SHIFT 0
#define IXGB_MSRWD_READ_DATA_MASK   0xFFFF0000
#define IXGB_MSRWD_READ_DATA_SHIFT  16
#define IXGB_PHY_ADDRESS             0x0
#define MDIO_PMA_PMD_XPAK_VENDOR_NAME       0x803A
#define G6XXX_PMA_PMD_VS1                   0xC001
#define G6XXX_XGXS_XAUI_VS2                 0x18
#define G6XXX_PMA_PMD_VS1_PLL_RESET         0x80
#define G6XXX_PMA_PMD_VS1_REMOVE_PLL_RESET  0x00
#define G6XXX_XGXS_XAUI_VS2_INPUT_MASK      0x0F
struct ixgb_rx_desc ;
#define IXGB_RX_DESC_STATUS_DD    0x01
#define IXGB_RX_DESC_STATUS_EOP   0x02
#define IXGB_RX_DESC_STATUS_IXSM  0x04
#define IXGB_RX_DESC_STATUS_VP    0x08
#define IXGB_RX_DESC_STATUS_TCPCS 0x20
#define IXGB_RX_DESC_STATUS_IPCS  0x40
#define IXGB_RX_DESC_STATUS_PIF   0x80
#define IXGB_RX_DESC_ERRORS_CE   0x01
#define IXGB_RX_DESC_ERRORS_SE   0x02
#define IXGB_RX_DESC_ERRORS_P    0x08
#define IXGB_RX_DESC_ERRORS_TCPE 0x20
#define IXGB_RX_DESC_ERRORS_IPE  0x40
#define IXGB_RX_DESC_ERRORS_RXE  0x80
#define IXGB_RX_DESC_SPECIAL_VLAN_MASK  0x0FFF
#define IXGB_RX_DESC_SPECIAL_PRI_MASK   0xE000
#define IXGB_RX_DESC_SPECIAL_PRI_SHIFT  0x000D
struct ixgb_tx_desc ;
#define IXGB_TX_DESC_LENGTH_MASK    0x000FFFFF
#define IXGB_TX_DESC_TYPE_MASK      0x00F00000
#define IXGB_TX_DESC_TYPE_SHIFT     20
#define IXGB_TX_DESC_CMD_MASK       0xFF000000
#define IXGB_TX_DESC_CMD_SHIFT      24
#define IXGB_TX_DESC_CMD_EOP        0x01000000
#define IXGB_TX_DESC_CMD_TSE        0x04000000
#define IXGB_TX_DESC_CMD_RS         0x08000000
#define IXGB_TX_DESC_CMD_VLE        0x40000000
#define IXGB_TX_DESC_CMD_IDE        0x80000000
#define IXGB_TX_DESC_TYPE           0x00100000
#define IXGB_TX_DESC_STATUS_DD  0x01
#define IXGB_TX_DESC_POPTS_IXSM 0x01
#define IXGB_TX_DESC_POPTS_TXSM 0x02
#define IXGB_TX_DESC_SPECIAL_PRI_SHIFT  IXGB_RX_DESC_SPECIAL_PRI_SHIFT
struct ixgb_context_desc ;
#define IXGB_CONTEXT_DESC_CMD_TCP 0x01000000
#define IXGB_CONTEXT_DESC_CMD_IP  0x02000000
#define IXGB_CONTEXT_DESC_CMD_TSE 0x04000000
#define IXGB_CONTEXT_DESC_CMD_RS  0x08000000
#define IXGB_CONTEXT_DESC_CMD_IDE 0x80000000
#define IXGB_CONTEXT_DESC_TYPE 0x00000000
#define IXGB_CONTEXT_DESC_STATUS_DD 0x01
#define IXGB_MC_TBL_SIZE          128
#define IXGB_VLAN_FILTER_TBL_SIZE 128
#define IXGB_RAR_ENTRIES		  3
#define IXGB_MEMORY_REGISTER_BASE_ADDRESS   0
#define ENET_HEADER_SIZE			14
#define ENET_FCS_LENGTH			 4
#define IXGB_MAX_NUM_MULTICAST_ADDRESSES	128
#define IXGB_MIN_ENET_FRAME_SIZE_WITHOUT_FCS	60
#define IXGB_MAX_ENET_FRAME_SIZE_WITHOUT_FCS	1514
#define IXGB_MAX_JUMBO_FRAME_SIZE		0x3F00
#define IXGB_OPTICAL_PHY_ADDR 0x0
#define IXGB_XAUII_PHY_ADDR   0x1
#define IXGB_DIAG_PHY_ADDR    0x1F
struct ixgb_flash_buffer ;
struct ixgb_fc ;
#define FC_DEFAULT_HI_THRESH        (0x8000)
#define FC_DEFAULT_LO_THRESH        (0x4000)
#define FC_DEFAULT_TX_TIMER         (0x100)
#define IXGB_MAX_PHY_REG_ADDRESS    0xFFFF
#define IXGB_MAX_PHY_ADDRESS        31
#define IXGB_MAX_PHY_DEV_TYPE       31
struct ixgb_bus ;
struct ixgb_hw ;
struct ixgb_hw_stats ;
extern bool ixgb_adapter_stop(struct ixgb_hw *hw);
extern bool ixgb_init_hw(struct ixgb_hw *hw);
extern bool ixgb_adapter_start(struct ixgb_hw *hw);
extern void ixgb_check_for_link(struct ixgb_hw *hw);
extern bool ixgb_check_for_bad_link(struct ixgb_hw *hw);
extern void ixgb_rar_set(struct ixgb_hw *hw,
u8 *addr,
u32 index);
extern void ixgb_mc_addr_list_update(struct ixgb_hw *hw,
u8 *mc_addr_list,
u32 mc_addr_count,
u32 pad);
extern void ixgb_write_vfta(struct ixgb_hw *hw,
u32 offset,
u32 value);
void ixgb_get_ee_mac_addr(struct ixgb_hw *hw, u8 *mac_addr);
u32 ixgb_get_ee_pba_number(struct ixgb_hw *hw);
u16 ixgb_get_ee_device_id(struct ixgb_hw *hw);
bool ixgb_get_eeprom_data(struct ixgb_hw *hw);
__le16 ixgb_get_eeprom_word(struct ixgb_hw *hw, u16 index);
void ixgb_led_on(struct ixgb_hw *hw);
void ixgb_led_off(struct ixgb_hw *hw);
void ixgb_write_pci_cfg(struct ixgb_hw *hw,
u32 reg,
u16 * value);
