{"vcs1":{"timestamp_begin":1746596508.322451071, "rt":0.61, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746596508.968146097, "rt":0.34, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1746596509.345976913, "rt":0.45, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746596508.178357874}
{"VCS_COMP_START_TIME": 1746596508.178357874}
{"VCS_COMP_END_TIME": 1746596509.897055925}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263992}}
{"vcselab": {"peak_mem": 140048}}
