{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 09:56:45 2012 " "Info: Processing started: Sun May 13 09:56:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off binaryToBCD -c binaryToBCD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off binaryToBCD -c binaryToBCD" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "binaryToBCD EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"binaryToBCD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "Info: No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 248 2280 2456 264 "B1" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 408 2280 2456 424 "B2" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B2" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 552 2288 2464 568 "B4" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B4" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8 " "Info: Pin B8 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 648 2288 2464 664 "B8" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B8" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B8 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B10 " "Info: Pin B10 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 688 2288 2464 704 "B10" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B10" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B10 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B20 " "Info: Pin B20 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 704 2288 2464 720 "B20" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B20" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B20 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B20 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B40 " "Info: Pin B40 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 720 2288 2464 736 "B40" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B40" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B40 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B40 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 216 376 544 232 "A0" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 248 376 544 264 "A2" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 280 376 544 296 "A4" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 232 376 544 248 "A1" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 296 376 544 312 "A5" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" {  } { { "binaryToBCD.bdf" "" { Schematic "I:/pro/wdgb1/binaryToBCD.bdf" { { 264 376 544 280 "A3" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.30 6 7 0 " "Info: Number of I/O pins in group: 13 (unused VREF, 3.30 VCCIO, 6 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 15 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 23 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 20 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 24 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Info: Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2 0 " "Info: Pin \"B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B8 0 " "Info: Pin \"B8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B10 0 " "Info: Pin \"B10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B20 0 " "Info: Pin \"B20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B40 0 " "Info: Pin \"B40\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 09:56:49 2012 " "Info: Processing ended: Sun May 13 09:56:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/pro/wdgb1/binaryToBCD.fit.smsg " "Info: Generated suppressed messages file I:/pro/wdgb1/binaryToBCD.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
