V3 139
FL C:/MyProject/DDR2interface_test/DDR2interface9/RAM_8D.vhd 2007/01/26.16:08:20 I.27
EN work/RAM_8D 1181904952          FL C:/MyProject/DDR2interface_test/DDR2interface9/RAM_8D.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/RAM_8D/arc_RAM_8D 1181904953 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/RAM_8D.vhd EN work/RAM_8D 1181904952 \
      CP RAM16X1D
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_top_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/ddr2_top_16bit_00 1181904988 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_top_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PH work/parameter_16bit_00 1181904937
AR work/ddr2_top_16bit_00/arc_ddr2_top_16bit_00 1181904989 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_top_16bit_00.vhd \
      EN work/ddr2_top_16bit_00 1181904988 CP controller_16bit_00 \
      CP data_path_16bit_rl CP infrastructure CP iobs_16bit_00
FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_16bit_00.vhd 2007/06/14.17:47:46 I.27
EN work/controller_16bit_00 1181904980 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1181904937
AR work/controller_16bit_00/arc_controller_16bit_00 1181904981 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_16bit_00.vhd \
      EN work/controller_16bit_00 1181904980 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_rst.vhd 2007/01/26.16:08:20 I.27
EN work/data_path_rst 1181904974 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_rst.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_path_rst/arc_data_path_rst 1181904975 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_rst.vhd \
      EN work/data_path_rst 1181904974 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_transfer_done.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_transfer_done 1181904948 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_transfer_done.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_transfer_done/ddr2_transfer_done_arch 1181904949 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_transfer_done.vhd \
      EN work/ddr2_transfer_done 1181904948 CP LUT2 CP FDR   CP LUT3           CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqs_div.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_dqs_div 1181904946 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqs_div.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dqs_div/ddr2_dqs_div_arch 1181904947 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqs_div.vhd \
      EN work/ddr2_dqs_div 1181904946 CP FDC
FL C:/MyProject/DDR2interface_test/DDR2interface9/dqs_delay.vhd 2007/01/26.16:08:20 I.27
EN work/dqs_delay 1181904944       FL C:/MyProject/DDR2interface_test/DDR2interface9/dqs_delay.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/dqs_delay/arc_dqs_delay 1181904945 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/dqs_delay.vhd \
      EN work/dqs_delay 1181904944 CP LUT4
FL C:/MyProject/DDR2interface_test/DDR2interface9/mem_interface_top.vhd 2007/01/26.16:16:06 I.27
EN work/mem_interface_top 1181904992 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/mem_interface_top.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/mem_interface_top/arc_mem_interface_top 1181904993 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/mem_interface_top.vhd \
      EN work/mem_interface_top 1181904992 CP ddr2_top_16bit_00 \
      CP infrastructure_top
FL C:/MyProject/DDR2interface_test/DDR2interface9/iobs_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/iobs_16bit_00 1181904986 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/iobs_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1181904937
AR work/iobs_16bit_00/arc_iobs_16bit_00 1181904987 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/iobs_16bit_00.vhd \
      EN work/iobs_16bit_00 1181904986 CP infrastructure_iobs_16bit \
      CP controller_iobs_16bit_00 CP data_path_iobs_16bit
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_write_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/data_write_16bit 1181904972 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_write_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_write_16bit/arc_data_write_16bit 1181904973 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_write_16bit.vhd \
      EN work/data_write_16bit 1181904972 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dqs_iob.vhd 2007/01/26.16:08:20 I.27
EN work/ddr_dqs_iob 1181904938 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dqs_iob.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/ddr_dqs_iob/arc_ddr_dqs_iob 1181904939 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dqs_iob.vhd \
      EN work/ddr_dqs_iob 1181904938 CP FD CP FDDRRSE        CP IOBUFDS_BLVDS_25
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_controller_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_read_controller_16bit_rl 1181904970 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_controller_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_read_controller_16bit_rl/arc_data_read_controller_16bit_rl 1181904971 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_controller_16bit_rl.vhd \
      EN work/data_read_controller_16bit_rl 1181904970 CP dqs_delay \
      CP ddr2_dqs_div   CP ddr2_transfer_done
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqbit.vhd 2007/01/26.16:08:20 I.27
EN work/ddr2_dqbit 1181904950 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqbit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dqbit/ddr2_dqbit_arch 1181904951 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dqbit.vhd \
      EN work/ddr2_dqbit 1181904950 CP FDCE
FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2f.vhd 2007/01/26.16:08:20 I.27
EN work/cal_div2f 1181904958       FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2f.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_div2f/arc_cal_div2f 1181904959 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2f.vhd \
      EN work/cal_div2f 1181904958
FL C:/MyProject/DDR2interface_test/DDR2interface9/clk_dcm.vhd 2007/03/01.11:47:17 I.27
EN work/clk_dcm 1181904976         FL C:/MyProject/DDR2interface_test/DDR2interface9/clk_dcm.vhd \
      PB ieee/std_logic_1164 1140839709 PH ieee/NUMERIC_STD 1140839720
AR work/clk_dcm/arc_clk_dcm 1181904977 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/clk_dcm.vhd \
      EN work/clk_dcm 1181904976 CP DCM    CP dcmx3y0_2vp20  CP BUFG
FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_iobs_16bit_00.vhd 2007/01/26.16:08:21 I.27
EN work/controller_iobs_16bit_00 1181904964 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_iobs_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1181904937
AR work/controller_iobs_16bit_00/arc_controller_iobs_16bit_00 1181904965 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/controller_iobs_16bit_00.vhd \
      EN work/controller_iobs_16bit_00 1181904964 CP FD CP OBUF CP IBUF
FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_ctl.vhd 2007/01/26.16:08:20 I.27
EN work/cal_ctl 1181904954         FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_ctl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_ctl/arc_cal_ctl 1181904955 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_ctl.vhd \
      EN work/cal_ctl 1181904954
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dq_iob.vhd 2007/01/26.16:08:20 I.27
EN work/ddr_dq_iob 1181904940 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dq_iob.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr_dq_iob/arc_ddr_dq_iob 1181904941 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr_dq_iob.vhd \
      EN work/ddr_dq_iob 1181904940 CP FDDRRSE CP FDCE       CP OBUFT          CP IBUF
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_read_16bit_rl 1181904968 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/data_read_16bit_rl/arc_data_read_16bit_rl 1181904969 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_read_16bit_rl.vhd \
      EN work/data_read_16bit_rl 1181904968 CP ddr2_dqbit CP RAM_8D
FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dm_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/ddr2_dm_16bit 1181904942 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dm_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/ddr2_dm_16bit/arc_ddr2_dm_16bit 1181904943 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/ddr2_dm_16bit.vhd \
      EN work/ddr2_dm_16bit 1181904942 CP FDDRRSE CP OBUF
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_iobs_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/data_path_iobs_16bit 1181904966 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_iobs_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1181904937
AR work/data_path_iobs_16bit/arc_data_path_iobs_16bit 1181904967 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_iobs_16bit.vhd \
      EN work/data_path_iobs_16bit 1181904966 CP ddr_dqs_iob CP ddr_dq_iob \
      CP ddr2_dm_16bit
FL C:/MyProject/DDR2interface_test/DDR2interface9/system_controller.vhd 2007/06/15.12:55:19 I.27
EN work/system_controller 1181904994 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/system_controller.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/std_logic_arith 1140839711 \
      PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/system_controller/arc_controller 1181904995 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/system_controller.vhd \
      EN work/system_controller 1181904994
FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_iobs_16bit.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure_iobs_16bit 1181904962 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_iobs_16bit.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure_iobs_16bit/arc_infrastructure_iobs_16bit 1181904963 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_iobs_16bit.vhd \
      EN work/infrastructure_iobs_16bit 1181904962 CP FDDRRSE CP OBUF
FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_16bit_rl.vhd 2007/01/26.16:08:21 I.27
EN work/data_path_16bit_rl 1181904982 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_16bit_rl.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715 \
      PH work/parameter_16bit_00 1181904937
AR work/data_path_16bit_rl/arc_data_path_16bit_rl 1181904983 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/data_path_16bit_rl.vhd \
      EN work/data_path_16bit_rl 1181904982 CP data_read_16bit_rl \
      CP data_read_controller_16bit_rl CP data_write_16bit CP data_path_rst
FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2.vhd 2007/01/26.16:08:20 I.27
EN work/cal_div2 1181904956        FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_div2/arc_cal_div2 1181904957 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_div2.vhd \
      EN work/cal_div2 1181904956
FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_top.vhd 2007/01/26.16:08:20 I.27
EN work/cal_top 1181904978         FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_top.vhd \
      PB ieee/std_logic_1164 1140839709
AR work/cal_top/arc_cal_top 1181904979 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_top.vhd \
      EN work/cal_top 1181904978 CP DCM    CP BUFG           CP cal_ctl \
      CP cal_div2       CP cal_div2f      CP cal_reg        CP dqs_delay
FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_top.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure_top 1181904990 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_top.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure_top/arc_infrastructure_top 1181904991 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure_top.vhd \
      EN work/infrastructure_top 1181904990 CP clk_dcm CP cal_top
FL C:/MyProject/DDR2interface_test/DDR2interface9/top.vhd 2007/06/13.14:36:24 I.27
EN work/HD_Gen_Module 1181904996   FL C:/MyProject/DDR2interface_test/DDR2interface9/top.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/std_logic_arith 1140839711 \
      PB ieee/STD_LOGIC_UNSIGNED 1140839715 LB UNISIM PH unisim/VCOMPONENTS 1142233852
AR work/HD_Gen_Module/Behavioral 1181904997 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/top.vhd \
      EN work/HD_Gen_Module 1181904996 CP IBUFGDS CP BUFG    CP mem_interface_top \
      CP system_controller
FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure.vhd 2007/01/26.16:08:21 I.27
EN work/infrastructure 1181904984 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/infrastructure/arc_infrastructure 1181904985 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/infrastructure.vhd \
      EN work/infrastructure 1181904984
FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_reg.vhd 2007/01/26.16:08:20 I.27
EN work/cal_reg 1181904960         FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_reg.vhd \
      PB ieee/std_logic_1164 1140839709 PB ieee/STD_LOGIC_UNSIGNED 1140839715
AR work/cal_reg/arc_cal_reg 1181904961 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/cal_reg.vhd \
      EN work/cal_reg 1181904960 CP FD
FL C:/MyProject/DDR2interface_test/DDR2interface9/parameter_16bit_00.vhd 2007/01/26.16:16:56 I.27
PH work/parameter_16bit_00 1181904937 \
      FL C:/MyProject/DDR2interface_test/DDR2interface9/parameter_16bit_00.vhd \
      PB ieee/std_logic_1164 1140839709
