INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aritmetic_Logic_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:4]
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:5]
WARNING: [VRFC 10-9157] macro 'OR' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:6]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:7]
WARNING: [VRFC 10-9157] macro 'NOT' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:8]
WARNING: [VRFC 10-9157] macro 'XOR' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:9]
WARNING: [VRFC 10-9157] macro 'CMP' is redefined [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:10]
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'false_clk' is already implicitly declared on line 30 [/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sources_1/new/top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nuno/Desktop/VeSPA Muxs v3.1/VeSPA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
