
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c350  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036a8  0801c550  0801c550  0001d550  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801fbf8  0801fbf8  00021338  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801fbf8  0801fbf8  00020bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801fc00  0801fc00  00021338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801fc00  0801fc00  00020c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801fc04  0801fc04  00020c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0801fc08  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001f8  0801fe00  000211f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000298  0801fea0  00021298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00066d8c  20000338  0801ff40  00021338  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200670c4  0801ff40  000220c4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00021338  2**0
                  CONTENTS, READONLY
 14 .debug_info   00034704  00000000  00000000  00021366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007cd3  00000000  00000000  00055a6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000024c8  00000000  00000000  0005d740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001d53  00000000  00000000  0005fc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a57a  00000000  00000000  0006195b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00039659  00000000  00000000  0009bed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012d5bf  00000000  00000000  000d552e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00202aed  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000ac80  00000000  00000000  00202b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000068  00000000  00000000  0020d7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000338 	.word	0x20000338
 800021c:	00000000 	.word	0x00000000
 8000220:	0801c538 	.word	0x0801c538

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000033c 	.word	0x2000033c
 800023c:	0801c538 	.word	0x0801c538

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	4a07      	ldr	r2, [pc, #28]	@ (8000a30 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	4a06      	ldr	r2, [pc, #24]	@ (8000a34 <vApplicationGetIdleTaskMemory+0x30>)
 8000a1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a22:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000a24:	bf00      	nop
 8000a26:	3714      	adds	r7, #20
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	20000354 	.word	0x20000354
 8000a34:	200003f4 	.word	0x200003f4

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b5b0      	push	{r4, r5, r7, lr}
 8000a3a:	b0b8      	sub	sp, #224	@ 0xe0
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3e:	f001 fd1c 	bl	800247a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a42:	f000 f8ef 	bl	8000c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a46:	f000 fabd 	bl	8000fc4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a4a:	f000 fa9d 	bl	8000f88 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000a4e:	f000 fa6b 	bl	8000f28 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8000a52:	f000 f9c1 	bl	8000dd8 <MX_RTC_Init>
  MX_ADC1_Init();
 8000a56:	f000 f951 	bl	8000cfc <MX_ADC1_Init>
  MX_TIM2_Init();
 8000a5a:	f000 fa17 	bl	8000e8c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000a5e:	485d      	ldr	r0, [pc, #372]	@ (8000bd4 <main+0x19c>)
 8000a60:	f005 fde2 	bl	8006628 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_raw, 3);
 8000a64:	2203      	movs	r2, #3
 8000a66:	495c      	ldr	r1, [pc, #368]	@ (8000bd8 <main+0x1a0>)
 8000a68:	485c      	ldr	r0, [pc, #368]	@ (8000bdc <main+0x1a4>)
 8000a6a:	f001 fda7 	bl	80025bc <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000a74:	2300      	movs	r3, #0
 8000a76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8000a7a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f007 ff4d 	bl	800891e <osMutexCreate>
 8000a84:	4603      	mov	r3, r0
 8000a86:	4a56      	ldr	r2, [pc, #344]	@ (8000be0 <main+0x1a8>)
 8000a88:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 16, uint32_t);
 8000a8a:	4b56      	ldr	r3, [pc, #344]	@ (8000be4 <main+0x1ac>)
 8000a8c:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8000a90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 8000a96:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f008 f891 	bl	8008bc4 <osMessageCreate>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4a50      	ldr	r2, [pc, #320]	@ (8000be8 <main+0x1b0>)
 8000aa6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000aa8:	4b50      	ldr	r3, [pc, #320]	@ (8000bec <main+0x1b4>)
 8000aaa:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 8000aae:	461d      	mov	r5, r3
 8000ab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ab8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000abc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f007 febf 	bl	8008846 <osThreadCreate>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	4a49      	ldr	r2, [pc, #292]	@ (8000bf0 <main+0x1b8>)
 8000acc:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityNormal, 0, 256);
 8000ace:	4b49      	ldr	r3, [pc, #292]	@ (8000bf4 <main+0x1bc>)
 8000ad0:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8000ad4:	461d      	mov	r5, r3
 8000ad6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ad8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ada:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ade:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 8000ae2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f007 feac 	bl	8008846 <osThreadCreate>
 8000aee:	4603      	mov	r3, r0
 8000af0:	4a41      	ldr	r2, [pc, #260]	@ (8000bf8 <main+0x1c0>)
 8000af2:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityBelowNormal, 0, 256);
 8000af4:	4b41      	ldr	r3, [pc, #260]	@ (8000bfc <main+0x1c4>)
 8000af6:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8000afa:	461d      	mov	r5, r3
 8000afc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000afe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8000b08:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f007 fe99 	bl	8008846 <osThreadCreate>
 8000b14:	4603      	mov	r3, r0
 8000b16:	4a3a      	ldr	r2, [pc, #232]	@ (8000c00 <main+0x1c8>)
 8000b18:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityBelowNormal, 0, 256);
 8000b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c04 <main+0x1cc>)
 8000b1c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000b20:	461d      	mov	r5, r3
 8000b22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8000b2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f007 fe86 	bl	8008846 <osThreadCreate>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4a32      	ldr	r2, [pc, #200]	@ (8000c08 <main+0x1d0>)
 8000b3e:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 256);
 8000b40:	4b32      	ldr	r3, [pc, #200]	@ (8000c0c <main+0x1d4>)
 8000b42:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000b46:	461d      	mov	r5, r3
 8000b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 8000b54:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f007 fe73 	bl	8008846 <osThreadCreate>
 8000b60:	4603      	mov	r3, r0
 8000b62:	4a2b      	ldr	r2, [pc, #172]	@ (8000c10 <main+0x1d8>)
 8000b64:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* definition and creation of presenceTask */
  osThreadDef(presenceTask, StartPresenceTask, osPriorityBelowNormal, 0, 256);
 8000b66:	4b2b      	ldr	r3, [pc, #172]	@ (8000c14 <main+0x1dc>)
 8000b68:	f107 0420 	add.w	r4, r7, #32
 8000b6c:	461d      	mov	r5, r3
 8000b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  presenceTaskHandle = osThreadCreate(osThread(presenceTask), NULL);
 8000b7a:	f107 0320 	add.w	r3, r7, #32
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4618      	mov	r0, r3
 8000b82:	f007 fe60 	bl	8008846 <osThreadCreate>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4a23      	ldr	r2, [pc, #140]	@ (8000c18 <main+0x1e0>)
 8000b8a:	6013      	str	r3, [r2, #0]
  /* add threads, ... */


  /* definition and creation of seismicTask */
  osThreadDef(seismicTask, StartSeismicTask, osPriorityAboveNormal, 0, 512);
 8000b8c:	4b23      	ldr	r3, [pc, #140]	@ (8000c1c <main+0x1e4>)
 8000b8e:	1d3c      	adds	r4, r7, #4
 8000b90:	461d      	mov	r5, r3
 8000b92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b96:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b9a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  seismicTaskHandle = osThreadCreate(osThread(seismicTask), NULL);
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f007 fe4f 	bl	8008846 <osThreadCreate>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	4a1d      	ldr	r2, [pc, #116]	@ (8000c20 <main+0x1e8>)
 8000bac:	6013      	str	r3, [r2, #0]


  /* ðŸš¨ IMPORTANT : tout suspendre au dÃ©but */
  osThreadSuspend(heartBeatTaskHandle);
 8000bae:	4b18      	ldr	r3, [pc, #96]	@ (8000c10 <main+0x1d8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f008 f8e2 	bl	8008d7c <osThreadSuspend>
  osThreadSuspend(presenceTaskHandle);
 8000bb8:	4b17      	ldr	r3, [pc, #92]	@ (8000c18 <main+0x1e0>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f008 f8dd 	bl	8008d7c <osThreadSuspend>
  osThreadSuspend(logMessageTaskHandle);
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <main+0x1c0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f008 f8d8 	bl	8008d7c <osThreadSuspend>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bcc:	f007 fe24 	bl	8008818 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <main+0x198>
 8000bd4:	200008bc 	.word	0x200008bc
 8000bd8:	200009b0 	.word	0x200009b0
 8000bdc:	200007f4 	.word	0x200007f4
 8000be0:	200009a8 	.word	0x200009a8
 8000be4:	0801c550 	.word	0x0801c550
 8000be8:	200009a4 	.word	0x200009a4
 8000bec:	0801c56c 	.word	0x0801c56c
 8000bf0:	20000990 	.word	0x20000990
 8000bf4:	0801c598 	.word	0x0801c598
 8000bf8:	20000994 	.word	0x20000994
 8000bfc:	0801c5c0 	.word	0x0801c5c0
 8000c00:	20000998 	.word	0x20000998
 8000c04:	0801c5e8 	.word	0x0801c5e8
 8000c08:	2000099c 	.word	0x2000099c
 8000c0c:	0801c614 	.word	0x0801c614
 8000c10:	200009a0 	.word	0x200009a0
 8000c14:	0801c640 	.word	0x0801c640
 8000c18:	200009ac 	.word	0x200009ac
 8000c1c:	0801c668 	.word	0x0801c668
 8000c20:	200009b8 	.word	0x200009b8

08000c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b094      	sub	sp, #80	@ 0x50
 8000c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	2234      	movs	r2, #52	@ 0x34
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f018 f965 	bl	8018f02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c38:	f107 0308 	add.w	r3, r7, #8
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c48:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf4 <SystemClock_Config+0xd0>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	4a29      	ldr	r2, [pc, #164]	@ (8000cf4 <SystemClock_Config+0xd0>)
 8000c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c54:	4b27      	ldr	r3, [pc, #156]	@ (8000cf4 <SystemClock_Config+0xd0>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c68:	4a23      	ldr	r2, [pc, #140]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c78:	603b      	str	r3, [r7, #0]
 8000c7a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000c7c:	230a      	movs	r3, #10
 8000c7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c80:	2301      	movs	r3, #1
 8000c82:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c84:	2310      	movs	r3, #16
 8000c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c90:	2300      	movs	r3, #0
 8000c92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c94:	2310      	movs	r3, #16
 8000c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000c98:	23c0      	movs	r3, #192	@ 0xc0
 8000c9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4618      	mov	r0, r3
 8000cae:	f004 f935 	bl	8004f1c <HAL_RCC_OscConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000cb8:	f000 ffda 	bl	8001c70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000cc8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ccc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	2101      	movs	r1, #1
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 fbcc 	bl	8005478 <HAL_RCC_ClockConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ce6:	f000 ffc3 	bl	8001c70 <Error_Handler>
  }
}
 8000cea:	bf00      	nop
 8000cec:	3750      	adds	r7, #80	@ 0x50
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40007000 	.word	0x40007000

08000cfc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d02:	463b      	mov	r3, r7
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d0e:	4b30      	ldr	r3, [pc, #192]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d10:	4a30      	ldr	r2, [pc, #192]	@ (8000dd4 <MX_ADC1_Init+0xd8>)
 8000d12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d14:	4b2e      	ldr	r3, [pc, #184]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d20:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d26:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d34:	4b26      	ldr	r3, [pc, #152]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000d3c:	4b24      	ldr	r3, [pc, #144]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d3e:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d44:	4b22      	ldr	r3, [pc, #136]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000d58:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d5e:	481c      	ldr	r0, [pc, #112]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d60:	f001 fbe8 	bl	8002534 <HAL_ADC_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000d6a:	f000 ff81 	bl	8001c70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d72:	2301      	movs	r3, #1
 8000d74:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000d76:	2301      	movs	r3, #1
 8000d78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4814      	ldr	r0, [pc, #80]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d80:	f001 fd2e 	bl	80027e0 <HAL_ADC_ConfigChannel>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000d8a:	f000 ff71 	bl	8001c70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000d8e:	2305      	movs	r3, #5
 8000d90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d92:	2302      	movs	r3, #2
 8000d94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d96:	463b      	mov	r3, r7
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480d      	ldr	r0, [pc, #52]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000d9c:	f001 fd20 	bl	80027e0 <HAL_ADC_ConfigChannel>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000da6:	f000 ff63 	bl	8001c70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000daa:	2306      	movs	r3, #6
 8000dac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000dae:	2303      	movs	r3, #3
 8000db0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db2:	463b      	mov	r3, r7
 8000db4:	4619      	mov	r1, r3
 8000db6:	4806      	ldr	r0, [pc, #24]	@ (8000dd0 <MX_ADC1_Init+0xd4>)
 8000db8:	f001 fd12 	bl	80027e0 <HAL_ADC_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000dc2:	f000 ff55 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200007f4 	.word	0x200007f4
 8000dd4:	40012000 	.word	0x40012000

08000dd8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000dec:	2300      	movs	r3, #0
 8000dee:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000df0:	4b24      	ldr	r3, [pc, #144]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000df2:	4a25      	ldr	r2, [pc, #148]	@ (8000e88 <MX_RTC_Init+0xb0>)
 8000df4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000df6:	4b23      	ldr	r3, [pc, #140]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000dfc:	4b21      	ldr	r3, [pc, #132]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000dfe:	227f      	movs	r2, #127	@ 0x7f
 8000e00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e02:	4b20      	ldr	r3, [pc, #128]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e04:	22ff      	movs	r2, #255	@ 0xff
 8000e06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e08:	4b1e      	ldr	r3, [pc, #120]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e1a:	481a      	ldr	r0, [pc, #104]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e1c:	f005 f96c 	bl	80060f8 <HAL_RTC_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000e26:	f000 ff23 	bl	8001c70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	480f      	ldr	r0, [pc, #60]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e46:	f005 f9d9 	bl	80061fc <HAL_RTC_SetTime>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000e50:	f000 ff0e 	bl	8001c70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e54:	2301      	movs	r3, #1
 8000e56:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e64:	463b      	mov	r3, r7
 8000e66:	2201      	movs	r2, #1
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <MX_RTC_Init+0xac>)
 8000e6c:	f005 fa60 	bl	8006330 <HAL_RTC_SetDate>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000e76:	f000 fefb 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	2000089c 	.word	0x2000089c
 8000e88:	40002800 	.word	0x40002800

08000e8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e92:	f107 0310 	add.w	r3, r7, #16
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea0:	1d3b      	adds	r3, r7, #4
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000eac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eb0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2399;
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000eb4:	f640 125f 	movw	r2, #2399	@ 0x95f
 8000eb8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000ec0:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ec2:	2263      	movs	r2, #99	@ 0x63
 8000ec4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ed2:	4814      	ldr	r0, [pc, #80]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ed4:	f005 fb50 	bl	8006578 <HAL_TIM_Base_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ede:	f000 fec7 	bl	8001c70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ee8:	f107 0310 	add.w	r3, r7, #16
 8000eec:	4619      	mov	r1, r3
 8000eee:	480d      	ldr	r0, [pc, #52]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000ef0:	f005 fd8a 	bl	8006a08 <HAL_TIM_ConfigClockSource>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000efa:	f000 feb9 	bl	8001c70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000efe:	2320      	movs	r3, #32
 8000f00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <MX_TIM2_Init+0x98>)
 8000f0c:	f005 ffae 	bl	8006e6c <HAL_TIMEx_MasterConfigSynchronization>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f16:	f000 feab 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f1a:	bf00      	nop
 8000f1c:	3720      	adds	r7, #32
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200008bc 	.word	0x200008bc

08000f28 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f2e:	4a15      	ldr	r2, [pc, #84]	@ (8000f84 <MX_USART3_UART_Init+0x5c>)
 8000f30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f4e:	220c      	movs	r2, #12
 8000f50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_USART3_UART_Init+0x58>)
 8000f6c:	f006 f82a 	bl	8006fc4 <HAL_UART_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f76:	f000 fe7b 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000908 	.word	0x20000908
 8000f84:	40004800 	.word	0x40004800

08000f88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <MX_DMA_Init+0x38>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc0 <MX_DMA_Init+0x38>)
 8000f94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <MX_DMA_Init+0x38>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2105      	movs	r1, #5
 8000faa:	2038      	movs	r0, #56	@ 0x38
 8000fac:	f001 ffa6 	bl	8002efc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000fb0:	2038      	movs	r0, #56	@ 0x38
 8000fb2:	f001 ffbf 	bl	8002f34 <HAL_NVIC_EnableIRQ>

}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40023800 	.word	0x40023800

08000fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08c      	sub	sp, #48	@ 0x30
 8000fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fda:	4b56      	ldr	r3, [pc, #344]	@ (8001134 <MX_GPIO_Init+0x170>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a55      	ldr	r2, [pc, #340]	@ (8001134 <MX_GPIO_Init+0x170>)
 8000fe0:	f043 0304 	orr.w	r3, r3, #4
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b53      	ldr	r3, [pc, #332]	@ (8001134 <MX_GPIO_Init+0x170>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	61bb      	str	r3, [r7, #24]
 8000ff0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ff2:	4b50      	ldr	r3, [pc, #320]	@ (8001134 <MX_GPIO_Init+0x170>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a4f      	ldr	r2, [pc, #316]	@ (8001134 <MX_GPIO_Init+0x170>)
 8000ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b4d      	ldr	r3, [pc, #308]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b4a      	ldr	r3, [pc, #296]	@ (8001134 <MX_GPIO_Init+0x170>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a49      	ldr	r2, [pc, #292]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b47      	ldr	r3, [pc, #284]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b44      	ldr	r3, [pc, #272]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a43      	ldr	r2, [pc, #268]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b41      	ldr	r3, [pc, #260]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800103a:	4b3e      	ldr	r3, [pc, #248]	@ (8001134 <MX_GPIO_Init+0x170>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a3d      	ldr	r2, [pc, #244]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001040:	f043 0308 	orr.w	r3, r3, #8
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b3b      	ldr	r3, [pc, #236]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001052:	4b38      	ldr	r3, [pc, #224]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a37      	ldr	r2, [pc, #220]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001058:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b35      	ldr	r3, [pc, #212]	@ (8001134 <MX_GPIO_Init+0x170>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001070:	4831      	ldr	r0, [pc, #196]	@ (8001138 <MX_GPIO_Init+0x174>)
 8001072:	f003 ff1f 	bl	8004eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2140      	movs	r1, #64	@ 0x40
 800107a:	4830      	ldr	r0, [pc, #192]	@ (800113c <MX_GPIO_Init+0x178>)
 800107c:	f003 ff1a 	bl	8004eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001080:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001084:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001086:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800108a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 031c 	add.w	r3, r7, #28
 8001094:	4619      	mov	r1, r3
 8001096:	482a      	ldr	r0, [pc, #168]	@ (8001140 <MX_GPIO_Init+0x17c>)
 8001098:	f003 fd48 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800109c:	f244 0381 	movw	r3, #16513	@ 0x4081
 80010a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ae:	f107 031c 	add.w	r3, r7, #28
 80010b2:	4619      	mov	r1, r3
 80010b4:	4820      	ldr	r0, [pc, #128]	@ (8001138 <MX_GPIO_Init+0x174>)
 80010b6:	f003 fd39 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80010ba:	2340      	movs	r3, #64	@ 0x40
 80010bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010be:	2301      	movs	r3, #1
 80010c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	2300      	movs	r3, #0
 80010c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	4619      	mov	r1, r3
 80010d0:	481a      	ldr	r0, [pc, #104]	@ (800113c <MX_GPIO_Init+0x178>)
 80010d2:	f003 fd2b 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80010d6:	2380      	movs	r3, #128	@ 0x80
 80010d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010da:	2300      	movs	r3, #0
 80010dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010e2:	f107 031c 	add.w	r3, r7, #28
 80010e6:	4619      	mov	r1, r3
 80010e8:	4814      	ldr	r0, [pc, #80]	@ (800113c <MX_GPIO_Init+0x178>)
 80010ea:	f003 fd1f 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80010ee:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001100:	230a      	movs	r3, #10
 8001102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	480e      	ldr	r0, [pc, #56]	@ (8001144 <MX_GPIO_Init+0x180>)
 800110c:	f003 fd0e 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <MX_GPIO_Init+0x180>)
 8001126:	f003 fd01 	bl	8004b2c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800112a:	bf00      	nop
 800112c:	3730      	adds	r7, #48	@ 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800
 8001138:	40020400 	.word	0x40020400
 800113c:	40021800 	.word	0x40021800
 8001140:	40020800 	.word	0x40020800
 8001144:	40020000 	.word	0x40020000

08001148 <StartPresenceTask>:

/* USER CODE BEGIN 4 */


void StartPresenceTask(void const * argument)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* On attend que LwIP soit initialisÃ© */
  extern struct netif gnetif;
  while (!netif_is_up(&gnetif)) {
 8001150:	e002      	b.n	8001158 <StartPresenceTask+0x10>
    osDelay(100);
 8001152:	2064      	movs	r0, #100	@ 0x64
 8001154:	f007 fbcf 	bl	80088f6 <osDelay>
  while (!netif_is_up(&gnetif)) {
 8001158:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <StartPresenceTask+0x30>)
 800115a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0f5      	beq.n	8001152 <StartPresenceTask+0xa>
  }

  for(;;)
  {
    send_presence_broadcast(); // envoi du JSON en broadcast
 8001166:	f000 f809 	bl	800117c <send_presence_broadcast>
    osDelay(10000); // toutes les 1 seconde
 800116a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800116e:	f007 fbc2 	bl	80088f6 <osDelay>
    send_presence_broadcast(); // envoi du JSON en broadcast
 8001172:	bf00      	nop
 8001174:	e7f7      	b.n	8001166 <StartPresenceTask+0x1e>
 8001176:	bf00      	nop
 8001178:	20000ee0 	.word	0x20000ee0

0800117c <send_presence_broadcast>:
  }
}


void send_presence_broadcast(void)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b0c7      	sub	sp, #284	@ 0x11c
 8001180:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  struct pbuf *p;
  ip_addr_t dest_ip;
  err_t err;

  pcb = udp_new();
 8001182:	f014 f853 	bl	801522c <udp_new>
 8001186:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  if (!pcb) {
 800118a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800118e:	2b00      	cmp	r3, #0
 8001190:	d059      	beq.n	8001246 <send_presence_broadcast+0xca>
    return;
  }

  pcb->so_options |= SOF_BROADCAST;
 8001192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001196:	7a5b      	ldrb	r3, [r3, #9]
 8001198:	f043 0320 	orr.w	r3, r3, #32
 800119c:	b2da      	uxtb	r2, r3
 800119e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80011a2:	725a      	strb	r2, [r3, #9]

  // Broadcast global (Ã§a marche bien avec ton PC en 169.254.x.x)
  ipaddr_aton("192.168.1.255", &dest_ip);
 80011a4:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80011a8:	4619      	mov	r1, r3
 80011aa:	4829      	ldr	r0, [pc, #164]	@ (8001250 <send_presence_broadcast+0xd4>)
 80011ac:	f015 fc38 	bl	8016a20 <ip4addr_aton>

  // Bind sur n'importe quelle IP / n'importe quel port
  udp_bind(pcb, IP_ADDR_ANY, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	4928      	ldr	r1, [pc, #160]	@ (8001254 <send_presence_broadcast+0xd8>)
 80011b4:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80011b8:	f013 ff6e 	bl	8015098 <udp_bind>

  // Construction du JSON
  char json[256];
  // IMPORTANT : mettre l'IP rÃ©elle de la carte
  const char *device_ip = "192.168.001.181";
 80011bc:	4b26      	ldr	r3, [pc, #152]	@ (8001258 <send_presence_broadcast+0xdc>)
 80011be:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

  snprintf(json, sizeof(json),
 80011c2:	1d38      	adds	r0, r7, #4
 80011c4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011c8:	4a24      	ldr	r2, [pc, #144]	@ (800125c <send_presence_broadcast+0xe0>)
 80011ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011ce:	f017 fdd3 	bl	8018d78 <sniprintf>
      "{ \"type\": \"presence\", \"id\": \"nucleo-8\", \"ip\": \"%s\", \"timestamp\": \"2025-10-02T08:20:00Z\" }",
      device_ip
  );

  p = pbuf_alloc(PBUF_TRANSPORT, strlen(json), PBUF_RAM);
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f883 	bl	80002e0 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29b      	uxth	r3, r3
 80011de:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80011e2:	4619      	mov	r1, r3
 80011e4:	2036      	movs	r0, #54	@ 0x36
 80011e6:	f00c faa1 	bl	800d72c <pbuf_alloc>
 80011ea:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  if (!p) {
 80011ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d104      	bne.n	8001200 <send_presence_broadcast+0x84>
    udp_remove(pcb);
 80011f6:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80011fa:	f013 ffd5 	bl	80151a8 <udp_remove>
    return;
 80011fe:	e023      	b.n	8001248 <send_presence_broadcast+0xcc>
  }

  memcpy(p->payload, json, strlen(json));
 8001200:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001204:	685c      	ldr	r4, [r3, #4]
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f869 	bl	80002e0 <strlen>
 800120e:	4602      	mov	r2, r0
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4619      	mov	r1, r3
 8001214:	4620      	mov	r0, r4
 8001216:	f017 ff7a 	bl	801910e <memcpy>
  err = udp_sendto(pcb, p, &dest_ip, PRESENCE_PORT);
 800121a:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 800121e:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 8001222:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 8001226:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 800122a:	f013 fd6d 	bl	8014d08 <udp_sendto>
 800122e:	4603      	mov	r3, r0
 8001230:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

  pbuf_free(p);
 8001234:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001238:	f00c fd5c 	bl	800dcf4 <pbuf_free>
  udp_remove(pcb);
 800123c:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8001240:	f013 ffb2 	bl	80151a8 <udp_remove>
 8001244:	e000      	b.n	8001248 <send_presence_broadcast+0xcc>
    return;
 8001246:	bf00      	nop

  //  Ã©ventuellement afficher err via UART si tu veux debug
}
 8001248:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 800124c:	46bd      	mov	sp, r7
 800124e:	bd90      	pop	{r4, r7, pc}
 8001250:	0801c684 	.word	0x0801c684
 8001254:	0801f760 	.word	0x0801f760
 8001258:	0801c694 	.word	0x0801c694
 800125c:	0801c6a4 	.word	0x0801c6a4

08001260 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <HAL_ADC_ConvCpltCallback+0x24>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d103      	bne.n	800127a <HAL_ADC_ConvCpltCallback+0x1a>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001272:	2180      	movs	r1, #128	@ 0x80
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <HAL_ADC_ConvCpltCallback+0x28>)
 8001276:	f003 fe36 	bl	8004ee6 <HAL_GPIO_TogglePin>
  }
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40012000 	.word	0x40012000
 8001288:	40020400 	.word	0x40020400

0800128c <StartSeismicTask>:

void StartSeismicTask(void const * argument)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	@ 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    memset(buf_x, 0, sizeof(buf_x));
 8001294:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001298:	2100      	movs	r1, #0
 800129a:	4889      	ldr	r0, [pc, #548]	@ (80014c0 <StartSeismicTask+0x234>)
 800129c:	f017 fe31 	bl	8018f02 <memset>
    memset(buf_y, 0, sizeof(buf_y));
 80012a0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80012a4:	2100      	movs	r1, #0
 80012a6:	4887      	ldr	r0, [pc, #540]	@ (80014c4 <StartSeismicTask+0x238>)
 80012a8:	f017 fe2b 	bl	8018f02 <memset>
    memset(buf_z, 0, sizeof(buf_z));
 80012ac:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80012b0:	2100      	movs	r1, #0
 80012b2:	4885      	ldr	r0, [pc, #532]	@ (80014c8 <StartSeismicTask+0x23c>)
 80012b4:	f017 fe25 	bl	8018f02 <memset>

    for(;;)
    {
        // 1) Lire valeurs brutes
        float x = adc_raw[0];
 80012b8:	4b84      	ldr	r3, [pc, #528]	@ (80014cc <StartSeismicTask+0x240>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c4:	edc7 7a05 	vstr	s15, [r7, #20]
        float y = adc_raw[1];
 80012c8:	4b80      	ldr	r3, [pc, #512]	@ (80014cc <StartSeismicTask+0x240>)
 80012ca:	885b      	ldrh	r3, [r3, #2]
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012d4:	edc7 7a04 	vstr	s15, [r7, #16]
        float z = adc_raw[2];
 80012d8:	4b7c      	ldr	r3, [pc, #496]	@ (80014cc <StartSeismicTask+0x240>)
 80012da:	889b      	ldrh	r3, [r3, #4]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012e4:	edc7 7a03 	vstr	s15, [r7, #12]

        // 2) Moyenne glissante simple
        avg_x = 0.9f * avg_x + 0.1f * x;
 80012e8:	4b79      	ldr	r3, [pc, #484]	@ (80014d0 <StartSeismicTask+0x244>)
 80012ea:	edd3 7a00 	vldr	s15, [r3]
 80012ee:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80014d4 <StartSeismicTask+0x248>
 80012f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fa:	eddf 6a77 	vldr	s13, [pc, #476]	@ 80014d8 <StartSeismicTask+0x24c>
 80012fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001306:	4b72      	ldr	r3, [pc, #456]	@ (80014d0 <StartSeismicTask+0x244>)
 8001308:	edc3 7a00 	vstr	s15, [r3]
        avg_y = 0.9f * avg_y + 0.1f * y;
 800130c:	4b73      	ldr	r3, [pc, #460]	@ (80014dc <StartSeismicTask+0x250>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 80014d4 <StartSeismicTask+0x248>
 8001316:	ee27 7a87 	vmul.f32	s14, s15, s14
 800131a:	edd7 7a04 	vldr	s15, [r7, #16]
 800131e:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80014d8 <StartSeismicTask+0x24c>
 8001322:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132a:	4b6c      	ldr	r3, [pc, #432]	@ (80014dc <StartSeismicTask+0x250>)
 800132c:	edc3 7a00 	vstr	s15, [r3]
        avg_z = 0.9f * avg_z + 0.1f * z;
 8001330:	4b6b      	ldr	r3, [pc, #428]	@ (80014e0 <StartSeismicTask+0x254>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80014d4 <StartSeismicTask+0x248>
 800133a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800133e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001342:	eddf 6a65 	vldr	s13, [pc, #404]	@ 80014d8 <StartSeismicTask+0x24c>
 8001346:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800134a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134e:	4b64      	ldr	r3, [pc, #400]	@ (80014e0 <StartSeismicTask+0x254>)
 8001350:	edc3 7a00 	vstr	s15, [r3]

        // 3) RMS sur 1 seconde (100 Ã©chantillons)
        buf_x[idx] = avg_x;
 8001354:	4b63      	ldr	r3, [pc, #396]	@ (80014e4 <StartSeismicTask+0x258>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	4b5d      	ldr	r3, [pc, #372]	@ (80014d0 <StartSeismicTask+0x244>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	4958      	ldr	r1, [pc, #352]	@ (80014c0 <StartSeismicTask+0x234>)
 8001360:	0083      	lsls	r3, r0, #2
 8001362:	440b      	add	r3, r1
 8001364:	601a      	str	r2, [r3, #0]
        buf_y[idx] = avg_y;
 8001366:	4b5f      	ldr	r3, [pc, #380]	@ (80014e4 <StartSeismicTask+0x258>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	4b5b      	ldr	r3, [pc, #364]	@ (80014dc <StartSeismicTask+0x250>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4954      	ldr	r1, [pc, #336]	@ (80014c4 <StartSeismicTask+0x238>)
 8001372:	0083      	lsls	r3, r0, #2
 8001374:	440b      	add	r3, r1
 8001376:	601a      	str	r2, [r3, #0]
        buf_z[idx] = avg_z;
 8001378:	4b5a      	ldr	r3, [pc, #360]	@ (80014e4 <StartSeismicTask+0x258>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	4618      	mov	r0, r3
 800137e:	4b58      	ldr	r3, [pc, #352]	@ (80014e0 <StartSeismicTask+0x254>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4951      	ldr	r1, [pc, #324]	@ (80014c8 <StartSeismicTask+0x23c>)
 8001384:	0083      	lsls	r3, r0, #2
 8001386:	440b      	add	r3, r1
 8001388:	601a      	str	r2, [r3, #0]

        float sumx = 0, sumy = 0, sumz = 0;
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
 8001396:	f04f 0300 	mov.w	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
        for(int i = 0; i < WINDOW_SIZE; i++) {
 800139c:	2300      	movs	r3, #0
 800139e:	61bb      	str	r3, [r7, #24]
 80013a0:	e03e      	b.n	8001420 <StartSeismicTask+0x194>
            sumx += buf_x[i] * buf_x[i];
 80013a2:	4a47      	ldr	r2, [pc, #284]	@ (80014c0 <StartSeismicTask+0x234>)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	ed93 7a00 	vldr	s14, [r3]
 80013ae:	4a44      	ldr	r2, [pc, #272]	@ (80014c0 <StartSeismicTask+0x234>)
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013be:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80013c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            sumy += buf_y[i] * buf_y[i];
 80013ca:	4a3e      	ldr	r2, [pc, #248]	@ (80014c4 <StartSeismicTask+0x238>)
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	ed93 7a00 	vldr	s14, [r3]
 80013d6:	4a3b      	ldr	r2, [pc, #236]	@ (80014c4 <StartSeismicTask+0x238>)
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e6:	ed97 7a08 	vldr	s14, [r7, #32]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	edc7 7a08 	vstr	s15, [r7, #32]
            sumz += buf_z[i] * buf_z[i];
 80013f2:	4a35      	ldr	r2, [pc, #212]	@ (80014c8 <StartSeismicTask+0x23c>)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	ed93 7a00 	vldr	s14, [r3]
 80013fe:	4a32      	ldr	r2, [pc, #200]	@ (80014c8 <StartSeismicTask+0x23c>)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4413      	add	r3, r2
 8001406:	edd3 7a00 	vldr	s15, [r3]
 800140a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001416:	edc7 7a07 	vstr	s15, [r7, #28]
        for(int i = 0; i < WINDOW_SIZE; i++) {
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	3301      	adds	r3, #1
 800141e:	61bb      	str	r3, [r7, #24]
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	2b63      	cmp	r3, #99	@ 0x63
 8001424:	ddbd      	ble.n	80013a2 <StartSeismicTask+0x116>
        }

        rms_x = sqrt(sumx / WINDOW_SIZE);
 8001426:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800142a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80014e8 <StartSeismicTask+0x25c>
 800142e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001432:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001436:	eeb0 0b47 	vmov.f64	d0, d7
 800143a:	f01b f859 	bl	801c4f0 <sqrt>
 800143e:	eeb0 7b40 	vmov.f64	d7, d0
 8001442:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001446:	4b29      	ldr	r3, [pc, #164]	@ (80014ec <StartSeismicTask+0x260>)
 8001448:	edc3 7a00 	vstr	s15, [r3]
        rms_y = sqrt(sumy / WINDOW_SIZE);
 800144c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001450:	eddf 6a25 	vldr	s13, [pc, #148]	@ 80014e8 <StartSeismicTask+0x25c>
 8001454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001458:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800145c:	eeb0 0b47 	vmov.f64	d0, d7
 8001460:	f01b f846 	bl	801c4f0 <sqrt>
 8001464:	eeb0 7b40 	vmov.f64	d7, d0
 8001468:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800146c:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <StartSeismicTask+0x264>)
 800146e:	edc3 7a00 	vstr	s15, [r3]
        rms_z = sqrt(sumz / WINDOW_SIZE);
 8001472:	ed97 7a07 	vldr	s14, [r7, #28]
 8001476:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80014e8 <StartSeismicTask+0x25c>
 800147a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001482:	eeb0 0b47 	vmov.f64	d0, d7
 8001486:	f01b f833 	bl	801c4f0 <sqrt>
 800148a:	eeb0 7b40 	vmov.f64	d7, d0
 800148e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <StartSeismicTask+0x268>)
 8001494:	edc3 7a00 	vstr	s15, [r3]

        idx = (idx + 1) % WINDOW_SIZE;
 8001498:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <StartSeismicTask+0x258>)
 800149a:	881b      	ldrh	r3, [r3, #0]
 800149c:	3301      	adds	r3, #1
 800149e:	4a16      	ldr	r2, [pc, #88]	@ (80014f8 <StartSeismicTask+0x26c>)
 80014a0:	fb82 1203 	smull	r1, r2, r2, r3
 80014a4:	1151      	asrs	r1, r2, #5
 80014a6:	17da      	asrs	r2, r3, #31
 80014a8:	1a8a      	subs	r2, r1, r2
 80014aa:	2164      	movs	r1, #100	@ 0x64
 80014ac:	fb01 f202 	mul.w	r2, r1, r2
 80014b0:	1a9a      	subs	r2, r3, r2
 80014b2:	b292      	uxth	r2, r2
 80014b4:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <StartSeismicTask+0x258>)
 80014b6:	801a      	strh	r2, [r3, #0]

        osDelay(10); // 100 Hz
 80014b8:	200a      	movs	r0, #10
 80014ba:	f007 fa1c 	bl	80088f6 <osDelay>
    {
 80014be:	e6fb      	b.n	80012b8 <StartSeismicTask+0x2c>
 80014c0:	200009d4 	.word	0x200009d4
 80014c4:	20000b64 	.word	0x20000b64
 80014c8:	20000cf4 	.word	0x20000cf4
 80014cc:	200009b0 	.word	0x200009b0
 80014d0:	200009bc 	.word	0x200009bc
 80014d4:	3f666666 	.word	0x3f666666
 80014d8:	3dcccccd 	.word	0x3dcccccd
 80014dc:	200009c0 	.word	0x200009c0
 80014e0:	200009c4 	.word	0x200009c4
 80014e4:	20000e84 	.word	0x20000e84
 80014e8:	42c80000 	.word	0x42c80000
 80014ec:	200009c8 	.word	0x200009c8
 80014f0:	200009cc 	.word	0x200009cc
 80014f4:	200009d0 	.word	0x200009d0
 80014f8:	51eb851f 	.word	0x51eb851f

080014fc <tcp_server_init>:
}

static struct tcp_pcb *server_pcb;

void tcp_server_init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    server_pcb = tcp_new();
 8001500:	f00e fca2 	bl	800fe48 <tcp_new>
 8001504:	4603      	mov	r3, r0
 8001506:	4a10      	ldr	r2, [pc, #64]	@ (8001548 <tcp_server_init+0x4c>)
 8001508:	6013      	str	r3, [r2, #0]
    if (server_pcb == NULL) return;
 800150a:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <tcp_server_init+0x4c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d017      	beq.n	8001542 <tcp_server_init+0x46>

    tcp_bind(server_pcb, IP_ADDR_ANY, 1234);
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <tcp_server_init+0x4c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 800151a:	490c      	ldr	r1, [pc, #48]	@ (800154c <tcp_server_init+0x50>)
 800151c:	4618      	mov	r0, r3
 800151e:	f00d faf3 	bl	800eb08 <tcp_bind>
    server_pcb = tcp_listen(server_pcb);
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <tcp_server_init+0x4c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	21ff      	movs	r1, #255	@ 0xff
 8001528:	4618      	mov	r0, r3
 800152a:	f00d fba5 	bl	800ec78 <tcp_listen_with_backlog>
 800152e:	4603      	mov	r3, r0
 8001530:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <tcp_server_init+0x4c>)
 8001532:	6013      	str	r3, [r2, #0]

    tcp_accept(server_pcb, tcp_server_accept);
 8001534:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <tcp_server_init+0x4c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4905      	ldr	r1, [pc, #20]	@ (8001550 <tcp_server_init+0x54>)
 800153a:	4618      	mov	r0, r3
 800153c:	f00e fcae 	bl	800fe9c <tcp_accept>
 8001540:	e000      	b.n	8001544 <tcp_server_init+0x48>
    if (server_pcb == NULL) return;
 8001542:	bf00      	nop
}
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000e88 	.word	0x20000e88
 800154c:	0801f760 	.word	0x0801f760
 8001550:	08001555 	.word	0x08001555

08001554 <tcp_server_accept>:

err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b098      	sub	sp, #96	@ 0x60
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	71fb      	strb	r3, [r7, #7]
    char msg[80];
    sprintf(msg, "ðŸ“¥ Client connectÃ© depuis %s\r\n", ipaddr_ntoa(&newpcb->remote_ip));
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	3304      	adds	r3, #4
 8001566:	4618      	mov	r0, r3
 8001568:	f015 fb84 	bl	8016c74 <ip4addr_ntoa>
 800156c:	4602      	mov	r2, r0
 800156e:	f107 0310 	add.w	r3, r7, #16
 8001572:	490d      	ldr	r1, [pc, #52]	@ (80015a8 <tcp_server_accept+0x54>)
 8001574:	4618      	mov	r0, r3
 8001576:	f017 fc35 	bl	8018de4 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800157a:	f107 0310 	add.w	r3, r7, #16
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe feae 	bl	80002e0 <strlen>
 8001584:	4603      	mov	r3, r0
 8001586:	b29a      	uxth	r2, r3
 8001588:	f107 0110 	add.w	r1, r7, #16
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
 8001590:	4806      	ldr	r0, [pc, #24]	@ (80015ac <tcp_server_accept+0x58>)
 8001592:	f005 fd65 	bl	8007060 <HAL_UART_Transmit>

    tcp_recv(newpcb, tcp_server_recv);
 8001596:	4906      	ldr	r1, [pc, #24]	@ (80015b0 <tcp_server_accept+0x5c>)
 8001598:	68b8      	ldr	r0, [r7, #8]
 800159a:	f00e fc5d 	bl	800fe58 <tcp_recv>
    return ERR_OK;
 800159e:	2300      	movs	r3, #0
        (uint8_t*)"ðŸ“¥ Connexion reÃ§ue\r\n",
        20,
        HAL_MAX_DELAY
    );

}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3760      	adds	r7, #96	@ 0x60
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	0801c700 	.word	0x0801c700
 80015ac:	20000908 	.word	0x20000908
 80015b0:	080015b5 	.word	0x080015b5

080015b4 <tcp_server_recv>:


err_t tcp_server_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 80015b4:	b590      	push	{r4, r7, lr}
 80015b6:	f5ad 7d59 	sub.w	sp, sp, #868	@ 0x364
 80015ba:	af06      	add	r7, sp, #24
 80015bc:	f507 7452 	add.w	r4, r7, #840	@ 0x348
 80015c0:	f5a4 744f 	sub.w	r4, r4, #828	@ 0x33c
 80015c4:	6020      	str	r0, [r4, #0]
 80015c6:	f507 7052 	add.w	r0, r7, #840	@ 0x348
 80015ca:	f5a0 7050 	sub.w	r0, r0, #832	@ 0x340
 80015ce:	6001      	str	r1, [r0, #0]
 80015d0:	f507 7152 	add.w	r1, r7, #840	@ 0x348
 80015d4:	f5a1 7151 	sub.w	r1, r1, #836	@ 0x344
 80015d8:	600a      	str	r2, [r1, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80015e0:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 80015e4:	701a      	strb	r2, [r3, #0]
    if (err != ERR_OK) {
 80015e6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80015ea:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 80015ee:	f993 3000 	ldrsb.w	r3, [r3]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d014      	beq.n	8001620 <tcp_server_recv+0x6c>
        if (p) pbuf_free(p);
 80015f6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80015fa:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <tcp_server_recv+0x5e>
 8001604:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001608:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	f00c fb71 	bl	800dcf4 <pbuf_free>
        return err;
 8001612:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001616:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 800161a:	f993 3000 	ldrsb.w	r3, [r3]
 800161e:	e0b3      	b.n	8001788 <tcp_server_recv+0x1d4>
    }

    // connexion fermÃ©e par le client
    if (p == NULL) {
 8001620:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001624:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d108      	bne.n	8001640 <tcp_server_recv+0x8c>
        tcp_close(tpcb);
 800162e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001632:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	f00d f970 	bl	800e91c <tcp_close>
        return ERR_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	e0a3      	b.n	8001788 <tcp_server_recv+0x1d4>
    }

    // Buffer local pour impression
    char buffer[256];
    memset(buffer, 0, sizeof(buffer));
 8001640:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001644:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f017 fc59 	bl	8018f02 <memset>

    uint16_t len = (p->len < sizeof(buffer) - 1) ? p->len : sizeof(buffer) - 1;
 8001650:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001654:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	895b      	ldrh	r3, [r3, #10]
 800165c:	2bff      	cmp	r3, #255	@ 0xff
 800165e:	bf28      	it	cs
 8001660:	23ff      	movcs	r3, #255	@ 0xff
 8001662:	f8a7 3346 	strh.w	r3, [r7, #838]	@ 0x346
    memcpy(buffer, p->payload, len);
 8001666:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800166a:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6859      	ldr	r1, [r3, #4]
 8001672:	f8b7 2346 	ldrh.w	r2, [r7, #838]	@ 0x346
 8001676:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800167a:	4618      	mov	r0, r3
 800167c:	f017 fd47 	bl	801910e <memcpy>
    buffer[len] = 0;
 8001680:	f8b7 3346 	ldrh.w	r3, [r7, #838]	@ 0x346
 8001684:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8001688:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800168c:	2100      	movs	r1, #0
 800168e:	54d1      	strb	r1, [r2, r3]

    // ðŸ”¥ LOG UART : afficher tout ce qui arrive
    char msg[300];
    snprintf(msg, sizeof(msg),
             "ðŸ“© RECU DE %s : %s\r\n",
             ipaddr_ntoa(&tpcb->remote_ip),
 8001690:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001694:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	3304      	adds	r3, #4
    snprintf(msg, sizeof(msg),
 800169c:	4618      	mov	r0, r3
 800169e:	f015 fae9 	bl	8016c74 <ip4addr_ntoa>
 80016a2:	4602      	mov	r2, r0
 80016a4:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80016a8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	4613      	mov	r3, r2
 80016b0:	4a38      	ldr	r2, [pc, #224]	@ (8001794 <tcp_server_recv+0x1e0>)
 80016b2:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80016b6:	f017 fb5f 	bl	8018d78 <sniprintf>
             buffer);

    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016ba:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe fe0e 	bl	80002e0 <strlen>
 80016c4:	4603      	mov	r3, r0
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 80016cc:	f04f 33ff 	mov.w	r3, #4294967295
 80016d0:	4831      	ldr	r0, [pc, #196]	@ (8001798 <tcp_server_recv+0x1e4>)
 80016d2:	f005 fcc5 	bl	8007060 <HAL_UART_Transmit>

    // Indiquer Ã  LwIP qu'on a consommÃ© les donnÃ©es
    tcp_recved(tpcb, p->tot_len);
 80016d6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80016da:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	891a      	ldrh	r2, [r3, #8]
 80016e2:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80016e6:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80016ea:	4611      	mov	r1, r2
 80016ec:	6818      	ldr	r0, [r3, #0]
 80016ee:	f00d fbd9 	bl	800eea4 <tcp_recved>

    // --- Traitement normal ---
    if (strstr(buffer, "\"data_request\""))
 80016f2:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80016f6:	4929      	ldr	r1, [pc, #164]	@ (800179c <tcp_server_recv+0x1e8>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f017 fc1c 	bl	8018f36 <strstr>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d039      	beq.n	8001778 <tcp_server_recv+0x1c4>
    {
        char response[256];
        int resp_len = snprintf(response, sizeof(response),
 8001704:	4b26      	ldr	r3, [pc, #152]	@ (80017a0 <tcp_server_recv+0x1ec>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800170e:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <tcp_server_recv+0x1f0>)
 8001710:	edd3 6a00 	vldr	s13, [r3]
 8001714:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001718:	4b23      	ldr	r3, [pc, #140]	@ (80017a8 <tcp_server_recv+0x1f4>)
 800171a:	edd3 5a00 	vldr	s11, [r3]
 800171e:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	ed8d 5b04 	vstr	d5, [sp, #16]
 800172a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800172e:	ed8d 7b00 	vstr	d7, [sp]
 8001732:	4a1e      	ldr	r2, [pc, #120]	@ (80017ac <tcp_server_recv+0x1f8>)
 8001734:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001738:	4618      	mov	r0, r3
 800173a:	f017 fb1d 	bl	8018d78 <sniprintf>
 800173e:	f8c7 0340 	str.w	r0, [r7, #832]	@ 0x340
            "{ \"type\": \"data_response\", \"id\": \"nucleo-8\", "
            "\"rms\": {\"x\": %.2f, \"y\": %.2f, \"z\": %.2f} }",
            rms_x, rms_y, rms_z);

        tcp_write(tpcb, response, resp_len, TCP_WRITE_FLAG_COPY);
 8001742:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8001746:	b29a      	uxth	r2, r3
 8001748:	f107 0114 	add.w	r1, r7, #20
 800174c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001750:	f5a3 7050 	sub.w	r0, r3, #832	@ 0x340
 8001754:	2301      	movs	r3, #1
 8001756:	6800      	ldr	r0, [r0, #0]
 8001758:	f011 fa34 	bl	8012bc4 <tcp_write>
        tcp_output(tpcb);
 800175c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001760:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	f012 f817 	bl	8013798 <tcp_output>
        tcp_close(tpcb);
 800176a:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800176e:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	f00d f8d2 	bl	800e91c <tcp_close>
    }

    pbuf_free(p);
 8001778:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800177c:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8001780:	6818      	ldr	r0, [r3, #0]
 8001782:	f00c fab7 	bl	800dcf4 <pbuf_free>
    return ERR_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}
 8001792:	bf00      	nop
 8001794:	0801c724 	.word	0x0801c724
 8001798:	20000908 	.word	0x20000908
 800179c:	0801c73c 	.word	0x0801c73c
 80017a0:	200009c8 	.word	0x200009c8
 80017a4:	200009cc 	.word	0x200009cc
 80017a8:	200009d0 	.word	0x200009d0
 80017ac:	0801c74c 	.word	0x0801c74c

080017b0 <send_data_request_tcp>:



void send_data_request_tcp(const char *ip)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b09a      	sub	sp, #104	@ 0x68
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    struct tcp_pcb *pcb = tcp_new();
 80017b8:	f00e fb46 	bl	800fe48 <tcp_new>
 80017bc:	6678      	str	r0, [r7, #100]	@ 0x64
    if (!pcb) {
 80017be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d107      	bne.n	80017d4 <send_data_request_tcp+0x24>
        HAL_UART_Transmit(&huart3, (uint8_t*)"âŒ tcp_new FAILED\r\n", 20, HAL_MAX_DELAY);
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	2214      	movs	r2, #20
 80017ca:	4925      	ldr	r1, [pc, #148]	@ (8001860 <send_data_request_tcp+0xb0>)
 80017cc:	4825      	ldr	r0, [pc, #148]	@ (8001864 <send_data_request_tcp+0xb4>)
 80017ce:	f005 fc47 	bl	8007060 <HAL_UART_Transmit>
 80017d2:	e042      	b.n	800185a <send_data_request_tcp+0xaa>
        return;
    }

    ip_addr_t dest_ip;
    ipaddr_aton(ip, &dest_ip);
 80017d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017d8:	4619      	mov	r1, r3
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f015 f920 	bl	8016a20 <ip4addr_aton>

    char msg[80];
    snprintf(msg, sizeof(msg), "ðŸ”µ Connexion vers %s...\r\n", ip);
 80017e0:	f107 000c 	add.w	r0, r7, #12
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a20      	ldr	r2, [pc, #128]	@ (8001868 <send_data_request_tcp+0xb8>)
 80017e8:	2150      	movs	r1, #80	@ 0x50
 80017ea:	f017 fac5 	bl	8018d78 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe fd74 	bl	80002e0 <strlen>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	f107 010c 	add.w	r1, r7, #12
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	4817      	ldr	r0, [pc, #92]	@ (8001864 <send_data_request_tcp+0xb4>)
 8001806:	f005 fc2b 	bl	8007060 <HAL_UART_Transmit>

    err_t err = tcp_connect(pcb, &dest_ip, 1234, tcp_client_connected);
 800180a:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800180e:	4b17      	ldr	r3, [pc, #92]	@ (800186c <send_data_request_tcp+0xbc>)
 8001810:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001814:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001816:	f00d fbdb 	bl	800efd0 <tcp_connect>
 800181a:	4603      	mov	r3, r0
 800181c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

    if (err != ERR_OK) {
 8001820:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 8001824:	2b00      	cmp	r3, #0
 8001826:	d018      	beq.n	800185a <send_data_request_tcp+0xaa>
        snprintf(msg, sizeof(msg),
 8001828:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 800182c:	f107 000c 	add.w	r0, r7, #12
 8001830:	4a0f      	ldr	r2, [pc, #60]	@ (8001870 <send_data_request_tcp+0xc0>)
 8001832:	2150      	movs	r1, #80	@ 0x50
 8001834:	f017 faa0 	bl	8018d78 <sniprintf>
                 "âŒ tcp_connect ERROR = %d\r\n", err);
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fd4f 	bl	80002e0 <strlen>
 8001842:	4603      	mov	r3, r0
 8001844:	b29a      	uxth	r2, r3
 8001846:	f107 010c 	add.w	r1, r7, #12
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <send_data_request_tcp+0xb4>)
 8001850:	f005 fc06 	bl	8007060 <HAL_UART_Transmit>
        tcp_abort(pcb);
 8001854:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001856:	f00d f94b 	bl	800eaf0 <tcp_abort>
    }
}
 800185a:	3768      	adds	r7, #104	@ 0x68
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	0801c7a4 	.word	0x0801c7a4
 8001864:	20000908 	.word	0x20000908
 8001868:	0801c7bc 	.word	0x0801c7bc
 800186c:	08001875 	.word	0x08001875
 8001870:	0801c7d8 	.word	0x0801c7d8

08001874 <tcp_client_connected>:



err_t tcp_client_connected(void *arg, struct tcp_pcb *tpcb, err_t err)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b0d2      	sub	sp, #328	@ 0x148
 8001878:	af06      	add	r7, sp, #24
 800187a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800187e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001882:	6018      	str	r0, [r3, #0]
 8001884:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001888:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800188c:	6019      	str	r1, [r3, #0]
 800188e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001892:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8001896:	701a      	strb	r2, [r3, #0]
    if (err != ERR_OK) {
 8001898:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800189c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80018a0:	f993 3000 	ldrsb.w	r3, [r3]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d014      	beq.n	80018d2 <tcp_client_connected+0x5e>
        HAL_UART_Transmit(&huart3, (uint8_t*)"âŒ Connexion Ã©chouÃ©e\r\n", 24, HAL_MAX_DELAY);
 80018a8:	f04f 33ff 	mov.w	r3, #4294967295
 80018ac:	2218      	movs	r2, #24
 80018ae:	494b      	ldr	r1, [pc, #300]	@ (80019dc <tcp_client_connected+0x168>)
 80018b0:	484b      	ldr	r0, [pc, #300]	@ (80019e0 <tcp_client_connected+0x16c>)
 80018b2:	f005 fbd5 	bl	8007060 <HAL_UART_Transmit>
        tcp_close(tpcb);
 80018b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018be:	6818      	ldr	r0, [r3, #0]
 80018c0:	f00d f82c 	bl	800e91c <tcp_close>
        return err;
 80018c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80018cc:	f993 3000 	ldrsb.w	r3, [r3]
 80018d0:	e07f      	b.n	80019d2 <tcp_client_connected+0x15e>

    // --- LOG connexion rÃ©ussie ---
    char msg[80];
    snprintf(msg, sizeof(msg),
             "ðŸŸ¢ ConnectÃ© Ã  %s\r\n",
             ipaddr_ntoa(&tpcb->remote_ip));
 80018d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	3304      	adds	r3, #4
    snprintf(msg, sizeof(msg),
 80018de:	4618      	mov	r0, r3
 80018e0:	f015 f9c8 	bl	8016c74 <ip4addr_ntoa>
 80018e4:	4603      	mov	r3, r0
 80018e6:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 80018ea:	4a3e      	ldr	r2, [pc, #248]	@ (80019e4 <tcp_client_connected+0x170>)
 80018ec:	2150      	movs	r1, #80	@ 0x50
 80018ee:	f017 fa43 	bl	8018d78 <sniprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80018f2:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fcf2 	bl	80002e0 <strlen>
 80018fc:	4603      	mov	r3, r0
 80018fe:	b29a      	uxth	r2, r3
 8001900:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
 8001908:	4835      	ldr	r0, [pc, #212]	@ (80019e0 <tcp_client_connected+0x16c>)
 800190a:	f005 fba9 	bl	8007060 <HAL_UART_Transmit>

    // --- 1) Envoi du data_request ---
    const char *request = "{ \"type\": \"data_request\", \"from\": \"nucleo-8\" }";
 800190e:	4b36      	ldr	r3, [pc, #216]	@ (80019e8 <tcp_client_connected+0x174>)
 8001910:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    tcp_write(tpcb, request, strlen(request), TCP_WRITE_FLAG_COPY);
 8001914:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8001918:	f7fe fce2 	bl	80002e0 <strlen>
 800191c:	4603      	mov	r3, r0
 800191e:	b29a      	uxth	r2, r3
 8001920:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001924:	f5a3 7094 	sub.w	r0, r3, #296	@ 0x128
 8001928:	2301      	movs	r3, #1
 800192a:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 800192e:	6800      	ldr	r0, [r0, #0]
 8001930:	f011 f948 	bl	8012bc4 <tcp_write>
    tcp_output(tpcb);
 8001934:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001938:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800193c:	6818      	ldr	r0, [r3, #0]
 800193e:	f011 ff2b 	bl	8013798 <tcp_output>

    HAL_UART_Transmit(&huart3, (uint8_t*)"ðŸ“¤ data_request envoyÃ©\r\n", 27, HAL_MAX_DELAY);
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	221b      	movs	r2, #27
 8001948:	4928      	ldr	r1, [pc, #160]	@ (80019ec <tcp_client_connected+0x178>)
 800194a:	4825      	ldr	r0, [pc, #148]	@ (80019e0 <tcp_client_connected+0x16c>)
 800194c:	f005 fb88 	bl	8007060 <HAL_UART_Transmit>

    // --- 2) Envoi du data_send avec RMS ---
    char sendbuf[200];
    int len = snprintf(sendbuf, sizeof(sendbuf),
 8001950:	4b27      	ldr	r3, [pc, #156]	@ (80019f0 <tcp_client_connected+0x17c>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800195a:	4b26      	ldr	r3, [pc, #152]	@ (80019f4 <tcp_client_connected+0x180>)
 800195c:	edd3 6a00 	vldr	s13, [r3]
 8001960:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001964:	4b24      	ldr	r3, [pc, #144]	@ (80019f8 <tcp_client_connected+0x184>)
 8001966:	edd3 5a00 	vldr	s11, [r3]
 800196a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800196e:	f107 0310 	add.w	r3, r7, #16
 8001972:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001976:	ed8d 6b02 	vstr	d6, [sp, #8]
 800197a:	ed8d 7b00 	vstr	d7, [sp]
 800197e:	4a1f      	ldr	r2, [pc, #124]	@ (80019fc <tcp_client_connected+0x188>)
 8001980:	21c8      	movs	r1, #200	@ 0xc8
 8001982:	4618      	mov	r0, r3
 8001984:	f017 f9f8 	bl	8018d78 <sniprintf>
 8001988:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
        "{ \"type\": \"data_send\", \"id\": \"nucleo-8\", "
        "\"rms\": {\"x\": %.2f, \"y\": %.2f, \"z\": %.2f} }",
        rms_x, rms_y, rms_z);

    tcp_write(tpcb, sendbuf, len, TCP_WRITE_FLAG_COPY);
 800198c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001990:	b29a      	uxth	r2, r3
 8001992:	f107 0110 	add.w	r1, r7, #16
 8001996:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800199a:	f5a3 7094 	sub.w	r0, r3, #296	@ 0x128
 800199e:	2301      	movs	r3, #1
 80019a0:	6800      	ldr	r0, [r0, #0]
 80019a2:	f011 f90f 	bl	8012bc4 <tcp_write>
    tcp_output(tpcb);
 80019a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	f011 fef2 	bl	8013798 <tcp_output>

    HAL_UART_Transmit(&huart3, (uint8_t*)"ðŸ“¤ data_send RMS envoyÃ©\r\n",
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
 80019b8:	221e      	movs	r2, #30
 80019ba:	4911      	ldr	r1, [pc, #68]	@ (8001a00 <tcp_client_connected+0x18c>)
 80019bc:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <tcp_client_connected+0x16c>)
 80019be:	f005 fb4f 	bl	8007060 <HAL_UART_Transmit>
                      30, HAL_MAX_DELAY);

    // Fermeture connexion
    tcp_close(tpcb);
 80019c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	f00c ffa6 	bl	800e91c <tcp_close>
    return ERR_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	0801c7f8 	.word	0x0801c7f8
 80019e0:	20000908 	.word	0x20000908
 80019e4:	0801c814 	.word	0x0801c814
 80019e8:	0801c82c 	.word	0x0801c82c
 80019ec:	0801c85c 	.word	0x0801c85c
 80019f0:	200009c8 	.word	0x200009c8
 80019f4:	200009cc 	.word	0x200009cc
 80019f8:	200009d0 	.word	0x200009d0
 80019fc:	0801c878 	.word	0x0801c878
 8001a00:	0801c8cc 	.word	0x0801c8cc

08001a04 <StartDefaultTask>:
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */

void StartDefaultTask(void const * argument)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001a0c:	f006 f832 	bl	8007a74 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  uint8_t system_running = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	73fb      	strb	r3, [r7, #15]

  for(;;)
  {
    // bouton pressÃ© ?
    if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8001a14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a18:	4824      	ldr	r0, [pc, #144]	@ (8001aac <StartDefaultTask+0xa8>)
 8001a1a:	f003 fa33 	bl	8004e84 <HAL_GPIO_ReadPin>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d13f      	bne.n	8001aa4 <StartDefaultTask+0xa0>
    {
      osDelay(50); // anti-rebond
 8001a24:	2032      	movs	r0, #50	@ 0x32
 8001a26:	f006 ff66 	bl	80088f6 <osDelay>
      while (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET);
 8001a2a:	bf00      	nop
 8001a2c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a30:	481e      	ldr	r0, [pc, #120]	@ (8001aac <StartDefaultTask+0xa8>)
 8001a32:	f003 fa27 	bl	8004e84 <HAL_GPIO_ReadPin>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d0f7      	beq.n	8001a2c <StartDefaultTask+0x28>

      if (!system_running) {
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d118      	bne.n	8001a74 <StartDefaultTask+0x70>
        system_running = 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart3, (uint8_t*)"SYSTEM STARTED\r\n", 16, HAL_MAX_DELAY);
 8001a46:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4a:	2210      	movs	r2, #16
 8001a4c:	4918      	ldr	r1, [pc, #96]	@ (8001ab0 <StartDefaultTask+0xac>)
 8001a4e:	4819      	ldr	r0, [pc, #100]	@ (8001ab4 <StartDefaultTask+0xb0>)
 8001a50:	f005 fb06 	bl	8007060 <HAL_UART_Transmit>
        osThreadResume(heartBeatTaskHandle);
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <StartDefaultTask+0xb4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f007 f99b 	bl	8008d94 <osThreadResume>
        osThreadResume(presenceTaskHandle);
 8001a5e:	4b17      	ldr	r3, [pc, #92]	@ (8001abc <StartDefaultTask+0xb8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f007 f996 	bl	8008d94 <osThreadResume>
        osThreadResume(logMessageTaskHandle);
 8001a68:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <StartDefaultTask+0xbc>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f007 f991 	bl	8008d94 <osThreadResume>
 8001a72:	e017      	b.n	8001aa4 <StartDefaultTask+0xa0>
      } else {
        system_running = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart3, (uint8_t*)"SYSTEM STOPPED\r\n", 16, HAL_MAX_DELAY);
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4911      	ldr	r1, [pc, #68]	@ (8001ac4 <StartDefaultTask+0xc0>)
 8001a80:	480c      	ldr	r0, [pc, #48]	@ (8001ab4 <StartDefaultTask+0xb0>)
 8001a82:	f005 faed 	bl	8007060 <HAL_UART_Transmit>
        osThreadSuspend(heartBeatTaskHandle);
 8001a86:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <StartDefaultTask+0xb4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f007 f976 	bl	8008d7c <osThreadSuspend>
        osThreadSuspend(presenceTaskHandle);
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <StartDefaultTask+0xb8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f007 f971 	bl	8008d7c <osThreadSuspend>
        osThreadSuspend(logMessageTaskHandle);
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <StartDefaultTask+0xbc>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f007 f96c 	bl	8008d7c <osThreadSuspend>
      }
    }
    osDelay(50);
 8001aa4:	2032      	movs	r0, #50	@ 0x32
 8001aa6:	f006 ff26 	bl	80088f6 <osDelay>
    if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8001aaa:	e7b3      	b.n	8001a14 <StartDefaultTask+0x10>
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	0801c8ec 	.word	0x0801c8ec
 8001ab4:	20000908 	.word	0x20000908
 8001ab8:	200009a0 	.word	0x200009a0
 8001abc:	200009ac 	.word	0x200009ac
 8001ac0:	20000994 	.word	0x20000994
 8001ac4:	0801c900 	.word	0x0801c900

08001ac8 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b0a0      	sub	sp, #128	@ 0x80
 8001acc:	af06      	add	r7, sp, #24
 8001ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LogMessageTask */
  /* Infinite loop */
  char msg[80];
  for(;;)
  {
    uint16_t ax = adc_raw[0];
 8001ad0:	4b29      	ldr	r3, [pc, #164]	@ (8001b78 <LogMessageTask+0xb0>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t ay = adc_raw[1];
 8001ad8:	4b27      	ldr	r3, [pc, #156]	@ (8001b78 <LogMessageTask+0xb0>)
 8001ada:	885b      	ldrh	r3, [r3, #2]
 8001adc:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    uint16_t az = adc_raw[2];
 8001ae0:	4b25      	ldr	r3, [pc, #148]	@ (8001b78 <LogMessageTask+0xb0>)
 8001ae2:	889b      	ldrh	r3, [r3, #4]
 8001ae4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint32_t t = HAL_GetTick();
 8001ae8:	f000 fce8 	bl	80024bc <HAL_GetTick>
 8001aec:	65f8      	str	r0, [r7, #92]	@ 0x5c

    int len;
    len = snprintf(msg, sizeof(msg), "[%8lu ms] X=%4u Y=%4u Z=%4u\r\n", t, ax, ay, az);
 8001aee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001af2:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8001af6:	f8b7 1062 	ldrh.w	r1, [r7, #98]	@ 0x62
 8001afa:	f107 0008 	add.w	r0, r7, #8
 8001afe:	9102      	str	r1, [sp, #8]
 8001b00:	9201      	str	r2, [sp, #4]
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b06:	4a1d      	ldr	r2, [pc, #116]	@ (8001b7c <LogMessageTask+0xb4>)
 8001b08:	2150      	movs	r1, #80	@ 0x50
 8001b0a:	f017 f935 	bl	8018d78 <sniprintf>
 8001b0e:	65b8      	str	r0, [r7, #88]	@ 0x58
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8001b10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	f107 0108 	add.w	r1, r7, #8
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1c:	4818      	ldr	r0, [pc, #96]	@ (8001b80 <LogMessageTask+0xb8>)
 8001b1e:	f005 fa9f 	bl	8007060 <HAL_UART_Transmit>

    /* affichage temporaire pour verifier les RMS*/
    len = snprintf(msg, sizeof(msg),
 8001b22:	4b18      	ldr	r3, [pc, #96]	@ (8001b84 <LogMessageTask+0xbc>)
 8001b24:	edd3 7a00 	vldr	s15, [r3]
 8001b28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <LogMessageTask+0xc0>)
 8001b2e:	edd3 6a00 	vldr	s13, [r3]
 8001b32:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001b36:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <LogMessageTask+0xc4>)
 8001b38:	edd3 5a00 	vldr	s11, [r3]
 8001b3c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001b40:	f107 0008 	add.w	r0, r7, #8
 8001b44:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001b48:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001b4c:	ed8d 7b00 	vstr	d7, [sp]
 8001b50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b52:	4a0f      	ldr	r2, [pc, #60]	@ (8001b90 <LogMessageTask+0xc8>)
 8001b54:	2150      	movs	r1, #80	@ 0x50
 8001b56:	f017 f90f 	bl	8018d78 <sniprintf>
 8001b5a:	65b8      	str	r0, [r7, #88]	@ 0x58
       "[%lu ms] RMS: X=%.2f Y=%.2f Z=%.2f\r\n", t, rms_x, rms_y, rms_z);
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8001b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	f107 0108 	add.w	r1, r7, #8
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <LogMessageTask+0xb8>)
 8001b6a:	f005 fa79 	bl	8007060 <HAL_UART_Transmit>

    /*connect to qq1*/



    osDelay(100); // â‰ˆ10 Hz => recommandÃ© en debug
 8001b6e:	2064      	movs	r0, #100	@ 0x64
 8001b70:	f006 fec1 	bl	80088f6 <osDelay>
  {
 8001b74:	bf00      	nop
 8001b76:	e7ab      	b.n	8001ad0 <LogMessageTask+0x8>
 8001b78:	200009b0 	.word	0x200009b0
 8001b7c:	0801c914 	.word	0x0801c914
 8001b80:	20000908 	.word	0x20000908
 8001b84:	200009c8 	.word	0x200009c8
 8001b88:	200009cc 	.word	0x200009cc
 8001b8c:	200009d0 	.word	0x200009d0
 8001b90:	0801c934 	.word	0x0801c934

08001b94 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b088      	sub	sp, #32
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
    /* attendre init rÃ©seau */
    extern struct netif gnetif;
    while (!netif_is_up(&gnetif))
 8001b9c:	e002      	b.n	8001ba4 <StartClientTask+0x10>
        osDelay(100);
 8001b9e:	2064      	movs	r0, #100	@ 0x64
 8001ba0:	f006 fea9 	bl	80088f6 <osDelay>
    while (!netif_is_up(&gnetif))
 8001ba4:	4b13      	ldr	r3, [pc, #76]	@ (8001bf4 <StartClientTask+0x60>)
 8001ba6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f5      	beq.n	8001b9e <StartClientTask+0xa>

    const char *node_list[] = {
 8001bb2:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <StartClientTask+0x64>)
 8001bb4:	f107 030c 	add.w	r3, r7, #12
 8001bb8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        "192.168.1.180",
        "192.168.1.185",
        "192.168.1.41"
    };
    const uint8_t node_count = 3;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	76fb      	strb	r3, [r7, #27]

    for(;;)
    {
    	for (int i = 0; i < node_count; i++)
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
 8001bc6:	e00b      	b.n	8001be0 <StartClientTask+0x4c>
    	{
    	    send_data_request_tcp(node_list[i]);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	3320      	adds	r3, #32
 8001bce:	443b      	add	r3, r7
 8001bd0:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fdeb 	bl	80017b0 <send_data_request_tcp>
    	for (int i = 0; i < node_count; i++)
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	61fb      	str	r3, [r7, #28]
 8001be0:	7efb      	ldrb	r3, [r7, #27]
 8001be2:	69fa      	ldr	r2, [r7, #28]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	dbef      	blt.n	8001bc8 <StartClientTask+0x34>
    	}


        osDelay(10000); // 60 secondes
 8001be8:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001bec:	f006 fe83 	bl	80088f6 <osDelay>
    	for (int i = 0; i < node_count; i++)
 8001bf0:	e7e7      	b.n	8001bc2 <StartClientTask+0x2e>
 8001bf2:	bf00      	nop
 8001bf4:	20000ee0 	.word	0x20000ee0
 8001bf8:	0801c98c 	.word	0x0801c98c

08001bfc <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServerTask */
  /* Infinite loop */
    extern struct netif gnetif;
    while (!netif_is_up(&gnetif))
 8001c04:	e002      	b.n	8001c0c <StartServerTask+0x10>
        osDelay(100);
 8001c06:	2064      	movs	r0, #100	@ 0x64
 8001c08:	f006 fe75 	bl	80088f6 <osDelay>
    while (!netif_is_up(&gnetif))
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <StartServerTask+0x2c>)
 8001c0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d0f5      	beq.n	8001c06 <StartServerTask+0xa>

    tcp_server_init(); // <-- nouveau serveur TCP
 8001c1a:	f7ff fc6f 	bl	80014fc <tcp_server_init>

    for(;;)
    {
        osDelay(1);
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f006 fe69 	bl	80088f6 <osDelay>
 8001c24:	e7fb      	b.n	8001c1e <StartServerTask+0x22>
 8001c26:	bf00      	nop
 8001c28:	20000ee0 	.word	0x20000ee0

08001c2c <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001c34:	2101      	movs	r1, #1
 8001c36:	4804      	ldr	r0, [pc, #16]	@ (8001c48 <StartHeartBeatTask+0x1c>)
 8001c38:	f003 f955 	bl	8004ee6 <HAL_GPIO_TogglePin>
    osDelay(500);
 8001c3c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c40:	f006 fe59 	bl	80088f6 <osDelay>
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001c44:	bf00      	nop
 8001c46:	e7f5      	b.n	8001c34 <StartHeartBeatTask+0x8>
 8001c48:	40020400 	.word	0x40020400

08001c4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d101      	bne.n	8001c62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001c5e:	f000 fc19 	bl	8002494 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40010000 	.word	0x40010000

08001c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c74:	b672      	cpsid	i
}
 8001c76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <Error_Handler+0x8>

08001c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c86:	4a10      	ldr	r2, [pc, #64]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ca6:	4b08      	ldr	r3, [pc, #32]	@ (8001cc8 <HAL_MspInit+0x4c>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cae:	603b      	str	r3, [r7, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	210f      	movs	r1, #15
 8001cb6:	f06f 0001 	mvn.w	r0, #1
 8001cba:	f001 f91f 	bl	8002efc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800

08001ccc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a2d      	ldr	r2, [pc, #180]	@ (8001da0 <HAL_ADC_MspInit+0xd4>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d154      	bne.n	8001d98 <HAL_ADC_MspInit+0xcc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cee:	4b2d      	ldr	r3, [pc, #180]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d06:	4b27      	ldr	r3, [pc, #156]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a26      	ldr	r2, [pc, #152]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <HAL_ADC_MspInit+0xd8>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001d1e:	2370      	movs	r3, #112	@ 0x70
 8001d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d22:	2303      	movs	r3, #3
 8001d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	481d      	ldr	r0, [pc, #116]	@ (8001da8 <HAL_ADC_MspInit+0xdc>)
 8001d32:	f002 fefb 	bl	8004b2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001d36:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d38:	4a1d      	ldr	r2, [pc, #116]	@ (8001db0 <HAL_ADC_MspInit+0xe4>)
 8001d3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d48:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d54:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d5c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d5e:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d64:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d66:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d6c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d70:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d74:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d76:	4b0d      	ldr	r3, [pc, #52]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d7c:	480b      	ldr	r0, [pc, #44]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d7e:	f001 f8e7 	bl	8002f50 <HAL_DMA_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001d88:	f7ff ff72 	bl	8001c70 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a07      	ldr	r2, [pc, #28]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d90:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d92:	4a06      	ldr	r2, [pc, #24]	@ (8001dac <HAL_ADC_MspInit+0xe0>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	@ 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40012000 	.word	0x40012000
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020000 	.word	0x40020000
 8001dac:	2000083c 	.word	0x2000083c
 8001db0:	40026410 	.word	0x40026410

08001db4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b0a6      	sub	sp, #152	@ 0x98
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dbc:	f107 0308 	add.w	r3, r7, #8
 8001dc0:	2290      	movs	r2, #144	@ 0x90
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f017 f89c 	bl	8018f02 <memset>
  if(hrtc->Instance==RTC)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a0e      	ldr	r2, [pc, #56]	@ (8001e08 <HAL_RTC_MspInit+0x54>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d114      	bne.n	8001dfe <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001dd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dde:	f107 0308 	add.w	r3, r7, #8
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 fd60 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001dee:	f7ff ff3f 	bl	8001c70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_RTC_MspInit+0x58>)
 8001df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df6:	4a05      	ldr	r2, [pc, #20]	@ (8001e0c <HAL_RTC_MspInit+0x58>)
 8001df8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001dfc:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001dfe:	bf00      	nop
 8001e00:	3798      	adds	r7, #152	@ 0x98
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40002800 	.word	0x40002800
 8001e0c:	40023800 	.word	0x40023800

08001e10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e20:	d10b      	bne.n	8001e3a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <HAL_TIM_Base_MspInit+0x38>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	4a08      	ldr	r2, [pc, #32]	@ (8001e48 <HAL_TIM_Base_MspInit+0x38>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_TIM_Base_MspInit+0x38>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800

08001e4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0ae      	sub	sp, #184	@ 0xb8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2290      	movs	r2, #144	@ 0x90
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f017 f848 	bl	8018f02 <memset>
  if(huart->Instance==USART3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a22      	ldr	r2, [pc, #136]	@ (8001f00 <HAL_UART_MspInit+0xb4>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d13c      	bne.n	8001ef6 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e80:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8001e82:	2320      	movs	r3, #32
 8001e84:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f003 fd0c 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001e96:	f7ff feeb 	bl	8001c70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a19      	ldr	r2, [pc, #100]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb2:	4b14      	ldr	r3, [pc, #80]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a13      	ldr	r2, [pc, #76]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <HAL_UART_MspInit+0xb8>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001eca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ece:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee4:	2307      	movs	r3, #7
 8001ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4805      	ldr	r0, [pc, #20]	@ (8001f08 <HAL_UART_MspInit+0xbc>)
 8001ef2:	f002 fe1b 	bl	8004b2c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001ef6:	bf00      	nop
 8001ef8:	37b8      	adds	r7, #184	@ 0xb8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40004800 	.word	0x40004800
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020c00 	.word	0x40020c00

08001f0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08c      	sub	sp, #48	@ 0x30
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001fdc <HAL_InitTick+0xd0>)
 8001f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f20:	4a2e      	ldr	r2, [pc, #184]	@ (8001fdc <HAL_InitTick+0xd0>)
 8001f22:	f043 0301 	orr.w	r3, r3, #1
 8001f26:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f28:	4b2c      	ldr	r3, [pc, #176]	@ (8001fdc <HAL_InitTick+0xd0>)
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f34:	f107 020c 	add.w	r2, r7, #12
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f003 fc80 	bl	8005844 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001f44:	f003 fc6a 	bl	800581c <HAL_RCC_GetPCLK2Freq>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f50:	4a23      	ldr	r2, [pc, #140]	@ (8001fe0 <HAL_InitTick+0xd4>)
 8001f52:	fba2 2303 	umull	r2, r3, r2, r3
 8001f56:	0c9b      	lsrs	r3, r3, #18
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001f5c:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f5e:	4a22      	ldr	r2, [pc, #136]	@ (8001fe8 <HAL_InitTick+0xdc>)
 8001f60:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001f62:	4b20      	ldr	r3, [pc, #128]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f68:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001f82:	4818      	ldr	r0, [pc, #96]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f84:	f004 faf8 	bl	8006578 <HAL_TIM_Base_Init>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001f8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d11b      	bne.n	8001fce <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001f96:	4813      	ldr	r0, [pc, #76]	@ (8001fe4 <HAL_InitTick+0xd8>)
 8001f98:	f004 fbb6 	bl	8006708 <HAL_TIM_Base_Start_IT>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001fa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d111      	bne.n	8001fce <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001faa:	2019      	movs	r0, #25
 8001fac:	f000 ffc2 	bl	8002f34 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b0f      	cmp	r3, #15
 8001fb4:	d808      	bhi.n	8001fc8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	2019      	movs	r0, #25
 8001fbc:	f000 ff9e 	bl	8002efc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fec <HAL_InitTick+0xe0>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6013      	str	r3, [r2, #0]
 8001fc6:	e002      	b.n	8001fce <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001fce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3730      	adds	r7, #48	@ 0x30
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	431bde83 	.word	0x431bde83
 8001fe4:	20000e8c 	.word	0x20000e8c
 8001fe8:	40010000 	.word	0x40010000
 8001fec:	20000004 	.word	0x20000004

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <NMI_Handler+0x4>

08001ff8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <HardFault_Handler+0x4>

08002000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <MemManage_Handler+0x4>

08002008 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <BusFault_Handler+0x4>

08002010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <UsageFault_Handler+0x4>

08002018 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800202e:	f004 fbe3 	bl	80067f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000e8c 	.word	0x20000e8c

0800203c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <DMA2_Stream0_IRQHandler+0x10>)
 8002042:	f001 f893 	bl	800316c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	2000083c 	.word	0x2000083c

08002050 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <ETH_IRQHandler+0x10>)
 8002056:	f001 fe81 	bl	8003d5c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200058c0 	.word	0x200058c0

08002064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207e:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <_kill+0x20>)
 8002080:	2216      	movs	r2, #22
 8002082:	601a      	str	r2, [r3, #0]
  return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	200670b4 	.word	0x200670b4

08002098 <_exit>:

void _exit (int status)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020a0:	f04f 31ff 	mov.w	r1, #4294967295
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff ffe5 	bl	8002074 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020aa:	bf00      	nop
 80020ac:	e7fd      	b.n	80020aa <_exit+0x12>

080020ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b086      	sub	sp, #24
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	e00a      	b.n	80020d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020c0:	f3af 8000 	nop.w
 80020c4:	4601      	mov	r1, r0
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	60ba      	str	r2, [r7, #8]
 80020cc:	b2ca      	uxtb	r2, r1
 80020ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	3301      	adds	r3, #1
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	429a      	cmp	r2, r3
 80020dc:	dbf0      	blt.n	80020c0 <_read+0x12>
  }

  return len;
 80020de:	687b      	ldr	r3, [r7, #4]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	e009      	b.n	800210e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	1c5a      	adds	r2, r3, #1
 80020fe:	60ba      	str	r2, [r7, #8]
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	3301      	adds	r3, #1
 800210c:	617b      	str	r3, [r7, #20]
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	429a      	cmp	r2, r3
 8002114:	dbf1      	blt.n	80020fa <_write+0x12>
  }
  return len;
 8002116:	687b      	ldr	r3, [r7, #4]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <_close>:

int _close(int file)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002148:	605a      	str	r2, [r3, #4]
  return 0;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <_isatty>:

int _isatty(int file)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002160:	2301      	movs	r3, #1
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800216e:	b480      	push	{r7}
 8002170:	b085      	sub	sp, #20
 8002172:	af00      	add	r7, sp, #0
 8002174:	60f8      	str	r0, [r7, #12]
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002190:	4a14      	ldr	r2, [pc, #80]	@ (80021e4 <_sbrk+0x5c>)
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <_sbrk+0x60>)
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800219c:	4b13      	ldr	r3, [pc, #76]	@ (80021ec <_sbrk+0x64>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d102      	bne.n	80021aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a4:	4b11      	ldr	r3, [pc, #68]	@ (80021ec <_sbrk+0x64>)
 80021a6:	4a12      	ldr	r2, [pc, #72]	@ (80021f0 <_sbrk+0x68>)
 80021a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <_sbrk+0x64>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4413      	add	r3, r2
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d205      	bcs.n	80021c4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80021b8:	4b0e      	ldr	r3, [pc, #56]	@ (80021f4 <_sbrk+0x6c>)
 80021ba:	220c      	movs	r2, #12
 80021bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e009      	b.n	80021d8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80021c4:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ca:	4b08      	ldr	r3, [pc, #32]	@ (80021ec <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	4a06      	ldr	r2, [pc, #24]	@ (80021ec <_sbrk+0x64>)
 80021d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	371c      	adds	r7, #28
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	20080000 	.word	0x20080000
 80021e8:	00000400 	.word	0x00000400
 80021ec:	20000ed8 	.word	0x20000ed8
 80021f0:	200670c8 	.word	0x200670c8
 80021f4:	200670b4 	.word	0x200670b4

080021f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <SystemInit+0x20>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <SystemInit+0x20>)
 8002204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800221c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002254 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002220:	f7ff ffea 	bl	80021f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002226:	490d      	ldr	r1, [pc, #52]	@ (800225c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800223c:	4c0a      	ldr	r4, [pc, #40]	@ (8002268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800224a:	f016 ff39 	bl	80190c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800224e:	f7fe fbf3 	bl	8000a38 <main>
  bx  lr    
 8002252:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002254:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002260:	0801fc08 	.word	0x0801fc08
  ldr r2, =_sbss
 8002264:	20000338 	.word	0x20000338
  ldr r4, =_ebss
 8002268:	200670c4 	.word	0x200670c4

0800226c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC_IRQHandler>

0800226e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <LAN8742_RegisterBusIO+0x28>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d007      	beq.n	8002296 <LAN8742_RegisterBusIO+0x28>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <LAN8742_RegisterBusIO+0x28>
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d102      	bne.n	800229c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002296:	f04f 33ff 	mov.w	r3, #4294967295
 800229a:	e014      	b.n	80022c6 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d139      	bne.n	8002362 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2220      	movs	r2, #32
 8002300:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	e01c      	b.n	8002342 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	f107 020c 	add.w	r2, r7, #12
 8002310:	2112      	movs	r1, #18
 8002312:	6978      	ldr	r0, [r7, #20]
 8002314:	4798      	blx	r3
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	da03      	bge.n	8002324 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 800231c:	f06f 0304 	mvn.w	r3, #4
 8002320:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002322:	e00b      	b.n	800233c <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f003 031f 	and.w	r3, r3, #31
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	429a      	cmp	r2, r3
 800232e:	d105      	bne.n	800233c <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
         break;
 800233a:	e005      	b.n	8002348 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	3301      	adds	r3, #1
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2b1f      	cmp	r3, #31
 8002346:	d9df      	bls.n	8002308 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b1f      	cmp	r3, #31
 800234e:	d902      	bls.n	8002356 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002350:	f06f 0302 	mvn.w	r3, #2
 8002354:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d102      	bne.n	8002362 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002362:	693b      	ldr	r3, [r7, #16]
 }
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002374:	2300      	movs	r3, #0
 8002376:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	6810      	ldr	r0, [r2, #0]
 8002380:	f107 020c 	add.w	r2, r7, #12
 8002384:	2101      	movs	r1, #1
 8002386:	4798      	blx	r3
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	da02      	bge.n	8002394 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800238e:	f06f 0304 	mvn.w	r3, #4
 8002392:	e06e      	b.n	8002472 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6810      	ldr	r0, [r2, #0]
 800239c:	f107 020c 	add.w	r2, r7, #12
 80023a0:	2101      	movs	r1, #1
 80023a2:	4798      	blx	r3
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	da02      	bge.n	80023b0 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80023aa:	f06f 0304 	mvn.w	r3, #4
 80023ae:	e060      	b.n	8002472 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e059      	b.n	8002472 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6810      	ldr	r0, [r2, #0]
 80023c6:	f107 020c 	add.w	r2, r7, #12
 80023ca:	2100      	movs	r1, #0
 80023cc:	4798      	blx	r3
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	da02      	bge.n	80023da <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80023d4:	f06f 0304 	mvn.w	r3, #4
 80023d8:	e04b      	b.n	8002472 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d11b      	bne.n	800241c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d006      	beq.n	80023fc <LAN8742_GetLinkState+0x90>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80023f8:	2302      	movs	r3, #2
 80023fa:	e03a      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002406:	2303      	movs	r3, #3
 8002408:	e033      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002414:	2304      	movs	r3, #4
 8002416:	e02c      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002418:	2305      	movs	r3, #5
 800241a:	e02a      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6810      	ldr	r0, [r2, #0]
 8002424:	f107 020c 	add.w	r2, r7, #12
 8002428:	211f      	movs	r1, #31
 800242a:	4798      	blx	r3
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	da02      	bge.n	8002438 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002432:	f06f 0304 	mvn.w	r3, #4
 8002436:	e01c      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002442:	2306      	movs	r3, #6
 8002444:	e015      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f003 031c 	and.w	r3, r3, #28
 800244c:	2b18      	cmp	r3, #24
 800244e:	d101      	bne.n	8002454 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002450:	2302      	movs	r3, #2
 8002452:	e00e      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 031c 	and.w	r3, r3, #28
 800245a:	2b08      	cmp	r3, #8
 800245c:	d101      	bne.n	8002462 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800245e:	2303      	movs	r3, #3
 8002460:	e007      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f003 031c 	and.w	r3, r3, #28
 8002468:	2b14      	cmp	r3, #20
 800246a:	d101      	bne.n	8002470 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800246c:	2304      	movs	r3, #4
 800246e:	e000      	b.n	8002472 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002470:	2305      	movs	r3, #5
    }
  }
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800247e:	2003      	movs	r0, #3
 8002480:	f000 fd31 	bl	8002ee6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002484:	200f      	movs	r0, #15
 8002486:	f7ff fd41 	bl	8001f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800248a:	f7ff fbf7 	bl	8001c7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <HAL_IncTick+0x20>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_IncTick+0x24>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4413      	add	r3, r2
 80024a4:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <HAL_IncTick+0x24>)
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	20000008 	.word	0x20000008
 80024b8:	20000edc 	.word	0x20000edc

080024bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return uwTick;
 80024c0:	4b03      	ldr	r3, [pc, #12]	@ (80024d0 <HAL_GetTick+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	20000edc 	.word	0x20000edc

080024d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024dc:	f7ff ffee 	bl	80024bc <HAL_GetTick>
 80024e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ec:	d005      	beq.n	80024fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002518 <HAL_Delay+0x44>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	461a      	mov	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4413      	add	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024fa:	bf00      	nop
 80024fc:	f7ff ffde 	bl	80024bc <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	429a      	cmp	r2, r3
 800250a:	d8f7      	bhi.n	80024fc <HAL_Delay+0x28>
  {
  }
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000008 	.word	0x20000008

0800251c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002520:	4b03      	ldr	r3, [pc, #12]	@ (8002530 <HAL_GetREVID+0x14>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0c1b      	lsrs	r3, r3, #16
}
 8002526:	4618      	mov	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e0042000 	.word	0xe0042000

08002534 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e031      	b.n	80025ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	d109      	bne.n	8002566 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff fbba 	bl	8001ccc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	2b00      	cmp	r3, #0
 8002570:	d116      	bne.n	80025a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <HAL_ADC_Init+0x84>)
 8002578:	4013      	ands	r3, r2
 800257a:	f043 0202 	orr.w	r2, r3, #2
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 fa86 	bl	8002a94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	f023 0303 	bic.w	r3, r3, #3
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	641a      	str	r2, [r3, #64]	@ 0x40
 800259e:	e001      	b.n	80025a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	ffffeefd 	.word	0xffffeefd

080025bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025c8:	2300      	movs	r3, #0
 80025ca:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_ADC_Start_DMA+0x22>
 80025da:	2302      	movs	r3, #2
 80025dc:	e0d6      	b.n	800278c <HAL_ADC_Start_DMA+0x1d0>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d018      	beq.n	8002626 <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0201 	orr.w	r2, r2, #1
 8002602:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002604:	4b63      	ldr	r3, [pc, #396]	@ (8002794 <HAL_ADC_Start_DMA+0x1d8>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a63      	ldr	r2, [pc, #396]	@ (8002798 <HAL_ADC_Start_DMA+0x1dc>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0c9a      	lsrs	r2, r3, #18
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8002618:	e002      	b.n	8002620 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	3b01      	subs	r3, #1
 800261e:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f9      	bne.n	800261a <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b01      	cmp	r3, #1
 8002632:	f040 809e 	bne.w	8002772 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800263a:	4b58      	ldr	r3, [pc, #352]	@ (800279c <HAL_ADC_Start_DMA+0x1e0>)
 800263c:	4013      	ands	r3, r2
 800263e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800265c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002668:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800266c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002670:	d106      	bne.n	8002680 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	f023 0206 	bic.w	r2, r3, #6
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	645a      	str	r2, [r3, #68]	@ 0x44
 800267e:	e002      	b.n	8002686 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002692:	4a43      	ldr	r2, [pc, #268]	@ (80027a0 <HAL_ADC_Start_DMA+0x1e4>)
 8002694:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269a:	4a42      	ldr	r2, [pc, #264]	@ (80027a4 <HAL_ADC_Start_DMA+0x1e8>)
 800269c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a2:	4a41      	ldr	r2, [pc, #260]	@ (80027a8 <HAL_ADC_Start_DMA+0x1ec>)
 80026a4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80026ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80026be:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026ce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	334c      	adds	r3, #76	@ 0x4c
 80026da:	4619      	mov	r1, r3
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f000 fce4 	bl	80030ac <HAL_DMA_Start_IT>
 80026e4:	4603      	mov	r3, r0
 80026e6:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80026e8:	4b30      	ldr	r3, [pc, #192]	@ (80027ac <HAL_ADC_Start_DMA+0x1f0>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10f      	bne.n	8002714 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d143      	bne.n	800278a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	e03a      	b.n	800278a <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a25      	ldr	r2, [pc, #148]	@ (80027b0 <HAL_ADC_Start_DMA+0x1f4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10e      	bne.n	800273c <HAL_ADC_Start_DMA+0x180>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d107      	bne.n	800273c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800273a:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800273c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ac <HAL_ADC_Start_DMA+0x1f0>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	2b00      	cmp	r3, #0
 8002746:	d120      	bne.n	800278a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a19      	ldr	r2, [pc, #100]	@ (80027b4 <HAL_ADC_Start_DMA+0x1f8>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d11b      	bne.n	800278a <HAL_ADC_Start_DMA+0x1ce>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d114      	bne.n	800278a <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	e00b      	b.n	800278a <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f043 0210 	orr.w	r2, r3, #16
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 800278a:	7dfb      	ldrb	r3, [r7, #23]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000000 	.word	0x20000000
 8002798:	431bde83 	.word	0x431bde83
 800279c:	fffff8fe 	.word	0xfffff8fe
 80027a0:	08002c89 	.word	0x08002c89
 80027a4:	08002d43 	.word	0x08002d43
 80027a8:	08002d5f 	.word	0x08002d5f
 80027ac:	40012300 	.word	0x40012300
 80027b0:	40012000 	.word	0x40012000
 80027b4:	40012200 	.word	0x40012200

080027b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d101      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x1c>
 80027f8:	2302      	movs	r3, #2
 80027fa:	e13a      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x292>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b09      	cmp	r3, #9
 800280a:	d93a      	bls.n	8002882 <HAL_ADC_ConfigChannel+0xa2>
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002814:	d035      	beq.n	8002882 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68d9      	ldr	r1, [r3, #12]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	b29b      	uxth	r3, r3
 8002822:	461a      	mov	r2, r3
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	3b1e      	subs	r3, #30
 800282c:	2207      	movs	r2, #7
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43da      	mvns	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	400a      	ands	r2, r1
 800283a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a8f      	ldr	r2, [pc, #572]	@ (8002a80 <HAL_ADC_ConfigChannel+0x2a0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d10a      	bne.n	800285c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68d9      	ldr	r1, [r3, #12]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	061a      	lsls	r2, r3, #24
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800285a:	e039      	b.n	80028d0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68d9      	ldr	r1, [r3, #12]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	b29b      	uxth	r3, r3
 800286c:	4618      	mov	r0, r3
 800286e:	4603      	mov	r3, r0
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4403      	add	r3, r0
 8002874:	3b1e      	subs	r3, #30
 8002876:	409a      	lsls	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002880:	e026      	b.n	80028d0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6919      	ldr	r1, [r3, #16]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	461a      	mov	r2, r3
 8002890:	4613      	mov	r3, r2
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	4413      	add	r3, r2
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2207      	movs	r2, #7
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43da      	mvns	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	400a      	ands	r2, r1
 80028a8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6919      	ldr	r1, [r3, #16]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	4618      	mov	r0, r3
 80028bc:	4603      	mov	r3, r0
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4403      	add	r3, r0
 80028c2:	f003 031f 	and.w	r3, r3, #31
 80028c6:	409a      	lsls	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b06      	cmp	r3, #6
 80028d6:	d824      	bhi.n	8002922 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	3b05      	subs	r3, #5
 80028ea:	221f      	movs	r2, #31
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43da      	mvns	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	400a      	ands	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	b29b      	uxth	r3, r3
 8002906:	4618      	mov	r0, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4413      	add	r3, r2
 8002912:	3b05      	subs	r3, #5
 8002914:	fa00 f203 	lsl.w	r2, r0, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002920:	e04c      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b0c      	cmp	r3, #12
 8002928:	d824      	bhi.n	8002974 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	4613      	mov	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	3b23      	subs	r3, #35	@ 0x23
 800293c:	221f      	movs	r2, #31
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43da      	mvns	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	400a      	ands	r2, r1
 800294a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	b29b      	uxth	r3, r3
 8002958:	4618      	mov	r0, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	3b23      	subs	r3, #35	@ 0x23
 8002966:	fa00 f203 	lsl.w	r2, r0, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	631a      	str	r2, [r3, #48]	@ 0x30
 8002972:	e023      	b.n	80029bc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	3b41      	subs	r3, #65	@ 0x41
 8002986:	221f      	movs	r2, #31
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43da      	mvns	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	400a      	ands	r2, r1
 8002994:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b41      	subs	r3, #65	@ 0x41
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a30      	ldr	r2, [pc, #192]	@ (8002a84 <HAL_ADC_ConfigChannel+0x2a4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d10a      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1fc>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029ce:	d105      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80029d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4a2c      	ldr	r2, [pc, #176]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 80029d6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80029da:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a28      	ldr	r2, [pc, #160]	@ (8002a84 <HAL_ADC_ConfigChannel+0x2a4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d10f      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x226>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b12      	cmp	r3, #18
 80029ec:	d10b      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80029ee:	4b26      	ldr	r3, [pc, #152]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 80029f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80029f8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80029fa:	4b23      	ldr	r3, [pc, #140]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4a22      	ldr	r2, [pc, #136]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a04:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002a84 <HAL_ADC_ConfigChannel+0x2a4>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d12b      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x288>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a1a      	ldr	r2, [pc, #104]	@ (8002a80 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d003      	beq.n	8002a22 <HAL_ADC_ConfigChannel+0x242>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b11      	cmp	r3, #17
 8002a20:	d122      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002a22:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a18      	ldr	r2, [pc, #96]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a28:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002a2c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002a2e:	4b16      	ldr	r3, [pc, #88]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4a15      	ldr	r2, [pc, #84]	@ (8002a88 <HAL_ADC_ConfigChannel+0x2a8>)
 8002a34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a38:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a10      	ldr	r2, [pc, #64]	@ (8002a80 <HAL_ADC_ConfigChannel+0x2a0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d111      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002a44:	4b11      	ldr	r3, [pc, #68]	@ (8002a8c <HAL_ADC_ConfigChannel+0x2ac>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a11      	ldr	r2, [pc, #68]	@ (8002a90 <HAL_ADC_ConfigChannel+0x2b0>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	0c9a      	lsrs	r2, r3, #18
 8002a50:	4613      	mov	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002a5a:	e002      	b.n	8002a62 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f9      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	10000012 	.word	0x10000012
 8002a84:	40012000 	.word	0x40012000
 8002a88:	40012300 	.word	0x40012300
 8002a8c:	20000000 	.word	0x20000000
 8002a90:	431bde83 	.word	0x431bde83

08002a94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002a9c:	4b78      	ldr	r3, [pc, #480]	@ (8002c80 <ADC_Init+0x1ec>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4a77      	ldr	r2, [pc, #476]	@ (8002c80 <ADC_Init+0x1ec>)
 8002aa2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002aa6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002aa8:	4b75      	ldr	r3, [pc, #468]	@ (8002c80 <ADC_Init+0x1ec>)
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	4973      	ldr	r1, [pc, #460]	@ (8002c80 <ADC_Init+0x1ec>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ac4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6859      	ldr	r1, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	021a      	lsls	r2, r3, #8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002ae8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6859      	ldr	r1, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6899      	ldr	r1, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	4a58      	ldr	r2, [pc, #352]	@ (8002c84 <ADC_Init+0x1f0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6899      	ldr	r1, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6899      	ldr	r1, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	e00f      	b.n	8002b8e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b8c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0202 	bic.w	r2, r2, #2
 8002b9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6899      	ldr	r1, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	005a      	lsls	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d01b      	beq.n	8002bf4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002bda:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6859      	ldr	r1, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	3b01      	subs	r3, #1
 8002be8:	035a      	lsls	r2, r3, #13
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	e007      	b.n	8002c04 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c02:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	051a      	lsls	r2, r3, #20
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6899      	ldr	r1, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c46:	025a      	lsls	r2, r3, #9
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6899      	ldr	r1, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	029a      	lsls	r2, r3, #10
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	609a      	str	r2, [r3, #8]
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40012300 	.word	0x40012300
 8002c84:	0f000001 	.word	0x0f000001

08002c88 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c94:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d13c      	bne.n	8002d1c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d12b      	bne.n	8002d14 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d127      	bne.n	8002d14 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cca:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d006      	beq.n	8002ce0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d119      	bne.n	8002d14 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0220 	bic.w	r2, r2, #32
 8002cee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d105      	bne.n	8002d14 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	f043 0201 	orr.w	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f7fe faa3 	bl	8001260 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d1a:	e00e      	b.n	8002d3a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f003 0310 	and.w	r3, r3, #16
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f7ff fd4f 	bl	80027cc <HAL_ADC_ErrorCallback>
}
 8002d2e:	e004      	b.n	8002d3a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	4798      	blx	r3
}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d4e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f7ff fd31 	bl	80027b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d56:	bf00      	nop
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b084      	sub	sp, #16
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2240      	movs	r2, #64	@ 0x40
 8002d70:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d76:	f043 0204 	orr.w	r2, r3, #4
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f7ff fd24 	bl	80027cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d84:	bf00      	nop
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <__NVIC_SetPriorityGrouping+0x40>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da8:	4013      	ands	r3, r2
 8002daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002db4:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dba:	4a04      	ldr	r2, [pc, #16]	@ (8002dcc <__NVIC_SetPriorityGrouping+0x40>)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	60d3      	str	r3, [r2, #12]
}
 8002dc0:	bf00      	nop
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	e000ed00 	.word	0xe000ed00
 8002dd0:	05fa0000 	.word	0x05fa0000

08002dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd8:	4b04      	ldr	r3, [pc, #16]	@ (8002dec <__NVIC_GetPriorityGrouping+0x18>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	0a1b      	lsrs	r3, r3, #8
 8002dde:	f003 0307 	and.w	r3, r3, #7
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db0b      	blt.n	8002e1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	4907      	ldr	r1, [pc, #28]	@ (8002e28 <__NVIC_EnableIRQ+0x38>)
 8002e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	2001      	movs	r0, #1
 8002e12:	fa00 f202 	lsl.w	r2, r0, r2
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000e100 	.word	0xe000e100

08002e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	6039      	str	r1, [r7, #0]
 8002e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	db0a      	blt.n	8002e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	490c      	ldr	r1, [pc, #48]	@ (8002e78 <__NVIC_SetPriority+0x4c>)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	0112      	lsls	r2, r2, #4
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	440b      	add	r3, r1
 8002e50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e54:	e00a      	b.n	8002e6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4908      	ldr	r1, [pc, #32]	@ (8002e7c <__NVIC_SetPriority+0x50>)
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	3b04      	subs	r3, #4
 8002e64:	0112      	lsls	r2, r2, #4
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	440b      	add	r3, r1
 8002e6a:	761a      	strb	r2, [r3, #24]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000e100 	.word	0xe000e100
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b089      	sub	sp, #36	@ 0x24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f1c3 0307 	rsb	r3, r3, #7
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	bf28      	it	cs
 8002e9e:	2304      	movcs	r3, #4
 8002ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d902      	bls.n	8002eb0 <NVIC_EncodePriority+0x30>
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3b03      	subs	r3, #3
 8002eae:	e000      	b.n	8002eb2 <NVIC_EncodePriority+0x32>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed2:	43d9      	mvns	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed8:	4313      	orrs	r3, r2
         );
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3724      	adds	r7, #36	@ 0x24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff ff4c 	bl	8002d8c <__NVIC_SetPriorityGrouping>
}
 8002ef4:	bf00      	nop
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f0e:	f7ff ff61 	bl	8002dd4 <__NVIC_GetPriorityGrouping>
 8002f12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	68b9      	ldr	r1, [r7, #8]
 8002f18:	6978      	ldr	r0, [r7, #20]
 8002f1a:	f7ff ffb1 	bl	8002e80 <NVIC_EncodePriority>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f24:	4611      	mov	r1, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ff80 	bl	8002e2c <__NVIC_SetPriority>
}
 8002f2c:	bf00      	nop
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff ff54 	bl	8002df0 <__NVIC_EnableIRQ>
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f5c:	f7ff faae 	bl	80024bc <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e099      	b.n	80030a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0201 	bic.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f8c:	e00f      	b.n	8002fae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f8e:	f7ff fa95 	bl	80024bc <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b05      	cmp	r3, #5
 8002f9a:	d908      	bls.n	8002fae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e078      	b.n	80030a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e8      	bne.n	8002f8e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	4b38      	ldr	r3, [pc, #224]	@ (80030a8 <HAL_DMA_Init+0x158>)
 8002fc8:	4013      	ands	r3, r2
 8002fca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fda:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fe6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ff2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003004:	2b04      	cmp	r3, #4
 8003006:	d107      	bne.n	8003018 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003010:	4313      	orrs	r3, r2
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f023 0307 	bic.w	r3, r3, #7
 800302e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	4313      	orrs	r3, r2
 8003038:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	2b04      	cmp	r3, #4
 8003040:	d117      	bne.n	8003072 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	4313      	orrs	r3, r2
 800304a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00e      	beq.n	8003072 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fa77 	bl	8003548 <DMA_CheckFifoParam>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d008      	beq.n	8003072 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2240      	movs	r2, #64	@ 0x40
 8003064:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800306e:	2301      	movs	r3, #1
 8003070:	e016      	b.n	80030a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fa2e 	bl	80034dc <DMA_CalcBaseAndBitshift>
 8003080:	4603      	mov	r3, r0
 8003082:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003088:	223f      	movs	r2, #63	@ 0x3f
 800308a:	409a      	lsls	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3718      	adds	r7, #24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	e010803f 	.word	0xe010803f

080030ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
 80030b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d101      	bne.n	80030d2 <HAL_DMA_Start_IT+0x26>
 80030ce:	2302      	movs	r3, #2
 80030d0:	e048      	b.n	8003164 <HAL_DMA_Start_IT+0xb8>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d137      	bne.n	8003156 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2202      	movs	r2, #2
 80030ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68b9      	ldr	r1, [r7, #8]
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f9c0 	bl	8003480 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	223f      	movs	r2, #63	@ 0x3f
 8003106:	409a      	lsls	r2, r3
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0216 	orr.w	r2, r2, #22
 800311a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800312a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f042 0208 	orr.w	r2, r2, #8
 8003142:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	e005      	b.n	8003162 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800315e:	2302      	movs	r3, #2
 8003160:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003162:	7dfb      	ldrb	r3, [r7, #23]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003174:	2300      	movs	r3, #0
 8003176:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003178:	4b8e      	ldr	r3, [pc, #568]	@ (80033b4 <HAL_DMA_IRQHandler+0x248>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a8e      	ldr	r2, [pc, #568]	@ (80033b8 <HAL_DMA_IRQHandler+0x24c>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	0a9b      	lsrs	r3, r3, #10
 8003184:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003196:	2208      	movs	r2, #8
 8003198:	409a      	lsls	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01a      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d013      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0204 	bic.w	r2, r2, #4
 80031be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c4:	2208      	movs	r2, #8
 80031c6:	409a      	lsls	r2, r3
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d0:	f043 0201 	orr.w	r2, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031dc:	2201      	movs	r2, #1
 80031de:	409a      	lsls	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d012      	beq.n	800320e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00b      	beq.n	800320e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fa:	2201      	movs	r2, #1
 80031fc:	409a      	lsls	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003206:	f043 0202 	orr.w	r2, r3, #2
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003212:	2204      	movs	r2, #4
 8003214:	409a      	lsls	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4013      	ands	r3, r2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d012      	beq.n	8003244 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00b      	beq.n	8003244 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003230:	2204      	movs	r2, #4
 8003232:	409a      	lsls	r2, r3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800323c:	f043 0204 	orr.w	r2, r3, #4
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003248:	2210      	movs	r2, #16
 800324a:	409a      	lsls	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4013      	ands	r3, r2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d043      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d03c      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003266:	2210      	movs	r2, #16
 8003268:	409a      	lsls	r2, r3
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d018      	beq.n	80032ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d108      	bne.n	800329c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	2b00      	cmp	r3, #0
 8003290:	d024      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	4798      	blx	r3
 800329a:	e01f      	b.n	80032dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d01b      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
 80032ac:	e016      	b.n	80032dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d107      	bne.n	80032cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0208 	bic.w	r2, r2, #8
 80032ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e0:	2220      	movs	r2, #32
 80032e2:	409a      	lsls	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f000 808f 	beq.w	800340c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 8087 	beq.w	800340c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003302:	2220      	movs	r2, #32
 8003304:	409a      	lsls	r2, r3
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b05      	cmp	r3, #5
 8003314:	d136      	bne.n	8003384 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0216 	bic.w	r2, r2, #22
 8003324:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695a      	ldr	r2, [r3, #20]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003334:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	d103      	bne.n	8003346 <HAL_DMA_IRQHandler+0x1da>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003342:	2b00      	cmp	r3, #0
 8003344:	d007      	beq.n	8003356 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f022 0208 	bic.w	r2, r2, #8
 8003354:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335a:	223f      	movs	r2, #63	@ 0x3f
 800335c:	409a      	lsls	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003376:	2b00      	cmp	r3, #0
 8003378:	d07e      	beq.n	8003478 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	4798      	blx	r3
        }
        return;
 8003382:	e079      	b.n	8003478 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d01d      	beq.n	80033ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10d      	bne.n	80033bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d031      	beq.n	800340c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	4798      	blx	r3
 80033b0:	e02c      	b.n	800340c <HAL_DMA_IRQHandler+0x2a0>
 80033b2:	bf00      	nop
 80033b4:	20000000 	.word	0x20000000
 80033b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d023      	beq.n	800340c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4798      	blx	r3
 80033cc:	e01e      	b.n	800340c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10f      	bne.n	80033fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0210 	bic.w	r2, r2, #16
 80033ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003410:	2b00      	cmp	r3, #0
 8003412:	d032      	beq.n	800347a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d022      	beq.n	8003466 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2205      	movs	r2, #5
 8003424:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	3301      	adds	r3, #1
 800343c:	60bb      	str	r3, [r7, #8]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	429a      	cmp	r2, r3
 8003442:	d307      	bcc.n	8003454 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f2      	bne.n	8003438 <HAL_DMA_IRQHandler+0x2cc>
 8003452:	e000      	b.n	8003456 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003454:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d005      	beq.n	800347a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	4798      	blx	r3
 8003476:	e000      	b.n	800347a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003478:	bf00      	nop
    }
  }
}
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
 800348c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800349c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b40      	cmp	r3, #64	@ 0x40
 80034ac:	d108      	bne.n	80034c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034be:	e007      	b.n	80034d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	60da      	str	r2, [r3, #12]
}
 80034d0:	bf00      	nop
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	3b10      	subs	r3, #16
 80034ec:	4a13      	ldr	r2, [pc, #76]	@ (800353c <DMA_CalcBaseAndBitshift+0x60>)
 80034ee:	fba2 2303 	umull	r2, r3, r2, r3
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034f6:	4a12      	ldr	r2, [pc, #72]	@ (8003540 <DMA_CalcBaseAndBitshift+0x64>)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4413      	add	r3, r2
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	461a      	mov	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b03      	cmp	r3, #3
 8003508:	d908      	bls.n	800351c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	4b0c      	ldr	r3, [pc, #48]	@ (8003544 <DMA_CalcBaseAndBitshift+0x68>)
 8003512:	4013      	ands	r3, r2
 8003514:	1d1a      	adds	r2, r3, #4
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	659a      	str	r2, [r3, #88]	@ 0x58
 800351a:	e006      	b.n	800352a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	461a      	mov	r2, r3
 8003522:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <DMA_CalcBaseAndBitshift+0x68>)
 8003524:	4013      	ands	r3, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800352e:	4618      	mov	r0, r3
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	aaaaaaab 	.word	0xaaaaaaab
 8003540:	0801f624 	.word	0x0801f624
 8003544:	fffffc00 	.word	0xfffffc00

08003548 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003550:	2300      	movs	r3, #0
 8003552:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003558:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d11f      	bne.n	80035a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b03      	cmp	r3, #3
 8003566:	d856      	bhi.n	8003616 <DMA_CheckFifoParam+0xce>
 8003568:	a201      	add	r2, pc, #4	@ (adr r2, 8003570 <DMA_CheckFifoParam+0x28>)
 800356a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356e:	bf00      	nop
 8003570:	08003581 	.word	0x08003581
 8003574:	08003593 	.word	0x08003593
 8003578:	08003581 	.word	0x08003581
 800357c:	08003617 	.word	0x08003617
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d046      	beq.n	800361a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003590:	e043      	b.n	800361a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003596:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800359a:	d140      	bne.n	800361e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035a0:	e03d      	b.n	800361e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035aa:	d121      	bne.n	80035f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d837      	bhi.n	8003622 <DMA_CheckFifoParam+0xda>
 80035b2:	a201      	add	r2, pc, #4	@ (adr r2, 80035b8 <DMA_CheckFifoParam+0x70>)
 80035b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b8:	080035c9 	.word	0x080035c9
 80035bc:	080035cf 	.word	0x080035cf
 80035c0:	080035c9 	.word	0x080035c9
 80035c4:	080035e1 	.word	0x080035e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
      break;
 80035cc:	e030      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d025      	beq.n	8003626 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035de:	e022      	b.n	8003626 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035e8:	d11f      	bne.n	800362a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035ee:	e01c      	b.n	800362a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d903      	bls.n	80035fe <DMA_CheckFifoParam+0xb6>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d003      	beq.n	8003604 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035fc:	e018      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	73fb      	strb	r3, [r7, #15]
      break;
 8003602:	e015      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00e      	beq.n	800362e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
      break;
 8003614:	e00b      	b.n	800362e <DMA_CheckFifoParam+0xe6>
      break;
 8003616:	bf00      	nop
 8003618:	e00a      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;
 800361a:	bf00      	nop
 800361c:	e008      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;
 800361e:	bf00      	nop
 8003620:	e006      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;
 8003622:	bf00      	nop
 8003624:	e004      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;
 8003626:	bf00      	nop
 8003628:	e002      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;   
 800362a:	bf00      	nop
 800362c:	e000      	b.n	8003630 <DMA_CheckFifoParam+0xe8>
      break;
 800362e:	bf00      	nop
    }
  } 
  
  return status; 
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3714      	adds	r7, #20
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop

08003640 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e086      	b.n	8003760 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003658:	2b00      	cmp	r3, #0
 800365a:	d106      	bne.n	800366a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2220      	movs	r2, #32
 8003660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f004 fe5f 	bl	8008328 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800366a:	4b3f      	ldr	r3, [pc, #252]	@ (8003768 <HAL_ETH_Init+0x128>)
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	4a3e      	ldr	r2, [pc, #248]	@ (8003768 <HAL_ETH_Init+0x128>)
 8003670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003674:	6453      	str	r3, [r2, #68]	@ 0x44
 8003676:	4b3c      	ldr	r3, [pc, #240]	@ (8003768 <HAL_ETH_Init+0x128>)
 8003678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003682:	4b3a      	ldr	r3, [pc, #232]	@ (800376c <HAL_ETH_Init+0x12c>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	4a39      	ldr	r2, [pc, #228]	@ (800376c <HAL_ETH_Init+0x12c>)
 8003688:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800368c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800368e:	4b37      	ldr	r3, [pc, #220]	@ (800376c <HAL_ETH_Init+0x12c>)
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	4935      	ldr	r1, [pc, #212]	@ (800376c <HAL_ETH_Init+0x12c>)
 8003698:	4313      	orrs	r3, r2
 800369a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800369c:	4b33      	ldr	r3, [pc, #204]	@ (800376c <HAL_ETH_Init+0x12c>)
 800369e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6812      	ldr	r2, [r2, #0]
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80036b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036b8:	f7fe ff00 	bl	80024bc <HAL_GetTick>
 80036bc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80036be:	e011      	b.n	80036e4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80036c0:	f7fe fefc 	bl	80024bc <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80036ce:	d909      	bls.n	80036e4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2204      	movs	r2, #4
 80036d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	22e0      	movs	r2, #224	@ 0xe0
 80036dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e03d      	b.n	8003760 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1e4      	bne.n	80036c0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 ff5c 	bl	80045b4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f001 f807 	bl	8004710 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f001 f85d 	bl	80047c2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	461a      	mov	r2, r3
 800370e:	2100      	movs	r1, #0
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 ffc5 	bl	80046a0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003724:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	4b0f      	ldr	r3, [pc, #60]	@ (8003770 <HAL_ETH_Init+0x130>)
 8003734:	430b      	orrs	r3, r1
 8003736:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800374a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2210      	movs	r2, #16
 800375a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40023800 	.word	0x40023800
 800376c:	40013800 	.word	0x40013800
 8003770:	00020060 	.word	0x00020060

08003774 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003782:	2b10      	cmp	r3, #16
 8003784:	d15f      	bne.n	8003846 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2220      	movs	r2, #32
 800378a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2204      	movs	r2, #4
 8003798:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f9f6 	bl	8003b8c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037a8:	2001      	movs	r0, #1
 80037aa:	f7fe fe93 	bl	80024d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037cc:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	f043 0302 	orr.w	r3, r3, #2
 80037e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037e4:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 fd80 	bl	80042ec <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0208 	orr.w	r2, r2, #8
 80037fa:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003804:	2001      	movs	r0, #1
 8003806:	f7fe fe65 	bl	80024d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f042 0204 	orr.w	r2, r2, #4
 8003820:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800382a:	69d9      	ldr	r1, [r3, #28]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	4b07      	ldr	r3, [pc, #28]	@ (8003850 <HAL_ETH_Start_IT+0xdc>)
 8003832:	430b      	orrs	r3, r1
 8003834:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003838:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2240      	movs	r2, #64	@ 0x40
 800383e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	e000      	b.n	8003848 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
  }
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	0001a0c1 	.word	0x0001a0c1

08003854 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003862:	2b40      	cmp	r3, #64	@ 0x40
 8003864:	d16e      	bne.n	8003944 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2220      	movs	r2, #32
 800386a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003876:	69d9      	ldr	r1, [r3, #28]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	4b34      	ldr	r3, [pc, #208]	@ (8003950 <HAL_ETH_Stop_IT+0xfc>)
 800387e:	400b      	ands	r3, r1
 8003880:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003884:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003898:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800389c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	f023 0302 	bic.w	r3, r3, #2
 80038b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80038b4:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0204 	bic.w	r2, r2, #4
 80038c4:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038ce:	2001      	movs	r0, #1
 80038d0:	f7fe fe00 	bl	80024d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 fd05 	bl	80042ec <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0208 	bic.w	r2, r2, #8
 80038f0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038fa:	2001      	movs	r0, #1
 80038fc:	f7fe fdea 	bl	80024d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	e00e      	b.n	800392c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	3212      	adds	r2, #18
 8003914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003918:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	3301      	adds	r3, #1
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2b03      	cmp	r3, #3
 8003930:	d9ed      	bls.n	800390e <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2210      	movs	r2, #16
 800393c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8003940:	2300      	movs	r3, #0
 8003942:	e000      	b.n	8003946 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
  }
}
 8003946:	4618      	mov	r0, r3
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	fffe5f3e 	.word	0xfffe5f3e

08003954 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d109      	bne.n	8003978 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396a:	f043 0201 	orr.w	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e045      	b.n	8003a04 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800397e:	2b40      	cmp	r3, #64	@ 0x40
 8003980:	d13f      	bne.n	8003a02 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800398a:	2201      	movs	r2, #1
 800398c:	6839      	ldr	r1, [r7, #0]
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 ff86 	bl	80048a0 <ETH_Prepare_Tx_Descriptors>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a0:	f043 0202 	orr.w	r2, r3, #2
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e02a      	b.n	8003a04 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80039ae:	f3bf 8f4f 	dsb	sy
}
 80039b2:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b8:	1c5a      	adds	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d904      	bls.n	80039d0 <HAL_ETH_Transmit_IT+0x7c>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ca:	1f1a      	subs	r2, r3, #4
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f003 0304 	and.w	r3, r3, #4
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00d      	beq.n	80039fe <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039ea:	461a      	mov	r2, r3
 80039ec:	2304      	movs	r3, #4
 80039ee:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039f8:	461a      	mov	r2, r3
 80039fa:	2300      	movs	r3, #0
 80039fc:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80039fe:	2300      	movs	r3, #0
 8003a00:	e000      	b.n	8003a04 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
  }
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d109      	bne.n	8003a38 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2a:	f043 0201 	orr.w	r2, r3, #1
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0a4      	b.n	8003b82 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a3e:	2b40      	cmp	r3, #64	@ 0x40
 8003a40:	d001      	beq.n	8003a46 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e09d      	b.n	8003b82 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	69fa      	ldr	r2, [r7, #28]
 8003a50:	3212      	adds	r2, #18
 8003a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a56:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a5c:	f1c3 0304 	rsb	r3, r3, #4
 8003a60:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003a62:	e066      	b.n	8003b32 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d007      	beq.n	8003a80 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	69da      	ldr	r2, [r3, #28]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	699a      	ldr	r2, [r3, #24]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d103      	bne.n	8003a94 <HAL_ETH_ReadData+0x88>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d03c      	beq.n	8003b0e <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	0c1b      	lsrs	r3, r3, #16
 8003ab2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003ab6:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003acc:	2301      	movs	r3, #1
 8003ace:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003ae8:	461a      	mov	r2, r3
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	f004 fde7 	bl	80086c0 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	441a      	add	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3301      	adds	r3, #1
 8003b12:	61fb      	str	r3, [r7, #28]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d902      	bls.n	8003b20 <HAL_ETH_ReadData+0x114>
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3b04      	subs	r3, #4
 8003b1e:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	69fa      	ldr	r2, [r7, #28]
 8003b24:	3212      	adds	r2, #18
 8003b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b2a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	db06      	blt.n	8003b48 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d202      	bcs.n	8003b48 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8003b42:	7cfb      	ldrb	r3, [r7, #19]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d08d      	beq.n	8003a64 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	441a      	add	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d002      	beq.n	8003b62 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f815 	bl	8003b8c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003b68:	7cfb      	ldrb	r3, [r7, #19]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d108      	bne.n	8003b80 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	e000      	b.n	8003b82 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3720      	adds	r7, #32
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ba0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69fa      	ldr	r2, [r7, #28]
 8003ba6:	3212      	adds	r2, #18
 8003ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bac:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bb2:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003bb4:	e042      	b.n	8003c3c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d112      	bne.n	8003be4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003bbe:	f107 0308 	add.w	r3, r7, #8
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f004 fd4c 	bl	8008660 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d102      	bne.n	8003bd4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	74fb      	strb	r3, [r7, #19]
 8003bd2:	e007      	b.n	8003be4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	461a      	mov	r2, r3
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8003be4:	7cfb      	ldrb	r3, [r7, #19]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d028      	beq.n	8003c3c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d106      	bne.n	8003c00 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	4b26      	ldr	r3, [pc, #152]	@ (8003c90 <ETH_UpdateDescriptor+0x104>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	6053      	str	r3, [r2, #4]
 8003bfe:	e005      	b.n	8003c0c <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	61fb      	str	r3, [r7, #28]
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d902      	bls.n	8003c2a <ETH_UpdateDescriptor+0x9e>
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	3b04      	subs	r3, #4
 8003c28:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	69fa      	ldr	r2, [r7, #28]
 8003c2e:	3212      	adds	r2, #18
 8003c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c34:	617b      	str	r3, [r7, #20]
      desccount--;
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <ETH_UpdateDescriptor+0xbc>
 8003c42:	7cfb      	ldrb	r3, [r7, #19]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1b6      	bne.n	8003bb6 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d01a      	beq.n	8003c88 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	3303      	adds	r3, #3
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003c5c:	f3bf 8f5f 	dmb	sy
}
 8003c60:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6919      	ldr	r1, [r3, #16]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	18ca      	adds	r2, r1, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c7a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69fa      	ldr	r2, [r7, #28]
 8003c80:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003c88:	bf00      	nop
 8003c8a:	3720      	adds	r7, #32
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	80004000 	.word	0x80004000

08003c94 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3318      	adds	r3, #24
 8003ca0:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cac:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003cb2:	e047      	b.n	8003d44 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10a      	bne.n	8003ce4 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	613b      	str	r3, [r7, #16]
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	2b03      	cmp	r3, #3
 8003cd8:	d902      	bls.n	8003ce0 <HAL_ETH_ReleaseTxPacket+0x4c>
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	3b04      	subs	r3, #4
 8003cde:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003ce4:	7bbb      	ldrb	r3, [r7, #14]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d02c      	beq.n	8003d44 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68d9      	ldr	r1, [r3, #12]
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4413      	add	r3, r2
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	440b      	add	r3, r1
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	db1f      	blt.n	8003d40 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	3304      	adds	r3, #4
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f004 fd19 	bl	8008744 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	3304      	adds	r3, #4
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	3301      	adds	r3, #1
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d902      	bls.n	8003d32 <HAL_ETH_ReleaseTxPacket+0x9e>
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	3b04      	subs	r3, #4
 8003d30:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d3e:	e001      	b.n	8003d44 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_ETH_ReleaseTxPacket+0xbc>
 8003d4a:	7bfb      	ldrb	r3, [r7, #15]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1b1      	bne.n	8003cb4 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
	...

08003d5c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003d84:	4b4b      	ldr	r3, [pc, #300]	@ (8003eb4 <HAL_ETH_IRQHandler+0x158>)
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00e      	beq.n	8003db2 <HAL_ETH_IRQHandler+0x56>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d009      	beq.n	8003db2 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003da6:	461a      	mov	r2, r3
 8003da8:	4b43      	ldr	r3, [pc, #268]	@ (8003eb8 <HAL_ETH_IRQHandler+0x15c>)
 8003daa:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f003 ffcf 	bl	8007d50 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00f      	beq.n	8003ddc <HAL_ETH_IRQHandler+0x80>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003dce:	461a      	mov	r2, r3
 8003dd0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003dd4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f003 ffca 	bl	8007d70 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d042      	beq.n	8003e6c <HAL_ETH_IRQHandler+0x110>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d03d      	beq.n	8003e6c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df6:	f043 0208 	orr.w	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d01a      	beq.n	8003e40 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e12:	695a      	ldr	r2, [r3, #20]
 8003e14:	4b29      	ldr	r3, [pc, #164]	@ (8003ebc <HAL_ETH_IRQHandler+0x160>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003e30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003e34:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	22e0      	movs	r2, #224	@ 0xe0
 8003e3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003e3e:	e012      	b.n	8003e66 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e48:	695a      	ldr	r2, [r3, #20]
 8003e4a:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003e4e:	4013      	ands	r3, r2
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e5e:	461a      	mov	r2, r3
 8003e60:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003e64:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f003 ff92 	bl	8007d90 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00e      	beq.n	8003e94 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 f81a 	bl	8003ec0 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d006      	beq.n	8003eac <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003e9e:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <HAL_ETH_IRQHandler+0x158>)
 8003ea0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003ea4:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f814 	bl	8003ed4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003eac:	bf00      	nop
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40013c00 	.word	0x40013c00
 8003eb8:	00010040 	.word	0x00010040
 8003ebc:	007e2000 	.word	0x007e2000

08003ec0 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f003 031c 	and.w	r3, r3, #28
 8003f04:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	02db      	lsls	r3, r3, #11
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	019b      	lsls	r3, r3, #6
 8003f16:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f023 0302 	bic.w	r3, r3, #2
 8003f26:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	697a      	ldr	r2, [r7, #20]
 8003f36:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003f38:	f7fe fac0 	bl	80024bc <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003f3e:	e00d      	b.n	8003f5c <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003f40:	f7fe fabc 	bl	80024bc <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4e:	d301      	bcc.n	8003f54 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e010      	b.n	8003f76 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1ec      	bne.n	8003f40 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	461a      	mov	r2, r3
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b086      	sub	sp, #24
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
 8003f8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f003 031c 	and.w	r3, r3, #28
 8003f9a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	02db      	lsls	r3, r3, #11
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	019b      	lsls	r3, r3, #6
 8003fac:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f043 0302 	orr.w	r3, r3, #2
 8003fbc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fd8:	f7fe fa70 	bl	80024bc <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003fde:	e00d      	b.n	8003ffc <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003fe0:	f7fe fa6c 	bl	80024bc <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fee:	d301      	bcc.n	8003ff4 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e009      	b.n	8004008 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1ec      	bne.n	8003fe0 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e0e6      	b.n	80041f2 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0310 	and.w	r3, r3, #16
 800402e:	2b00      	cmp	r3, #0
 8004030:	bf14      	ite	ne
 8004032:	2301      	movne	r3, #1
 8004034:	2300      	moveq	r3, #0
 8004036:	b2db      	uxtb	r3, r3
 8004038:	461a      	mov	r2, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004074:	2b00      	cmp	r3, #0
 8004076:	bf14      	ite	ne
 8004078:	2301      	movne	r3, #1
 800407a:	2300      	moveq	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800408e:	2b00      	cmp	r3, #0
 8004090:	bf0c      	ite	eq
 8004092:	2301      	moveq	r3, #1
 8004094:	2300      	movne	r3, #0
 8004096:	b2db      	uxtb	r3, r3
 8004098:	461a      	mov	r2, r3
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	bf14      	ite	ne
 80040ac:	2301      	movne	r3, #1
 80040ae:	2300      	moveq	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	461a      	mov	r2, r3
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bf0c      	ite	eq
 80040e2:	2301      	moveq	r3, #1
 80040e4:	2300      	movne	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	bf0c      	ite	eq
 80040fc:	2301      	moveq	r3, #1
 80040fe:	2300      	movne	r3, #0
 8004100:	b2db      	uxtb	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004112:	2b00      	cmp	r3, #0
 8004114:	bf14      	ite	ne
 8004116:	2301      	movne	r3, #1
 8004118:	2300      	moveq	r3, #0
 800411a:	b2db      	uxtb	r3, r3
 800411c:	461a      	mov	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413a:	2b00      	cmp	r3, #0
 800413c:	bf14      	ite	ne
 800413e:	2301      	movne	r3, #1
 8004140:	2300      	moveq	r3, #0
 8004142:	b2db      	uxtb	r3, r3
 8004144:	461a      	mov	r2, r3
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf14      	ite	ne
 8004158:	2301      	movne	r3, #1
 800415a:	2300      	moveq	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	461a      	mov	r2, r3
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	bf14      	ite	ne
 8004172:	2301      	movne	r3, #1
 8004174:	2300      	moveq	r3, #0
 8004176:	b2db      	uxtb	r3, r3
 8004178:	461a      	mov	r2, r3
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800418a:	2b00      	cmp	r3, #0
 800418c:	bf0c      	ite	eq
 800418e:	2301      	moveq	r3, #1
 8004190:	2300      	movne	r3, #0
 8004192:	b2db      	uxtb	r3, r3
 8004194:	461a      	mov	r2, r3
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	0c1b      	lsrs	r3, r3, #16
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	f003 0304 	and.w	r3, r3, #4
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	bf14      	ite	ne
 80041c6:	2301      	movne	r3, #1
 80041c8:	2300      	moveq	r3, #0
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80041de:	2b00      	cmp	r3, #0
 80041e0:	bf14      	ite	ne
 80041e2:	2301      	movne	r3, #1
 80041e4:	2300      	moveq	r3, #0
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b082      	sub	sp, #8
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e00b      	b.n	800422a <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004218:	2b10      	cmp	r3, #16
 800421a:	d105      	bne.n	8004228 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800421c:	6839      	ldr	r1, [r7, #0]
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f88a 	bl	8004338 <ETH_SetMACConfig>

    return HAL_OK;
 8004224:	2300      	movs	r3, #0
 8004226:	e000      	b.n	800422a <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
  }
}
 800422a:	4618      	mov	r0, r3
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
	...

08004234 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f023 031c 	bic.w	r3, r3, #28
 800424a:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800424c:	f001 fac6 	bl	80057dc <HAL_RCC_GetHCLKFreq>
 8004250:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	4a14      	ldr	r2, [pc, #80]	@ (80042a8 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d804      	bhi.n	8004264 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f043 0308 	orr.w	r3, r3, #8
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	e019      	b.n	8004298 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4a11      	ldr	r2, [pc, #68]	@ (80042ac <HAL_ETH_SetMDIOClockRange+0x78>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d204      	bcs.n	8004276 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f043 030c 	orr.w	r3, r3, #12
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	e010      	b.n	8004298 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	4a0d      	ldr	r2, [pc, #52]	@ (80042b0 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d90c      	bls.n	8004298 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <HAL_ETH_SetMDIOClockRange+0x80>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d804      	bhi.n	8004290 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f043 0304 	orr.w	r3, r3, #4
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	e003      	b.n	8004298 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f043 0310 	orr.w	r3, r3, #16
 8004296:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	611a      	str	r2, [r3, #16]
}
 80042a0:	bf00      	nop
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	02160ebf 	.word	0x02160ebf
 80042ac:	03938700 	.word	0x03938700
 80042b0:	05f5e0ff 	.word	0x05f5e0ff
 80042b4:	08f0d17f 	.word	0x08f0d17f

080042b8 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80042f4:	2300      	movs	r3, #0
 80042f6:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6812      	ldr	r2, [r2, #0]
 8004306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800430a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800430e:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800431c:	2001      	movs	r0, #1
 800431e:	f7fe f8d9 	bl	80024d4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800432c:	6193      	str	r3, [r2, #24]
}
 800432e:	bf00      	nop
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4b53      	ldr	r3, [pc, #332]	@ (800449c <ETH_SetMACConfig+0x164>)
 800434e:	4013      	ands	r3, r2
 8004350:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	7b9b      	ldrb	r3, [r3, #14]
 8004356:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	7c12      	ldrb	r2, [r2, #16]
 800435c:	2a00      	cmp	r2, #0
 800435e:	d102      	bne.n	8004366 <ETH_SetMACConfig+0x2e>
 8004360:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004364:	e000      	b.n	8004368 <ETH_SetMACConfig+0x30>
 8004366:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004368:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	7c52      	ldrb	r2, [r2, #17]
 800436e:	2a00      	cmp	r2, #0
 8004370:	d102      	bne.n	8004378 <ETH_SetMACConfig+0x40>
 8004372:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004376:	e000      	b.n	800437a <ETH_SetMACConfig+0x42>
 8004378:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800437a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004380:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	7fdb      	ldrb	r3, [r3, #31]
 8004386:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004388:	431a      	orrs	r2, r3
                        macconf->Speed |
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800438e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	7f92      	ldrb	r2, [r2, #30]
 8004394:	2a00      	cmp	r2, #0
 8004396:	d102      	bne.n	800439e <ETH_SetMACConfig+0x66>
 8004398:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800439c:	e000      	b.n	80043a0 <ETH_SetMACConfig+0x68>
 800439e:	2200      	movs	r2, #0
                        macconf->Speed |
 80043a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	7f1b      	ldrb	r3, [r3, #28]
 80043a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80043a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80043ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	791b      	ldrb	r3, [r3, #4]
 80043b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80043b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80043be:	2a00      	cmp	r2, #0
 80043c0:	d102      	bne.n	80043c8 <ETH_SetMACConfig+0x90>
 80043c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c6:	e000      	b.n	80043ca <ETH_SetMACConfig+0x92>
 80043c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80043ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	7bdb      	ldrb	r3, [r3, #15]
 80043d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80043d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80043d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80043e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80043e2:	4313      	orrs	r3, r2
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80043fa:	2001      	movs	r0, #1
 80043fc:	f7fe f86a 	bl	80024d4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004416:	4013      	ands	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800441e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004426:	2a00      	cmp	r2, #0
 8004428:	d101      	bne.n	800442e <ETH_SetMACConfig+0xf6>
 800442a:	2280      	movs	r2, #128	@ 0x80
 800442c:	e000      	b.n	8004430 <ETH_SetMACConfig+0xf8>
 800442e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004430:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004436:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800443e:	2a01      	cmp	r2, #1
 8004440:	d101      	bne.n	8004446 <ETH_SetMACConfig+0x10e>
 8004442:	2208      	movs	r2, #8
 8004444:	e000      	b.n	8004448 <ETH_SetMACConfig+0x110>
 8004446:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004448:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004450:	2a01      	cmp	r2, #1
 8004452:	d101      	bne.n	8004458 <ETH_SetMACConfig+0x120>
 8004454:	2204      	movs	r2, #4
 8004456:	e000      	b.n	800445a <ETH_SetMACConfig+0x122>
 8004458:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800445a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8004462:	2a01      	cmp	r2, #1
 8004464:	d101      	bne.n	800446a <ETH_SetMACConfig+0x132>
 8004466:	2202      	movs	r2, #2
 8004468:	e000      	b.n	800446c <ETH_SetMACConfig+0x134>
 800446a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800446c:	4313      	orrs	r3, r2
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	4313      	orrs	r3, r2
 8004472:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004484:	2001      	movs	r0, #1
 8004486:	f7fe f825 	bl	80024d4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	619a      	str	r2, [r3, #24]
}
 8004492:	bf00      	nop
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	fd20810f 	.word	0xfd20810f

080044a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	4b3d      	ldr	r3, [pc, #244]	@ (80045b0 <ETH_SetDMAConfig+0x110>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	7b1b      	ldrb	r3, [r3, #12]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d102      	bne.n	80044cc <ETH_SetDMAConfig+0x2c>
 80044c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80044ca:	e000      	b.n	80044ce <ETH_SetDMAConfig+0x2e>
 80044cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	7b5b      	ldrb	r3, [r3, #13]
 80044d2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80044d4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	7f52      	ldrb	r2, [r2, #29]
 80044da:	2a00      	cmp	r2, #0
 80044dc:	d102      	bne.n	80044e4 <ETH_SetDMAConfig+0x44>
 80044de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80044e2:	e000      	b.n	80044e6 <ETH_SetDMAConfig+0x46>
 80044e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80044e6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	7b9b      	ldrb	r3, [r3, #14]
 80044ec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80044ee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80044f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	7f1b      	ldrb	r3, [r3, #28]
 80044fa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80044fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	7f9b      	ldrb	r3, [r3, #30]
 8004502:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004504:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800450a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004512:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004514:	4313      	orrs	r3, r2
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4313      	orrs	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004524:	461a      	mov	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004536:	2001      	movs	r0, #1
 8004538:	f7fd ffcc 	bl	80024d4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004544:	461a      	mov	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	791b      	ldrb	r3, [r3, #4]
 800454e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004554:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800455a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004560:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004568:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800456a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004570:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004572:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004578:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6812      	ldr	r2, [r2, #0]
 800457e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004582:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004586:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004594:	2001      	movs	r0, #1
 8004596:	f7fd ff9d 	bl	80024d4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045a2:	461a      	mov	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6013      	str	r3, [r2, #0]
}
 80045a8:	bf00      	nop
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	f8de3f23 	.word	0xf8de3f23

080045b4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b0a6      	sub	sp, #152	@ 0x98
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80045bc:	2301      	movs	r3, #1
 80045be:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80045c2:	2301      	movs	r3, #1
 80045c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80045c8:	2300      	movs	r3, #0
 80045ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80045cc:	2300      	movs	r3, #0
 80045ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80045d2:	2301      	movs	r3, #1
 80045d4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80045d8:	2300      	movs	r3, #0
 80045da:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80045de:	2301      	movs	r3, #1
 80045e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80045e4:	2301      	movs	r3, #1
 80045e6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80045ea:	2300      	movs	r3, #0
 80045ec:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80045f0:	2300      	movs	r3, #0
 80045f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80045f6:	2300      	movs	r3, #0
 80045f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80045fa:	2300      	movs	r3, #0
 80045fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004600:	2300      	movs	r3, #0
 8004602:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004604:	2300      	movs	r3, #0
 8004606:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800460a:	2300      	movs	r3, #0
 800460c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004610:	2300      	movs	r3, #0
 8004612:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004616:	2300      	movs	r3, #0
 8004618:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800461c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004620:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004622:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004626:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004628:	2300      	movs	r3, #0
 800462a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800462e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004632:	4619      	mov	r1, r3
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff fe7f 	bl	8004338 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800463a:	2301      	movs	r3, #1
 800463c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800463e:	2301      	movs	r3, #1
 8004640:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004648:	2301      	movs	r3, #1
 800464a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800464c:	2300      	movs	r3, #0
 800464e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004650:	2300      	movs	r3, #0
 8004652:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004656:	2300      	movs	r3, #0
 8004658:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800465c:	2300      	movs	r3, #0
 800465e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004660:	2301      	movs	r3, #1
 8004662:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004666:	2301      	movs	r3, #1
 8004668:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800466a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800466e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004670:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004674:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004676:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800467a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800467c:	2301      	movs	r3, #1
 800467e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004682:	2300      	movs	r3, #0
 8004684:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004686:	2300      	movs	r3, #0
 8004688:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800468a:	f107 0308 	add.w	r3, r7, #8
 800468e:	4619      	mov	r1, r3
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff ff05 	bl	80044a0 <ETH_SetDMAConfig>
}
 8004696:	bf00      	nop
 8004698:	3798      	adds	r7, #152	@ 0x98
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3305      	adds	r3, #5
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	3204      	adds	r2, #4
 80046b8:	7812      	ldrb	r2, [r2, #0]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	4b11      	ldr	r3, [pc, #68]	@ (8004708 <ETH_MACAddressConfig+0x68>)
 80046c2:	4413      	add	r3, r2
 80046c4:	461a      	mov	r2, r3
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3303      	adds	r3, #3
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	061a      	lsls	r2, r3, #24
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3302      	adds	r3, #2
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	041b      	lsls	r3, r3, #16
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3301      	adds	r3, #1
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	021b      	lsls	r3, r3, #8
 80046e4:	4313      	orrs	r3, r2
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	7812      	ldrb	r2, [r2, #0]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	4b06      	ldr	r3, [pc, #24]	@ (800470c <ETH_MACAddressConfig+0x6c>)
 80046f2:	4413      	add	r3, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	6013      	str	r3, [r2, #0]
}
 80046fa:	bf00      	nop
 80046fc:	371c      	adds	r7, #28
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	40028040 	.word	0x40028040
 800470c:	40028044 	.word	0x40028044

08004710 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	e03e      	b.n	800479c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68d9      	ldr	r1, [r3, #12]
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	4613      	mov	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4413      	add	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	440b      	add	r3, r1
 800472e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2200      	movs	r2, #0
 800473a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2200      	movs	r2, #0
 8004740:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2200      	movs	r2, #0
 8004746:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	3206      	adds	r2, #6
 8004750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2b02      	cmp	r3, #2
 8004764:	d80c      	bhi.n	8004780 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68d9      	ldr	r1, [r3, #12]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	4613      	mov	r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4413      	add	r3, r2
 8004774:	00db      	lsls	r3, r3, #3
 8004776:	440b      	add	r3, r1
 8004778:	461a      	mov	r2, r3
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	60da      	str	r2, [r3, #12]
 800477e:	e004      	b.n	800478a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	461a      	mov	r2, r3
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	3301      	adds	r3, #1
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b03      	cmp	r3, #3
 80047a0:	d9bd      	bls.n	800471e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	68da      	ldr	r2, [r3, #12]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047b4:	611a      	str	r2, [r3, #16]
}
 80047b6:	bf00      	nop
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b085      	sub	sp, #20
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	e048      	b.n	8004862 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6919      	ldr	r1, [r3, #16]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4613      	mov	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4413      	add	r3, r2
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	440b      	add	r3, r1
 80047e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	2200      	movs	r2, #0
 80047e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2200      	movs	r2, #0
 80047ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2200      	movs	r2, #0
 80047f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2200      	movs	r2, #0
 80047f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2200      	movs	r2, #0
 80047fe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	2200      	movs	r2, #0
 8004804:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800480c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	3212      	adds	r2, #18
 800482e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b02      	cmp	r3, #2
 8004836:	d80c      	bhi.n	8004852 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6919      	ldr	r1, [r3, #16]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	4613      	mov	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	440b      	add	r3, r1
 800484a:	461a      	mov	r2, r3
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	60da      	str	r2, [r3, #12]
 8004850:	e004      	b.n	800485c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	461a      	mov	r2, r3
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	3301      	adds	r3, #1
 8004860:	60fb      	str	r3, [r7, #12]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b03      	cmp	r3, #3
 8004866:	d9b3      	bls.n	80047d0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691a      	ldr	r2, [r3, #16]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004892:	60da      	str	r2, [r3, #12]
}
 8004894:	bf00      	nop
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b091      	sub	sp, #68	@ 0x44
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	3318      	adds	r3, #24
 80048b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80048b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80048be:	2300      	movs	r3, #0
 80048c0:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80048d2:	2300      	movs	r3, #0
 80048d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80048d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048e2:	d007      	beq.n	80048f4 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80048e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e8:	3304      	adds	r3, #4
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80048f4:	2302      	movs	r3, #2
 80048f6:	e111      	b.n	8004b1c <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80048f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048fa:	3301      	adds	r3, #1
 80048fc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80048fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	461a      	mov	r2, r3
 8004904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004906:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	4b86      	ldr	r3, [pc, #536]	@ (8004b28 <ETH_Prepare_Tx_Descriptors+0x288>)
 800490e:	4013      	ands	r3, r2
 8004910:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004912:	6852      	ldr	r2, [r2, #4]
 8004914:	431a      	orrs	r2, r3
 8004916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004918:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d008      	beq.n	8004938 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	431a      	orrs	r2, r3
 8004934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004936:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0320 	and.w	r3, r3, #32
 8004940:	2b00      	cmp	r3, #0
 8004942:	d008      	beq.n	8004956 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	431a      	orrs	r2, r3
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b00      	cmp	r3, #0
 8004960:	d005      	beq.n	800496e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800496e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800497a:	e082      	b.n	8004a82 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800497c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004986:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d006      	beq.n	800499c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	e005      	b.n	80049a8 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80049a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a6:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80049a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049aa:	3301      	adds	r3, #1
 80049ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b0:	2b03      	cmp	r3, #3
 80049b2:	d902      	bls.n	80049ba <ETH_Prepare_Tx_Descriptors+0x11a>
 80049b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b6:	3b04      	subs	r3, #4
 80049b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80049ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049c2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80049c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049d0:	d007      	beq.n	80049e2 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80049d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049d6:	3304      	adds	r3, #4
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4413      	add	r3, r2
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d029      	beq.n	8004a36 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80049e2:	6a3b      	ldr	r3, [r7, #32]
 80049e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049ee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80049f0:	2300      	movs	r3, #0
 80049f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049f4:	e019      	b.n	8004a2a <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80049f6:	f3bf 8f5f 	dmb	sy
}
 80049fa:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80049fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a06:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d902      	bls.n	8004a1a <ETH_Prepare_Tx_Descriptors+0x17a>
 8004a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a16:	3b04      	subs	r3, #4
 8004a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a22:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8004a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a26:	3301      	adds	r3, #1
 8004a28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d3e1      	bcc.n	80049f6 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8004a32:	2302      	movs	r3, #2
 8004a34:	e072      	b.n	8004b1c <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a40:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8004a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a44:	3301      	adds	r3, #1
 8004a46:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8004a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	461a      	mov	r2, r3
 8004a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a56:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	4b32      	ldr	r3, [pc, #200]	@ (8004b28 <ETH_Prepare_Tx_Descriptors+0x288>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a62:	6852      	ldr	r2, [r2, #4]
 8004a64:	431a      	orrs	r2, r3
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8004a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004a70:	f3bf 8f5f 	dmb	sy
}
 8004a74:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a80:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f47f af78 	bne.w	800497c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d006      	beq.n	8004aa0 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	e005      	b.n	8004aac <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aaa:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab6:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aba:	6a3a      	ldr	r2, [r7, #32]
 8004abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ac0:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8004ac2:	f3bf 8f5f 	dmb	sy
}
 8004ac6:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ad8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004adc:	3304      	adds	r3, #4
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ae8:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aea:	f3ef 8310 	mrs	r3, PRIMASK
 8004aee:	613b      	str	r3, [r7, #16]
  return(result);
 8004af0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	2301      	movs	r3, #1
 8004af6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f383 8810 	msr	PRIMASK, r3
}
 8004afe:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b06:	4413      	add	r3, r2
 8004b08:	1c5a      	adds	r2, r3, #1
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	f383 8810 	msr	PRIMASK, r3
}
 8004b18:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3744      	adds	r7, #68	@ 0x44
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	ffffe000 	.word	0xffffe000

08004b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b089      	sub	sp, #36	@ 0x24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b42:	2300      	movs	r3, #0
 8004b44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b46:	2300      	movs	r3, #0
 8004b48:	61fb      	str	r3, [r7, #28]
 8004b4a:	e175      	b.n	8004e38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	fa02 f303 	lsl.w	r3, r2, r3
 8004b54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	f040 8164 	bne.w	8004e32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d005      	beq.n	8004b82 <HAL_GPIO_Init+0x56>
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d130      	bne.n	8004be4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	43db      	mvns	r3, r3
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	4013      	ands	r3, r2
 8004b98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	69ba      	ldr	r2, [r7, #24]
 8004bb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bb8:	2201      	movs	r2, #1
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	f003 0201 	and.w	r2, r3, #1
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0303 	and.w	r3, r3, #3
 8004bec:	2b03      	cmp	r3, #3
 8004bee:	d017      	beq.n	8004c20 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	2203      	movs	r2, #3
 8004bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004c00:	43db      	mvns	r3, r3
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	4013      	ands	r3, r2
 8004c06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f003 0303 	and.w	r3, r3, #3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d123      	bne.n	8004c74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	08da      	lsrs	r2, r3, #3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3208      	adds	r2, #8
 8004c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	220f      	movs	r2, #15
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	f003 0307 	and.w	r3, r3, #7
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	08da      	lsrs	r2, r3, #3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	3208      	adds	r2, #8
 8004c6e:	69b9      	ldr	r1, [r7, #24]
 8004c70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	2203      	movs	r2, #3
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	43db      	mvns	r3, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 0203 	and.w	r2, r3, #3
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f000 80be 	beq.w	8004e32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cb6:	4b66      	ldr	r3, [pc, #408]	@ (8004e50 <HAL_GPIO_Init+0x324>)
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cba:	4a65      	ldr	r2, [pc, #404]	@ (8004e50 <HAL_GPIO_Init+0x324>)
 8004cbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cc2:	4b63      	ldr	r3, [pc, #396]	@ (8004e50 <HAL_GPIO_Init+0x324>)
 8004cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004cce:	4a61      	ldr	r2, [pc, #388]	@ (8004e54 <HAL_GPIO_Init+0x328>)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	089b      	lsrs	r3, r3, #2
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	220f      	movs	r2, #15
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	43db      	mvns	r3, r3
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a58      	ldr	r2, [pc, #352]	@ (8004e58 <HAL_GPIO_Init+0x32c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d037      	beq.n	8004d6a <HAL_GPIO_Init+0x23e>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a57      	ldr	r2, [pc, #348]	@ (8004e5c <HAL_GPIO_Init+0x330>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d031      	beq.n	8004d66 <HAL_GPIO_Init+0x23a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a56      	ldr	r2, [pc, #344]	@ (8004e60 <HAL_GPIO_Init+0x334>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d02b      	beq.n	8004d62 <HAL_GPIO_Init+0x236>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a55      	ldr	r2, [pc, #340]	@ (8004e64 <HAL_GPIO_Init+0x338>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d025      	beq.n	8004d5e <HAL_GPIO_Init+0x232>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a54      	ldr	r2, [pc, #336]	@ (8004e68 <HAL_GPIO_Init+0x33c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d01f      	beq.n	8004d5a <HAL_GPIO_Init+0x22e>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a53      	ldr	r2, [pc, #332]	@ (8004e6c <HAL_GPIO_Init+0x340>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d019      	beq.n	8004d56 <HAL_GPIO_Init+0x22a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a52      	ldr	r2, [pc, #328]	@ (8004e70 <HAL_GPIO_Init+0x344>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <HAL_GPIO_Init+0x226>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a51      	ldr	r2, [pc, #324]	@ (8004e74 <HAL_GPIO_Init+0x348>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00d      	beq.n	8004d4e <HAL_GPIO_Init+0x222>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a50      	ldr	r2, [pc, #320]	@ (8004e78 <HAL_GPIO_Init+0x34c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d007      	beq.n	8004d4a <HAL_GPIO_Init+0x21e>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a4f      	ldr	r2, [pc, #316]	@ (8004e7c <HAL_GPIO_Init+0x350>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d101      	bne.n	8004d46 <HAL_GPIO_Init+0x21a>
 8004d42:	2309      	movs	r3, #9
 8004d44:	e012      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d46:	230a      	movs	r3, #10
 8004d48:	e010      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d4a:	2308      	movs	r3, #8
 8004d4c:	e00e      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d4e:	2307      	movs	r3, #7
 8004d50:	e00c      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d52:	2306      	movs	r3, #6
 8004d54:	e00a      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d56:	2305      	movs	r3, #5
 8004d58:	e008      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d5a:	2304      	movs	r3, #4
 8004d5c:	e006      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e004      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d62:	2302      	movs	r3, #2
 8004d64:	e002      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d66:	2301      	movs	r3, #1
 8004d68:	e000      	b.n	8004d6c <HAL_GPIO_Init+0x240>
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	69fa      	ldr	r2, [r7, #28]
 8004d6e:	f002 0203 	and.w	r2, r2, #3
 8004d72:	0092      	lsls	r2, r2, #2
 8004d74:	4093      	lsls	r3, r2
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d7c:	4935      	ldr	r1, [pc, #212]	@ (8004e54 <HAL_GPIO_Init+0x328>)
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	089b      	lsrs	r3, r3, #2
 8004d82:	3302      	adds	r3, #2
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	43db      	mvns	r3, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	4013      	ands	r3, r2
 8004d98:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d003      	beq.n	8004dae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dae:	4a34      	ldr	r2, [pc, #208]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004db4:	4b32      	ldr	r3, [pc, #200]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	43db      	mvns	r3, r3
 8004dbe:	69ba      	ldr	r2, [r7, #24]
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d003      	beq.n	8004dd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dd8:	4a29      	ldr	r2, [pc, #164]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dde:	4b28      	ldr	r3, [pc, #160]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	43db      	mvns	r3, r3
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	4013      	ands	r3, r2
 8004dec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d003      	beq.n	8004e02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e02:	4a1f      	ldr	r2, [pc, #124]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e08:	4b1d      	ldr	r3, [pc, #116]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	43db      	mvns	r3, r3
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	4013      	ands	r3, r2
 8004e16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e2c:	4a14      	ldr	r2, [pc, #80]	@ (8004e80 <HAL_GPIO_Init+0x354>)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	3301      	adds	r3, #1
 8004e36:	61fb      	str	r3, [r7, #28]
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	2b0f      	cmp	r3, #15
 8004e3c:	f67f ae86 	bls.w	8004b4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e40:	bf00      	nop
 8004e42:	bf00      	nop
 8004e44:	3724      	adds	r7, #36	@ 0x24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	40023800 	.word	0x40023800
 8004e54:	40013800 	.word	0x40013800
 8004e58:	40020000 	.word	0x40020000
 8004e5c:	40020400 	.word	0x40020400
 8004e60:	40020800 	.word	0x40020800
 8004e64:	40020c00 	.word	0x40020c00
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	40021400 	.word	0x40021400
 8004e70:	40021800 	.word	0x40021800
 8004e74:	40021c00 	.word	0x40021c00
 8004e78:	40022000 	.word	0x40022000
 8004e7c:	40022400 	.word	0x40022400
 8004e80:	40013c00 	.word	0x40013c00

08004e84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	887b      	ldrh	r3, [r7, #2]
 8004e96:	4013      	ands	r3, r2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	73fb      	strb	r3, [r7, #15]
 8004ea0:	e001      	b.n	8004ea6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	807b      	strh	r3, [r7, #2]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ec4:	787b      	ldrb	r3, [r7, #1]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004eca:	887a      	ldrh	r2, [r7, #2]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004ed0:	e003      	b.n	8004eda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004ed2:	887b      	ldrh	r3, [r7, #2]
 8004ed4:	041a      	lsls	r2, r3, #16
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	619a      	str	r2, [r3, #24]
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	b085      	sub	sp, #20
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
 8004eee:	460b      	mov	r3, r1
 8004ef0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ef8:	887a      	ldrh	r2, [r7, #2]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4013      	ands	r3, r2
 8004efe:	041a      	lsls	r2, r3, #16
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	43d9      	mvns	r1, r3
 8004f04:	887b      	ldrh	r3, [r7, #2]
 8004f06:	400b      	ands	r3, r1
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	619a      	str	r2, [r3, #24]
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
	...

08004f1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004f24:	2300      	movs	r3, #0
 8004f26:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e29b      	b.n	800546a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f000 8087 	beq.w	800504e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f40:	4b96      	ldr	r3, [pc, #600]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 030c 	and.w	r3, r3, #12
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d00c      	beq.n	8004f66 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f4c:	4b93      	ldr	r3, [pc, #588]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 030c 	and.w	r3, r3, #12
 8004f54:	2b08      	cmp	r3, #8
 8004f56:	d112      	bne.n	8004f7e <HAL_RCC_OscConfig+0x62>
 8004f58:	4b90      	ldr	r3, [pc, #576]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f64:	d10b      	bne.n	8004f7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f66:	4b8d      	ldr	r3, [pc, #564]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d06c      	beq.n	800504c <HAL_RCC_OscConfig+0x130>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d168      	bne.n	800504c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e275      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f86:	d106      	bne.n	8004f96 <HAL_RCC_OscConfig+0x7a>
 8004f88:	4b84      	ldr	r3, [pc, #528]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a83      	ldr	r2, [pc, #524]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004f8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f92:	6013      	str	r3, [r2, #0]
 8004f94:	e02e      	b.n	8004ff4 <HAL_RCC_OscConfig+0xd8>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x9c>
 8004f9e:	4b7f      	ldr	r3, [pc, #508]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a7e      	ldr	r2, [pc, #504]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	4b7c      	ldr	r3, [pc, #496]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a7b      	ldr	r2, [pc, #492]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	e01d      	b.n	8004ff4 <HAL_RCC_OscConfig+0xd8>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fc0:	d10c      	bne.n	8004fdc <HAL_RCC_OscConfig+0xc0>
 8004fc2:	4b76      	ldr	r3, [pc, #472]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a75      	ldr	r2, [pc, #468]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fcc:	6013      	str	r3, [r2, #0]
 8004fce:	4b73      	ldr	r3, [pc, #460]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a72      	ldr	r2, [pc, #456]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	e00b      	b.n	8004ff4 <HAL_RCC_OscConfig+0xd8>
 8004fdc:	4b6f      	ldr	r3, [pc, #444]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a6e      	ldr	r2, [pc, #440]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fe2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fe6:	6013      	str	r3, [r2, #0]
 8004fe8:	4b6c      	ldr	r3, [pc, #432]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a6b      	ldr	r2, [pc, #428]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8004fee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d013      	beq.n	8005024 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ffc:	f7fd fa5e 	bl	80024bc <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005004:	f7fd fa5a 	bl	80024bc <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b64      	cmp	r3, #100	@ 0x64
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e229      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005016:	4b61      	ldr	r3, [pc, #388]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0f0      	beq.n	8005004 <HAL_RCC_OscConfig+0xe8>
 8005022:	e014      	b.n	800504e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005024:	f7fd fa4a 	bl	80024bc <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800502a:	e008      	b.n	800503e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800502c:	f7fd fa46 	bl	80024bc <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b64      	cmp	r3, #100	@ 0x64
 8005038:	d901      	bls.n	800503e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e215      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800503e:	4b57      	ldr	r3, [pc, #348]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d1f0      	bne.n	800502c <HAL_RCC_OscConfig+0x110>
 800504a:	e000      	b.n	800504e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800504c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d069      	beq.n	800512e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800505a:	4b50      	ldr	r3, [pc, #320]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00b      	beq.n	800507e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005066:	4b4d      	ldr	r3, [pc, #308]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 030c 	and.w	r3, r3, #12
 800506e:	2b08      	cmp	r3, #8
 8005070:	d11c      	bne.n	80050ac <HAL_RCC_OscConfig+0x190>
 8005072:	4b4a      	ldr	r3, [pc, #296]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d116      	bne.n	80050ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800507e:	4b47      	ldr	r3, [pc, #284]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d005      	beq.n	8005096 <HAL_RCC_OscConfig+0x17a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d001      	beq.n	8005096 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e1e9      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005096:	4b41      	ldr	r3, [pc, #260]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	00db      	lsls	r3, r3, #3
 80050a4:	493d      	ldr	r1, [pc, #244]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050aa:	e040      	b.n	800512e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d023      	beq.n	80050fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050b4:	4b39      	ldr	r3, [pc, #228]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a38      	ldr	r2, [pc, #224]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050ba:	f043 0301 	orr.w	r3, r3, #1
 80050be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c0:	f7fd f9fc 	bl	80024bc <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050c8:	f7fd f9f8 	bl	80024bc <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e1c7      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050da:	4b30      	ldr	r3, [pc, #192]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d0f0      	beq.n	80050c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e6:	4b2d      	ldr	r3, [pc, #180]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4929      	ldr	r1, [pc, #164]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	600b      	str	r3, [r1, #0]
 80050fa:	e018      	b.n	800512e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050fc:	4b27      	ldr	r3, [pc, #156]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a26      	ldr	r2, [pc, #152]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005102:	f023 0301 	bic.w	r3, r3, #1
 8005106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005108:	f7fd f9d8 	bl	80024bc <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510e:	e008      	b.n	8005122 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005110:	f7fd f9d4 	bl	80024bc <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b02      	cmp	r3, #2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e1a3      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005122:	4b1e      	ldr	r3, [pc, #120]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1f0      	bne.n	8005110 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b00      	cmp	r3, #0
 8005138:	d038      	beq.n	80051ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d019      	beq.n	8005176 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005142:	4b16      	ldr	r3, [pc, #88]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005146:	4a15      	ldr	r2, [pc, #84]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005148:	f043 0301 	orr.w	r3, r3, #1
 800514c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514e:	f7fd f9b5 	bl	80024bc <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005156:	f7fd f9b1 	bl	80024bc <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e180      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005168:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 800516a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0f0      	beq.n	8005156 <HAL_RCC_OscConfig+0x23a>
 8005174:	e01a      	b.n	80051ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005176:	4b09      	ldr	r3, [pc, #36]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 8005178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517a:	4a08      	ldr	r2, [pc, #32]	@ (800519c <HAL_RCC_OscConfig+0x280>)
 800517c:	f023 0301 	bic.w	r3, r3, #1
 8005180:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005182:	f7fd f99b 	bl	80024bc <HAL_GetTick>
 8005186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005188:	e00a      	b.n	80051a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800518a:	f7fd f997 	bl	80024bc <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	2b02      	cmp	r3, #2
 8005196:	d903      	bls.n	80051a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e166      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
 800519c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a0:	4b92      	ldr	r3, [pc, #584]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80051a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1ee      	bne.n	800518a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80a4 	beq.w	8005302 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ba:	4b8c      	ldr	r3, [pc, #560]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10d      	bne.n	80051e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80051c6:	4b89      	ldr	r3, [pc, #548]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80051c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ca:	4a88      	ldr	r2, [pc, #544]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80051cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80051d2:	4b86      	ldr	r3, [pc, #536]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051da:	60bb      	str	r3, [r7, #8]
 80051dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051de:	2301      	movs	r3, #1
 80051e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051e2:	4b83      	ldr	r3, [pc, #524]	@ (80053f0 <HAL_RCC_OscConfig+0x4d4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d118      	bne.n	8005220 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80051ee:	4b80      	ldr	r3, [pc, #512]	@ (80053f0 <HAL_RCC_OscConfig+0x4d4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a7f      	ldr	r2, [pc, #508]	@ (80053f0 <HAL_RCC_OscConfig+0x4d4>)
 80051f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051fa:	f7fd f95f 	bl	80024bc <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005200:	e008      	b.n	8005214 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005202:	f7fd f95b 	bl	80024bc <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b64      	cmp	r3, #100	@ 0x64
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e12a      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005214:	4b76      	ldr	r3, [pc, #472]	@ (80053f0 <HAL_RCC_OscConfig+0x4d4>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0f0      	beq.n	8005202 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d106      	bne.n	8005236 <HAL_RCC_OscConfig+0x31a>
 8005228:	4b70      	ldr	r3, [pc, #448]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800522a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800522c:	4a6f      	ldr	r2, [pc, #444]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800522e:	f043 0301 	orr.w	r3, r3, #1
 8005232:	6713      	str	r3, [r2, #112]	@ 0x70
 8005234:	e02d      	b.n	8005292 <HAL_RCC_OscConfig+0x376>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10c      	bne.n	8005258 <HAL_RCC_OscConfig+0x33c>
 800523e:	4b6b      	ldr	r3, [pc, #428]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005242:	4a6a      	ldr	r2, [pc, #424]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005244:	f023 0301 	bic.w	r3, r3, #1
 8005248:	6713      	str	r3, [r2, #112]	@ 0x70
 800524a:	4b68      	ldr	r3, [pc, #416]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800524c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800524e:	4a67      	ldr	r2, [pc, #412]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005250:	f023 0304 	bic.w	r3, r3, #4
 8005254:	6713      	str	r3, [r2, #112]	@ 0x70
 8005256:	e01c      	b.n	8005292 <HAL_RCC_OscConfig+0x376>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	2b05      	cmp	r3, #5
 800525e:	d10c      	bne.n	800527a <HAL_RCC_OscConfig+0x35e>
 8005260:	4b62      	ldr	r3, [pc, #392]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005264:	4a61      	ldr	r2, [pc, #388]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005266:	f043 0304 	orr.w	r3, r3, #4
 800526a:	6713      	str	r3, [r2, #112]	@ 0x70
 800526c:	4b5f      	ldr	r3, [pc, #380]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800526e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005270:	4a5e      	ldr	r2, [pc, #376]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	6713      	str	r3, [r2, #112]	@ 0x70
 8005278:	e00b      	b.n	8005292 <HAL_RCC_OscConfig+0x376>
 800527a:	4b5c      	ldr	r3, [pc, #368]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800527c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800527e:	4a5b      	ldr	r2, [pc, #364]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005280:	f023 0301 	bic.w	r3, r3, #1
 8005284:	6713      	str	r3, [r2, #112]	@ 0x70
 8005286:	4b59      	ldr	r3, [pc, #356]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528a:	4a58      	ldr	r2, [pc, #352]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800528c:	f023 0304 	bic.w	r3, r3, #4
 8005290:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d015      	beq.n	80052c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800529a:	f7fd f90f 	bl	80024bc <HAL_GetTick>
 800529e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a0:	e00a      	b.n	80052b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a2:	f7fd f90b 	bl	80024bc <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e0d8      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b8:	4b4c      	ldr	r3, [pc, #304]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80052ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0ee      	beq.n	80052a2 <HAL_RCC_OscConfig+0x386>
 80052c4:	e014      	b.n	80052f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052c6:	f7fd f8f9 	bl	80024bc <HAL_GetTick>
 80052ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052cc:	e00a      	b.n	80052e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ce:	f7fd f8f5 	bl	80024bc <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052dc:	4293      	cmp	r3, r2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e0c2      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052e4:	4b41      	ldr	r3, [pc, #260]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80052e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1ee      	bne.n	80052ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d105      	bne.n	8005302 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052f6:	4b3d      	ldr	r3, [pc, #244]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	4a3c      	ldr	r2, [pc, #240]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80052fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005300:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80ae 	beq.w	8005468 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800530c:	4b37      	ldr	r3, [pc, #220]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f003 030c 	and.w	r3, r3, #12
 8005314:	2b08      	cmp	r3, #8
 8005316:	d06d      	beq.n	80053f4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d14b      	bne.n	80053b8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005320:	4b32      	ldr	r3, [pc, #200]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a31      	ldr	r2, [pc, #196]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005326:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800532a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fd f8c6 	bl	80024bc <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005334:	f7fd f8c2 	bl	80024bc <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e091      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005346:	4b29      	ldr	r3, [pc, #164]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1f0      	bne.n	8005334 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69da      	ldr	r2, [r3, #28]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	431a      	orrs	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	019b      	lsls	r3, r3, #6
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005368:	085b      	lsrs	r3, r3, #1
 800536a:	3b01      	subs	r3, #1
 800536c:	041b      	lsls	r3, r3, #16
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005374:	061b      	lsls	r3, r3, #24
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537c:	071b      	lsls	r3, r3, #28
 800537e:	491b      	ldr	r1, [pc, #108]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005380:	4313      	orrs	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005384:	4b19      	ldr	r3, [pc, #100]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a18      	ldr	r2, [pc, #96]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 800538a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800538e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005390:	f7fd f894 	bl	80024bc <HAL_GetTick>
 8005394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005398:	f7fd f890 	bl	80024bc <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e05f      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053aa:	4b10      	ldr	r3, [pc, #64]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0f0      	beq.n	8005398 <HAL_RCC_OscConfig+0x47c>
 80053b6:	e057      	b.n	8005468 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a0b      	ldr	r2, [pc, #44]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80053be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c4:	f7fd f87a 	bl	80024bc <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ca:	e008      	b.n	80053de <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053cc:	f7fd f876 	bl	80024bc <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e045      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053de:	4b03      	ldr	r3, [pc, #12]	@ (80053ec <HAL_RCC_OscConfig+0x4d0>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f0      	bne.n	80053cc <HAL_RCC_OscConfig+0x4b0>
 80053ea:	e03d      	b.n	8005468 <HAL_RCC_OscConfig+0x54c>
 80053ec:	40023800 	.word	0x40023800
 80053f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80053f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005474 <HAL_RCC_OscConfig+0x558>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d030      	beq.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d129      	bne.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800541a:	429a      	cmp	r2, r3
 800541c:	d122      	bne.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005424:	4013      	ands	r3, r2
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800542a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800542c:	4293      	cmp	r3, r2
 800542e:	d119      	bne.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543a:	085b      	lsrs	r3, r3, #1
 800543c:	3b01      	subs	r3, #1
 800543e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005440:	429a      	cmp	r2, r3
 8005442:	d10f      	bne.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005450:	429a      	cmp	r2, r3
 8005452:	d107      	bne.n	8005464 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005460:	429a      	cmp	r2, r3
 8005462:	d001      	beq.n	8005468 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e000      	b.n	800546a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	40023800 	.word	0x40023800

08005478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005482:	2300      	movs	r3, #0
 8005484:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e0d0      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005490:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 030f 	and.w	r3, r3, #15
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	429a      	cmp	r2, r3
 800549c:	d910      	bls.n	80054c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800549e:	4b67      	ldr	r3, [pc, #412]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f023 020f 	bic.w	r2, r3, #15
 80054a6:	4965      	ldr	r1, [pc, #404]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ae:	4b63      	ldr	r3, [pc, #396]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d001      	beq.n	80054c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e0b8      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d020      	beq.n	800550e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0304 	and.w	r3, r3, #4
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054d8:	4b59      	ldr	r3, [pc, #356]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	4a58      	ldr	r2, [pc, #352]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80054de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d005      	beq.n	80054fc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054f0:	4b53      	ldr	r3, [pc, #332]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	4a52      	ldr	r2, [pc, #328]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80054f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054fc:	4b50      	ldr	r3, [pc, #320]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	494d      	ldr	r1, [pc, #308]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 800550a:	4313      	orrs	r3, r2
 800550c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d040      	beq.n	800559c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d107      	bne.n	8005532 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005522:	4b47      	ldr	r3, [pc, #284]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d115      	bne.n	800555a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e07f      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d107      	bne.n	800554a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800553a:	4b41      	ldr	r3, [pc, #260]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d109      	bne.n	800555a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e073      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800554a:	4b3d      	ldr	r3, [pc, #244]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e06b      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800555a:	4b39      	ldr	r3, [pc, #228]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f023 0203 	bic.w	r2, r3, #3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	4936      	ldr	r1, [pc, #216]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 8005568:	4313      	orrs	r3, r2
 800556a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800556c:	f7fc ffa6 	bl	80024bc <HAL_GetTick>
 8005570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005572:	e00a      	b.n	800558a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005574:	f7fc ffa2 	bl	80024bc <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005582:	4293      	cmp	r3, r2
 8005584:	d901      	bls.n	800558a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e053      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800558a:	4b2d      	ldr	r3, [pc, #180]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 020c 	and.w	r2, r3, #12
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	429a      	cmp	r2, r3
 800559a:	d1eb      	bne.n	8005574 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800559c:	4b27      	ldr	r3, [pc, #156]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 030f 	and.w	r3, r3, #15
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d210      	bcs.n	80055cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055aa:	4b24      	ldr	r3, [pc, #144]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f023 020f 	bic.w	r2, r3, #15
 80055b2:	4922      	ldr	r1, [pc, #136]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ba:	4b20      	ldr	r3, [pc, #128]	@ (800563c <HAL_RCC_ClockConfig+0x1c4>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 030f 	and.w	r3, r3, #15
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d001      	beq.n	80055cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e032      	b.n	8005632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d008      	beq.n	80055ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055d8:	4b19      	ldr	r3, [pc, #100]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	4916      	ldr	r1, [pc, #88]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d009      	beq.n	800560a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80055f6:	4b12      	ldr	r3, [pc, #72]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	490e      	ldr	r1, [pc, #56]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 8005606:	4313      	orrs	r3, r2
 8005608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800560a:	f000 f821 	bl	8005650 <HAL_RCC_GetSysClockFreq>
 800560e:	4602      	mov	r2, r0
 8005610:	4b0b      	ldr	r3, [pc, #44]	@ (8005640 <HAL_RCC_ClockConfig+0x1c8>)
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	091b      	lsrs	r3, r3, #4
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	490a      	ldr	r1, [pc, #40]	@ (8005644 <HAL_RCC_ClockConfig+0x1cc>)
 800561c:	5ccb      	ldrb	r3, [r1, r3]
 800561e:	fa22 f303 	lsr.w	r3, r2, r3
 8005622:	4a09      	ldr	r2, [pc, #36]	@ (8005648 <HAL_RCC_ClockConfig+0x1d0>)
 8005624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005626:	4b09      	ldr	r3, [pc, #36]	@ (800564c <HAL_RCC_ClockConfig+0x1d4>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f7fc fc6e 	bl	8001f0c <HAL_InitTick>

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	40023c00 	.word	0x40023c00
 8005640:	40023800 	.word	0x40023800
 8005644:	0801f60c 	.word	0x0801f60c
 8005648:	20000000 	.word	0x20000000
 800564c:	20000004 	.word	0x20000004

08005650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005654:	b090      	sub	sp, #64	@ 0x40
 8005656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005658:	2300      	movs	r3, #0
 800565a:	637b      	str	r3, [r7, #52]	@ 0x34
 800565c:	2300      	movs	r3, #0
 800565e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005660:	2300      	movs	r3, #0
 8005662:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8005664:	2300      	movs	r3, #0
 8005666:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005668:	4b59      	ldr	r3, [pc, #356]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f003 030c 	and.w	r3, r3, #12
 8005670:	2b08      	cmp	r3, #8
 8005672:	d00d      	beq.n	8005690 <HAL_RCC_GetSysClockFreq+0x40>
 8005674:	2b08      	cmp	r3, #8
 8005676:	f200 80a1 	bhi.w	80057bc <HAL_RCC_GetSysClockFreq+0x16c>
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <HAL_RCC_GetSysClockFreq+0x34>
 800567e:	2b04      	cmp	r3, #4
 8005680:	d003      	beq.n	800568a <HAL_RCC_GetSysClockFreq+0x3a>
 8005682:	e09b      	b.n	80057bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005684:	4b53      	ldr	r3, [pc, #332]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005686:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005688:	e09b      	b.n	80057c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800568a:	4b53      	ldr	r3, [pc, #332]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800568c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800568e:	e098      	b.n	80057c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005690:	4b4f      	ldr	r3, [pc, #316]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005698:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800569a:	4b4d      	ldr	r3, [pc, #308]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d028      	beq.n	80056f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056a6:	4b4a      	ldr	r3, [pc, #296]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	099b      	lsrs	r3, r3, #6
 80056ac:	2200      	movs	r2, #0
 80056ae:	623b      	str	r3, [r7, #32]
 80056b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80056b8:	2100      	movs	r1, #0
 80056ba:	4b47      	ldr	r3, [pc, #284]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80056bc:	fb03 f201 	mul.w	r2, r3, r1
 80056c0:	2300      	movs	r3, #0
 80056c2:	fb00 f303 	mul.w	r3, r0, r3
 80056c6:	4413      	add	r3, r2
 80056c8:	4a43      	ldr	r2, [pc, #268]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80056ca:	fba0 1202 	umull	r1, r2, r0, r2
 80056ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056d0:	460a      	mov	r2, r1
 80056d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80056d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056d6:	4413      	add	r3, r2
 80056d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056dc:	2200      	movs	r2, #0
 80056de:	61bb      	str	r3, [r7, #24]
 80056e0:	61fa      	str	r2, [r7, #28]
 80056e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80056ea:	f7fa ffbd 	bl	8000668 <__aeabi_uldivmod>
 80056ee:	4602      	mov	r2, r0
 80056f0:	460b      	mov	r3, r1
 80056f2:	4613      	mov	r3, r2
 80056f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056f6:	e053      	b.n	80057a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056f8:	4b35      	ldr	r3, [pc, #212]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	099b      	lsrs	r3, r3, #6
 80056fe:	2200      	movs	r2, #0
 8005700:	613b      	str	r3, [r7, #16]
 8005702:	617a      	str	r2, [r7, #20]
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800570a:	f04f 0b00 	mov.w	fp, #0
 800570e:	4652      	mov	r2, sl
 8005710:	465b      	mov	r3, fp
 8005712:	f04f 0000 	mov.w	r0, #0
 8005716:	f04f 0100 	mov.w	r1, #0
 800571a:	0159      	lsls	r1, r3, #5
 800571c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005720:	0150      	lsls	r0, r2, #5
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	ebb2 080a 	subs.w	r8, r2, sl
 800572a:	eb63 090b 	sbc.w	r9, r3, fp
 800572e:	f04f 0200 	mov.w	r2, #0
 8005732:	f04f 0300 	mov.w	r3, #0
 8005736:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800573a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800573e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005742:	ebb2 0408 	subs.w	r4, r2, r8
 8005746:	eb63 0509 	sbc.w	r5, r3, r9
 800574a:	f04f 0200 	mov.w	r2, #0
 800574e:	f04f 0300 	mov.w	r3, #0
 8005752:	00eb      	lsls	r3, r5, #3
 8005754:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005758:	00e2      	lsls	r2, r4, #3
 800575a:	4614      	mov	r4, r2
 800575c:	461d      	mov	r5, r3
 800575e:	eb14 030a 	adds.w	r3, r4, sl
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	eb45 030b 	adc.w	r3, r5, fp
 8005768:	607b      	str	r3, [r7, #4]
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005776:	4629      	mov	r1, r5
 8005778:	028b      	lsls	r3, r1, #10
 800577a:	4621      	mov	r1, r4
 800577c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005780:	4621      	mov	r1, r4
 8005782:	028a      	lsls	r2, r1, #10
 8005784:	4610      	mov	r0, r2
 8005786:	4619      	mov	r1, r3
 8005788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578a:	2200      	movs	r2, #0
 800578c:	60bb      	str	r3, [r7, #8]
 800578e:	60fa      	str	r2, [r7, #12]
 8005790:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005794:	f7fa ff68 	bl	8000668 <__aeabi_uldivmod>
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	4613      	mov	r3, r2
 800579e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80057a0:	4b0b      	ldr	r3, [pc, #44]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	0c1b      	lsrs	r3, r3, #16
 80057a6:	f003 0303 	and.w	r3, r3, #3
 80057aa:	3301      	adds	r3, #1
 80057ac:	005b      	lsls	r3, r3, #1
 80057ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80057b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057ba:	e002      	b.n	80057c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057bc:	4b05      	ldr	r3, [pc, #20]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80057be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3740      	adds	r7, #64	@ 0x40
 80057c8:	46bd      	mov	sp, r7
 80057ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ce:	bf00      	nop
 80057d0:	40023800 	.word	0x40023800
 80057d4:	00f42400 	.word	0x00f42400
 80057d8:	017d7840 	.word	0x017d7840

080057dc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057e0:	4b03      	ldr	r3, [pc, #12]	@ (80057f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80057e2:	681b      	ldr	r3, [r3, #0]
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	20000000 	.word	0x20000000

080057f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057f8:	f7ff fff0 	bl	80057dc <HAL_RCC_GetHCLKFreq>
 80057fc:	4602      	mov	r2, r0
 80057fe:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	0a9b      	lsrs	r3, r3, #10
 8005804:	f003 0307 	and.w	r3, r3, #7
 8005808:	4903      	ldr	r1, [pc, #12]	@ (8005818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800580a:	5ccb      	ldrb	r3, [r1, r3]
 800580c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005810:	4618      	mov	r0, r3
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40023800 	.word	0x40023800
 8005818:	0801f61c 	.word	0x0801f61c

0800581c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005820:	f7ff ffdc 	bl	80057dc <HAL_RCC_GetHCLKFreq>
 8005824:	4602      	mov	r2, r0
 8005826:	4b05      	ldr	r3, [pc, #20]	@ (800583c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	0b5b      	lsrs	r3, r3, #13
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	4903      	ldr	r1, [pc, #12]	@ (8005840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005832:	5ccb      	ldrb	r3, [r1, r3]
 8005834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005838:	4618      	mov	r0, r3
 800583a:	bd80      	pop	{r7, pc}
 800583c:	40023800 	.word	0x40023800
 8005840:	0801f61c 	.word	0x0801f61c

08005844 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	220f      	movs	r2, #15
 8005852:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005854:	4b12      	ldr	r3, [pc, #72]	@ (80058a0 <HAL_RCC_GetClockConfig+0x5c>)
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 0203 	and.w	r2, r3, #3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005860:	4b0f      	ldr	r3, [pc, #60]	@ (80058a0 <HAL_RCC_GetClockConfig+0x5c>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800586c:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <HAL_RCC_GetClockConfig+0x5c>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005878:	4b09      	ldr	r3, [pc, #36]	@ (80058a0 <HAL_RCC_GetClockConfig+0x5c>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	08db      	lsrs	r3, r3, #3
 800587e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005886:	4b07      	ldr	r3, [pc, #28]	@ (80058a4 <HAL_RCC_GetClockConfig+0x60>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 020f 	and.w	r2, r3, #15
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	601a      	str	r2, [r3, #0]
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	40023800 	.word	0x40023800
 80058a4:	40023c00 	.word	0x40023c00

080058a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b088      	sub	sp, #32
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80058b0:	2300      	movs	r3, #0
 80058b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d012      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80058d0:	4b69      	ldr	r3, [pc, #420]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	4a68      	ldr	r2, [pc, #416]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80058da:	6093      	str	r3, [r2, #8]
 80058dc:	4b66      	ldr	r3, [pc, #408]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058e4:	4964      	ldr	r1, [pc, #400]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80058f2:	2301      	movs	r3, #1
 80058f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d017      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005902:	4b5d      	ldr	r3, [pc, #372]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005904:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005908:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005910:	4959      	ldr	r1, [pc, #356]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005912:	4313      	orrs	r3, r2
 8005914:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005920:	d101      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005922:	2301      	movs	r3, #1
 8005924:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800592e:	2301      	movs	r3, #1
 8005930:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d017      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800593e:	4b4e      	ldr	r3, [pc, #312]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005944:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	494a      	ldr	r1, [pc, #296]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005958:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800595c:	d101      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800595e:	2301      	movs	r3, #1
 8005960:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800596a:	2301      	movs	r3, #1
 800596c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800597a:	2301      	movs	r3, #1
 800597c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0320 	and.w	r3, r3, #32
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 808b 	beq.w	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800598c:	4b3a      	ldr	r3, [pc, #232]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005990:	4a39      	ldr	r2, [pc, #228]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005996:	6413      	str	r3, [r2, #64]	@ 0x40
 8005998:	4b37      	ldr	r3, [pc, #220]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800599a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059a0:	60bb      	str	r3, [r7, #8]
 80059a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059a4:	4b35      	ldr	r3, [pc, #212]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a34      	ldr	r2, [pc, #208]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b0:	f7fc fd84 	bl	80024bc <HAL_GetTick>
 80059b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80059b6:	e008      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b8:	f7fc fd80 	bl	80024bc <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b64      	cmp	r3, #100	@ 0x64
 80059c4:	d901      	bls.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e38f      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80059ca:	4b2c      	ldr	r3, [pc, #176]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0f0      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059d6:	4b28      	ldr	r3, [pc, #160]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d035      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d02e      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059f4:	4b20      	ldr	r3, [pc, #128]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a02:	4a1d      	ldr	r2, [pc, #116]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a08:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a14:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a16:	4a18      	ldr	r2, [pc, #96]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a1c:	4b16      	ldr	r3, [pc, #88]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d114      	bne.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a28:	f7fc fd48 	bl	80024bc <HAL_GetTick>
 8005a2c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a30:	f7fc fd44 	bl	80024bc <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e351      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a46:	4b0c      	ldr	r3, [pc, #48]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0ee      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a5e:	d111      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005a60:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a6c:	4b04      	ldr	r3, [pc, #16]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005a6e:	400b      	ands	r3, r1
 8005a70:	4901      	ldr	r1, [pc, #4]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	608b      	str	r3, [r1, #8]
 8005a76:	e00b      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005a78:	40023800 	.word	0x40023800
 8005a7c:	40007000 	.word	0x40007000
 8005a80:	0ffffcff 	.word	0x0ffffcff
 8005a84:	4bac      	ldr	r3, [pc, #688]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	4aab      	ldr	r2, [pc, #684]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a8a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005a8e:	6093      	str	r3, [r2, #8]
 8005a90:	4ba9      	ldr	r3, [pc, #676]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a92:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a9c:	49a6      	ldr	r1, [pc, #664]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d010      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005aae:	4ba2      	ldr	r3, [pc, #648]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ab4:	4aa0      	ldr	r2, [pc, #640]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ab6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005aba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005abe:	4b9e      	ldr	r3, [pc, #632]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ac0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac8:	499b      	ldr	r1, [pc, #620]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00a      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005adc:	4b96      	ldr	r3, [pc, #600]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aea:	4993      	ldr	r1, [pc, #588]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005afe:	4b8e      	ldr	r3, [pc, #568]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b04:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b0c:	498a      	ldr	r1, [pc, #552]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00a      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b20:	4b85      	ldr	r3, [pc, #532]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b2e:	4982      	ldr	r1, [pc, #520]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b42:	4b7d      	ldr	r3, [pc, #500]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b48:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b50:	4979      	ldr	r1, [pc, #484]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00a      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b64:	4b74      	ldr	r3, [pc, #464]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6a:	f023 0203 	bic.w	r2, r3, #3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b72:	4971      	ldr	r1, [pc, #452]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00a      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b86:	4b6c      	ldr	r3, [pc, #432]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8c:	f023 020c 	bic.w	r2, r3, #12
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b94:	4968      	ldr	r1, [pc, #416]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00a      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005ba8:	4b63      	ldr	r3, [pc, #396]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bb6:	4960      	ldr	r1, [pc, #384]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bca:	4b5b      	ldr	r3, [pc, #364]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bd0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd8:	4957      	ldr	r1, [pc, #348]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00a      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bec:	4b52      	ldr	r3, [pc, #328]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfa:	494f      	ldr	r1, [pc, #316]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00a      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c14:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c1c:	4946      	ldr	r1, [pc, #280]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00a      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005c30:	4b41      	ldr	r3, [pc, #260]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c36:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3e:	493e      	ldr	r1, [pc, #248]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00a      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005c52:	4b39      	ldr	r3, [pc, #228]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c58:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c60:	4935      	ldr	r1, [pc, #212]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00a      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c74:	4b30      	ldr	r3, [pc, #192]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c7a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c82:	492d      	ldr	r1, [pc, #180]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c84:	4313      	orrs	r3, r2
 8005c86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d011      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005c96:	4b28      	ldr	r3, [pc, #160]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ca4:	4924      	ldr	r1, [pc, #144]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cb4:	d101      	bne.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0308 	and.w	r3, r3, #8
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005cd6:	4b18      	ldr	r3, [pc, #96]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cdc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce4:	4914      	ldr	r1, [pc, #80]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00b      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cfe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d08:	490b      	ldr	r1, [pc, #44]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00f      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d22:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d2c:	4902      	ldr	r1, [pc, #8]	@ (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d34:	e002      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005d36:	bf00      	nop
 8005d38:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00b      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d48:	4b8a      	ldr	r3, [pc, #552]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d4e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d58:	4986      	ldr	r1, [pc, #536]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00b      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005d6c:	4b81      	ldr	r3, [pc, #516]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d72:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d7c:	497d      	ldr	r1, [pc, #500]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d006      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 80d6 	beq.w	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d98:	4b76      	ldr	r3, [pc, #472]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a75      	ldr	r2, [pc, #468]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005da2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da4:	f7fc fb8a 	bl	80024bc <HAL_GetTick>
 8005da8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005daa:	e008      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005dac:	f7fc fb86 	bl	80024bc <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	2b64      	cmp	r3, #100	@ 0x64
 8005db8:	d901      	bls.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e195      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005dbe:	4b6d      	ldr	r3, [pc, #436]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1f0      	bne.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d021      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d11d      	bne.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005dde:	4b65      	ldr	r3, [pc, #404]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005de0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005de4:	0c1b      	lsrs	r3, r3, #16
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005dec:	4b61      	ldr	r3, [pc, #388]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005df2:	0e1b      	lsrs	r3, r3, #24
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	019a      	lsls	r2, r3, #6
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	041b      	lsls	r3, r3, #16
 8005e04:	431a      	orrs	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	061b      	lsls	r3, r3, #24
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	071b      	lsls	r3, r3, #28
 8005e12:	4958      	ldr	r1, [pc, #352]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d004      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e2e:	d00a      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d02e      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e44:	d129      	bne.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e46:	4b4b      	ldr	r3, [pc, #300]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e4c:	0c1b      	lsrs	r3, r3, #16
 8005e4e:	f003 0303 	and.w	r3, r3, #3
 8005e52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e54:	4b47      	ldr	r3, [pc, #284]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e5a:	0f1b      	lsrs	r3, r3, #28
 8005e5c:	f003 0307 	and.w	r3, r3, #7
 8005e60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	019a      	lsls	r2, r3, #6
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	041b      	lsls	r3, r3, #16
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	061b      	lsls	r3, r3, #24
 8005e74:	431a      	orrs	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	071b      	lsls	r3, r3, #28
 8005e7a:	493e      	ldr	r1, [pc, #248]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e82:	4b3c      	ldr	r3, [pc, #240]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e88:	f023 021f 	bic.w	r2, r3, #31
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	3b01      	subs	r3, #1
 8005e92:	4938      	ldr	r1, [pc, #224]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d01d      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ea6:	4b33      	ldr	r3, [pc, #204]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005eac:	0e1b      	lsrs	r3, r3, #24
 8005eae:	f003 030f 	and.w	r3, r3, #15
 8005eb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005eba:	0f1b      	lsrs	r3, r3, #28
 8005ebc:	f003 0307 	and.w	r3, r3, #7
 8005ec0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	019a      	lsls	r2, r3, #6
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	041b      	lsls	r3, r3, #16
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	061b      	lsls	r3, r3, #24
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	071b      	lsls	r3, r3, #28
 8005eda:	4926      	ldr	r1, [pc, #152]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d011      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	019a      	lsls	r2, r3, #6
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	691b      	ldr	r3, [r3, #16]
 8005ef8:	041b      	lsls	r3, r3, #16
 8005efa:	431a      	orrs	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	061b      	lsls	r3, r3, #24
 8005f02:	431a      	orrs	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	071b      	lsls	r3, r3, #28
 8005f0a:	491a      	ldr	r1, [pc, #104]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f12:	4b18      	ldr	r3, [pc, #96]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a17      	ldr	r2, [pc, #92]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f1e:	f7fc facd 	bl	80024bc <HAL_GetTick>
 8005f22:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f24:	e008      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f26:	f7fc fac9 	bl	80024bc <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	2b64      	cmp	r3, #100	@ 0x64
 8005f32:	d901      	bls.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e0d8      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f38:	4b0e      	ldr	r3, [pc, #56]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0f0      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	f040 80ce 	bne.w	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f4c:	4b09      	ldr	r3, [pc, #36]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a08      	ldr	r2, [pc, #32]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f58:	f7fc fab0 	bl	80024bc <HAL_GetTick>
 8005f5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f5e:	e00b      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f60:	f7fc faac 	bl	80024bc <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b64      	cmp	r3, #100	@ 0x64
 8005f6c:	d904      	bls.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e0bb      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005f72:	bf00      	nop
 8005f74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f78:	4b5e      	ldr	r3, [pc, #376]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f84:	d0ec      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d009      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d02e      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d12a      	bne.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005fae:	4b51      	ldr	r3, [pc, #324]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb4:	0c1b      	lsrs	r3, r3, #16
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc2:	0f1b      	lsrs	r3, r3, #28
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	019a      	lsls	r2, r3, #6
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	041b      	lsls	r3, r3, #16
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	061b      	lsls	r3, r3, #24
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	071b      	lsls	r3, r3, #28
 8005fe2:	4944      	ldr	r1, [pc, #272]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005fea:	4b42      	ldr	r3, [pc, #264]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ff0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	021b      	lsls	r3, r3, #8
 8005ffc:	493d      	ldr	r1, [pc, #244]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d022      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006018:	d11d      	bne.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800601a:	4b36      	ldr	r3, [pc, #216]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800601c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006020:	0e1b      	lsrs	r3, r3, #24
 8006022:	f003 030f 	and.w	r3, r3, #15
 8006026:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006028:	4b32      	ldr	r3, [pc, #200]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602e:	0f1b      	lsrs	r3, r3, #28
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	019a      	lsls	r2, r3, #6
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	041b      	lsls	r3, r3, #16
 8006042:	431a      	orrs	r2, r3
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	061b      	lsls	r3, r3, #24
 8006048:	431a      	orrs	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	071b      	lsls	r3, r3, #28
 800604e:	4929      	ldr	r1, [pc, #164]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006050:	4313      	orrs	r3, r2
 8006052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0308 	and.w	r3, r3, #8
 800605e:	2b00      	cmp	r3, #0
 8006060:	d028      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006062:	4b24      	ldr	r3, [pc, #144]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006068:	0e1b      	lsrs	r3, r3, #24
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006070:	4b20      	ldr	r3, [pc, #128]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006076:	0c1b      	lsrs	r3, r3, #16
 8006078:	f003 0303 	and.w	r3, r3, #3
 800607c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	019a      	lsls	r2, r3, #6
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	041b      	lsls	r3, r3, #16
 8006088:	431a      	orrs	r2, r3
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	061b      	lsls	r3, r3, #24
 800608e:	431a      	orrs	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	071b      	lsls	r3, r3, #28
 8006096:	4917      	ldr	r1, [pc, #92]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006098:	4313      	orrs	r3, r2
 800609a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800609e:	4b15      	ldr	r3, [pc, #84]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ac:	4911      	ldr	r1, [pc, #68]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060b4:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a0e      	ldr	r2, [pc, #56]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060c0:	f7fc f9fc 	bl	80024bc <HAL_GetTick>
 80060c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060c6:	e008      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80060c8:	f7fc f9f8 	bl	80024bc <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b64      	cmp	r3, #100	@ 0x64
 80060d4:	d901      	bls.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e007      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060da:	4b06      	ldr	r3, [pc, #24]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060e6:	d1ef      	bne.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3720      	adds	r7, #32
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40023800 	.word	0x40023800

080060f8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d101      	bne.n	800610a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e071      	b.n	80061ee <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	7f5b      	ldrb	r3, [r3, #29]
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d105      	bne.n	8006120 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7fb fe4a 	bl	8001db4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	f003 0310 	and.w	r3, r3, #16
 8006130:	2b10      	cmp	r3, #16
 8006132:	d053      	beq.n	80061dc <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	22ca      	movs	r2, #202	@ 0xca
 800613a:	625a      	str	r2, [r3, #36]	@ 0x24
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2253      	movs	r2, #83	@ 0x53
 8006142:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f99d 	bl	8006484 <RTC_EnterInitMode>
 800614a:	4603      	mov	r3, r0
 800614c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d12a      	bne.n	80061aa <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6899      	ldr	r1, [r3, #8]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	4b26      	ldr	r3, [pc, #152]	@ (80061f8 <HAL_RTC_Init+0x100>)
 8006160:	400b      	ands	r3, r1
 8006162:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6899      	ldr	r1, [r3, #8]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	431a      	orrs	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	431a      	orrs	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	68d2      	ldr	r2, [r2, #12]
 800618a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6919      	ldr	r1, [r3, #16]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	041a      	lsls	r2, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	430a      	orrs	r2, r1
 800619e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f9a6 	bl	80064f2 <RTC_ExitInitMode>
 80061a6:	4603      	mov	r3, r0
 80061a8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d110      	bne.n	80061d2 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 0208 	bic.w	r2, r2, #8
 80061be:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	22ff      	movs	r2, #255	@ 0xff
 80061d8:	625a      	str	r2, [r3, #36]	@ 0x24
 80061da:	e001      	b.n	80061e0 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80061dc:	2300      	movs	r3, #0
 80061de:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d102      	bne.n	80061ec <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	ff8fffbf 	.word	0xff8fffbf

080061fc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80061fc:	b590      	push	{r4, r7, lr}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006208:	2300      	movs	r3, #0
 800620a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	7f1b      	ldrb	r3, [r3, #28]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_RTC_SetTime+0x1c>
 8006214:	2302      	movs	r3, #2
 8006216:	e085      	b.n	8006324 <HAL_RTC_SetTime+0x128>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2202      	movs	r2, #2
 8006222:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d126      	bne.n	8006278 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006234:	2b00      	cmp	r3, #0
 8006236:	d102      	bne.n	800623e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2200      	movs	r2, #0
 800623c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f000 f97a 	bl	800653c <RTC_ByteToBcd2>
 8006248:	4603      	mov	r3, r0
 800624a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	785b      	ldrb	r3, [r3, #1]
 8006250:	4618      	mov	r0, r3
 8006252:	f000 f973 	bl	800653c <RTC_ByteToBcd2>
 8006256:	4603      	mov	r3, r0
 8006258:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800625a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	789b      	ldrb	r3, [r3, #2]
 8006260:	4618      	mov	r0, r3
 8006262:	f000 f96b 	bl	800653c <RTC_ByteToBcd2>
 8006266:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006268:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	78db      	ldrb	r3, [r3, #3]
 8006270:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006272:	4313      	orrs	r3, r2
 8006274:	617b      	str	r3, [r7, #20]
 8006276:	e018      	b.n	80062aa <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006282:	2b00      	cmp	r3, #0
 8006284:	d102      	bne.n	800628c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2200      	movs	r2, #0
 800628a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006298:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800629e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	78db      	ldrb	r3, [r3, #3]
 80062a4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062a6:	4313      	orrs	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	22ca      	movs	r2, #202	@ 0xca
 80062b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2253      	movs	r2, #83	@ 0x53
 80062b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f000 f8e2 	bl	8006484 <RTC_EnterInitMode>
 80062c0:	4603      	mov	r3, r0
 80062c2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80062c4:	7cfb      	ldrb	r3, [r7, #19]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d11e      	bne.n	8006308 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	6979      	ldr	r1, [r7, #20]
 80062d0:	4b16      	ldr	r3, [pc, #88]	@ (800632c <HAL_RTC_SetTime+0x130>)
 80062d2:	400b      	ands	r3, r1
 80062d4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80062e4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6899      	ldr	r1, [r3, #8]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	68da      	ldr	r2, [r3, #12]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	431a      	orrs	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 f8f7 	bl	80064f2 <RTC_ExitInitMode>
 8006304:	4603      	mov	r3, r0
 8006306:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006308:	7cfb      	ldrb	r3, [r7, #19]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d102      	bne.n	8006314 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2201      	movs	r2, #1
 8006312:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	22ff      	movs	r2, #255	@ 0xff
 800631a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	771a      	strb	r2, [r3, #28]

  return status;
 8006322:	7cfb      	ldrb	r3, [r7, #19]
}
 8006324:	4618      	mov	r0, r3
 8006326:	371c      	adds	r7, #28
 8006328:	46bd      	mov	sp, r7
 800632a:	bd90      	pop	{r4, r7, pc}
 800632c:	007f7f7f 	.word	0x007f7f7f

08006330 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006330:	b590      	push	{r4, r7, lr}
 8006332:	b087      	sub	sp, #28
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	7f1b      	ldrb	r3, [r3, #28]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_RTC_SetDate+0x1c>
 8006348:	2302      	movs	r3, #2
 800634a:	e06f      	b.n	800642c <HAL_RTC_SetDate+0xfc>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2201      	movs	r2, #1
 8006350:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2202      	movs	r2, #2
 8006356:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d10e      	bne.n	800637c <HAL_RTC_SetDate+0x4c>
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	785b      	ldrb	r3, [r3, #1]
 8006362:	f003 0310 	and.w	r3, r3, #16
 8006366:	2b00      	cmp	r3, #0
 8006368:	d008      	beq.n	800637c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	785b      	ldrb	r3, [r3, #1]
 800636e:	f023 0310 	bic.w	r3, r3, #16
 8006372:	b2db      	uxtb	r3, r3
 8006374:	330a      	adds	r3, #10
 8006376:	b2da      	uxtb	r2, r3
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d11c      	bne.n	80063bc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	78db      	ldrb	r3, [r3, #3]
 8006386:	4618      	mov	r0, r3
 8006388:	f000 f8d8 	bl	800653c <RTC_ByteToBcd2>
 800638c:	4603      	mov	r3, r0
 800638e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	785b      	ldrb	r3, [r3, #1]
 8006394:	4618      	mov	r0, r3
 8006396:	f000 f8d1 	bl	800653c <RTC_ByteToBcd2>
 800639a:	4603      	mov	r3, r0
 800639c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800639e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	789b      	ldrb	r3, [r3, #2]
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 f8c9 	bl	800653c <RTC_ByteToBcd2>
 80063aa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063ac:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063b6:	4313      	orrs	r3, r2
 80063b8:	617b      	str	r3, [r7, #20]
 80063ba:	e00e      	b.n	80063da <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	78db      	ldrb	r3, [r3, #3]
 80063c0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	785b      	ldrb	r3, [r3, #1]
 80063c6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80063c8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80063ca:	68ba      	ldr	r2, [r7, #8]
 80063cc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80063ce:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	22ca      	movs	r2, #202	@ 0xca
 80063e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2253      	movs	r2, #83	@ 0x53
 80063e8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 f84a 	bl	8006484 <RTC_EnterInitMode>
 80063f0:	4603      	mov	r3, r0
 80063f2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80063f4:	7cfb      	ldrb	r3, [r7, #19]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10a      	bne.n	8006410 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	6979      	ldr	r1, [r7, #20]
 8006400:	4b0c      	ldr	r3, [pc, #48]	@ (8006434 <HAL_RTC_SetDate+0x104>)
 8006402:	400b      	ands	r3, r1
 8006404:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 f873 	bl	80064f2 <RTC_ExitInitMode>
 800640c:	4603      	mov	r3, r0
 800640e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006410:	7cfb      	ldrb	r3, [r7, #19]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d102      	bne.n	800641c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2201      	movs	r2, #1
 800641a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	22ff      	movs	r2, #255	@ 0xff
 8006422:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	771a      	strb	r2, [r3, #28]

  return status;
 800642a:	7cfb      	ldrb	r3, [r7, #19]
}
 800642c:	4618      	mov	r0, r3
 800642e:	371c      	adds	r7, #28
 8006430:	46bd      	mov	sp, r7
 8006432:	bd90      	pop	{r4, r7, pc}
 8006434:	00ffff3f 	.word	0x00ffff3f

08006438 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a0d      	ldr	r2, [pc, #52]	@ (8006480 <HAL_RTC_WaitForSynchro+0x48>)
 800644a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800644c:	f7fc f836 	bl	80024bc <HAL_GetTick>
 8006450:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006452:	e009      	b.n	8006468 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006454:	f7fc f832 	bl	80024bc <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006462:	d901      	bls.n	8006468 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e007      	b.n	8006478 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f003 0320 	and.w	r3, r3, #32
 8006472:	2b00      	cmp	r3, #0
 8006474:	d0ee      	beq.n	8006454 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	0001ff5f 	.word	0x0001ff5f

08006484 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006490:	2300      	movs	r3, #0
 8006492:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d122      	bne.n	80064e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68da      	ldr	r2, [r3, #12]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80064b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064b2:	f7fc f803 	bl	80024bc <HAL_GetTick>
 80064b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80064b8:	e00c      	b.n	80064d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80064ba:	f7fb ffff 	bl	80024bc <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064c8:	d904      	bls.n	80064d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2204      	movs	r2, #4
 80064ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d102      	bne.n	80064e8 <RTC_EnterInitMode+0x64>
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d1e8      	bne.n	80064ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80064e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b084      	sub	sp, #16
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064fa:	2300      	movs	r3, #0
 80064fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68da      	ldr	r2, [r3, #12]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800650c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f003 0320 	and.w	r3, r3, #32
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10a      	bne.n	8006532 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f7ff ff8b 	bl	8006438 <HAL_RTC_WaitForSynchro>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d004      	beq.n	8006532 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2204      	movs	r2, #4
 800652c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006532:	7bfb      	ldrb	r3, [r7, #15]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	4603      	mov	r3, r0
 8006544:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006546:	2300      	movs	r3, #0
 8006548:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800654a:	e005      	b.n	8006558 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	3301      	adds	r3, #1
 8006550:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006552:	79fb      	ldrb	r3, [r7, #7]
 8006554:	3b0a      	subs	r3, #10
 8006556:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006558:	79fb      	ldrb	r3, [r7, #7]
 800655a:	2b09      	cmp	r3, #9
 800655c:	d8f6      	bhi.n	800654c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	b2da      	uxtb	r2, r3
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	4313      	orrs	r3, r2
 800656a:	b2db      	uxtb	r3, r3
}
 800656c:	4618      	mov	r0, r3
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e049      	b.n	800661e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fb fc36 	bl	8001e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f000 fb18 	bl	8006bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3708      	adds	r7, #8
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
	...

08006628 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b01      	cmp	r3, #1
 800663a:	d001      	beq.n	8006640 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e04c      	b.n	80066da <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a26      	ldr	r2, [pc, #152]	@ (80066e8 <HAL_TIM_Base_Start+0xc0>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d022      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800665a:	d01d      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a22      	ldr	r2, [pc, #136]	@ (80066ec <HAL_TIM_Base_Start+0xc4>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d018      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a21      	ldr	r2, [pc, #132]	@ (80066f0 <HAL_TIM_Base_Start+0xc8>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d013      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a1f      	ldr	r2, [pc, #124]	@ (80066f4 <HAL_TIM_Base_Start+0xcc>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d00e      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a1e      	ldr	r2, [pc, #120]	@ (80066f8 <HAL_TIM_Base_Start+0xd0>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d009      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a1c      	ldr	r2, [pc, #112]	@ (80066fc <HAL_TIM_Base_Start+0xd4>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d004      	beq.n	8006698 <HAL_TIM_Base_Start+0x70>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a1b      	ldr	r2, [pc, #108]	@ (8006700 <HAL_TIM_Base_Start+0xd8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d115      	bne.n	80066c4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	4b19      	ldr	r3, [pc, #100]	@ (8006704 <HAL_TIM_Base_Start+0xdc>)
 80066a0:	4013      	ands	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2b06      	cmp	r3, #6
 80066a8:	d015      	beq.n	80066d6 <HAL_TIM_Base_Start+0xae>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b0:	d011      	beq.n	80066d6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f042 0201 	orr.w	r2, r2, #1
 80066c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c2:	e008      	b.n	80066d6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0201 	orr.w	r2, r2, #1
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	e000      	b.n	80066d8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	40010000 	.word	0x40010000
 80066ec:	40000400 	.word	0x40000400
 80066f0:	40000800 	.word	0x40000800
 80066f4:	40000c00 	.word	0x40000c00
 80066f8:	40010400 	.word	0x40010400
 80066fc:	40014000 	.word	0x40014000
 8006700:	40001800 	.word	0x40001800
 8006704:	00010007 	.word	0x00010007

08006708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b01      	cmp	r3, #1
 800671a:	d001      	beq.n	8006720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e054      	b.n	80067ca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0201 	orr.w	r2, r2, #1
 8006736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a26      	ldr	r2, [pc, #152]	@ (80067d8 <HAL_TIM_Base_Start_IT+0xd0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d022      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800674a:	d01d      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a22      	ldr	r2, [pc, #136]	@ (80067dc <HAL_TIM_Base_Start_IT+0xd4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d018      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a21      	ldr	r2, [pc, #132]	@ (80067e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d013      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a1f      	ldr	r2, [pc, #124]	@ (80067e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d00e      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a1e      	ldr	r2, [pc, #120]	@ (80067e8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d009      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1c      	ldr	r2, [pc, #112]	@ (80067ec <HAL_TIM_Base_Start_IT+0xe4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d004      	beq.n	8006788 <HAL_TIM_Base_Start_IT+0x80>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1b      	ldr	r2, [pc, #108]	@ (80067f0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d115      	bne.n	80067b4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	689a      	ldr	r2, [r3, #8]
 800678e:	4b19      	ldr	r3, [pc, #100]	@ (80067f4 <HAL_TIM_Base_Start_IT+0xec>)
 8006790:	4013      	ands	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2b06      	cmp	r3, #6
 8006798:	d015      	beq.n	80067c6 <HAL_TIM_Base_Start_IT+0xbe>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067a0:	d011      	beq.n	80067c6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f042 0201 	orr.w	r2, r2, #1
 80067b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b2:	e008      	b.n	80067c6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f042 0201 	orr.w	r2, r2, #1
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	e000      	b.n	80067c8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	40010000 	.word	0x40010000
 80067dc:	40000400 	.word	0x40000400
 80067e0:	40000800 	.word	0x40000800
 80067e4:	40000c00 	.word	0x40000c00
 80067e8:	40010400 	.word	0x40010400
 80067ec:	40014000 	.word	0x40014000
 80067f0:	40001800 	.word	0x40001800
 80067f4:	00010007 	.word	0x00010007

080067f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b00      	cmp	r3, #0
 8006818:	d020      	beq.n	800685c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 0302 	and.w	r3, r3, #2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01b      	beq.n	800685c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0202 	mvn.w	r2, #2
 800682c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2201      	movs	r2, #1
 8006832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	f003 0303 	and.w	r3, r3, #3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f9b4 	bl	8006bb0 <HAL_TIM_IC_CaptureCallback>
 8006848:	e005      	b.n	8006856 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f9a6 	bl	8006b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f9b7 	bl	8006bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f003 0304 	and.w	r3, r3, #4
 8006862:	2b00      	cmp	r3, #0
 8006864:	d020      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b00      	cmp	r3, #0
 800686e:	d01b      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f06f 0204 	mvn.w	r2, #4
 8006878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2202      	movs	r2, #2
 800687e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f98e 	bl	8006bb0 <HAL_TIM_IC_CaptureCallback>
 8006894:	e005      	b.n	80068a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f980 	bl	8006b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f991 	bl	8006bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f003 0308 	and.w	r3, r3, #8
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d020      	beq.n	80068f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f06f 0208 	mvn.w	r2, #8
 80068c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2204      	movs	r2, #4
 80068ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	f003 0303 	and.w	r3, r3, #3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f968 	bl	8006bb0 <HAL_TIM_IC_CaptureCallback>
 80068e0:	e005      	b.n	80068ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f95a 	bl	8006b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f96b 	bl	8006bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d020      	beq.n	8006940 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0310 	and.w	r3, r3, #16
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01b      	beq.n	8006940 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0210 	mvn.w	r2, #16
 8006910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2208      	movs	r2, #8
 8006916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f942 	bl	8006bb0 <HAL_TIM_IC_CaptureCallback>
 800692c:	e005      	b.n	800693a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f934 	bl	8006b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f945 	bl	8006bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00c      	beq.n	8006964 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d007      	beq.n	8006964 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f06f 0201 	mvn.w	r2, #1
 800695c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f7fb f974 	bl	8001c4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800696a:	2b00      	cmp	r3, #0
 800696c:	d104      	bne.n	8006978 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00c      	beq.n	8006992 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800697e:	2b00      	cmp	r3, #0
 8006980:	d007      	beq.n	8006992 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800698a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb05 	bl	8006f9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00c      	beq.n	80069b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d007      	beq.n	80069b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80069ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fafd 	bl	8006fb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00c      	beq.n	80069da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d007      	beq.n	80069da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f8ff 	bl	8006bd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f003 0320 	and.w	r3, r3, #32
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00c      	beq.n	80069fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f003 0320 	and.w	r3, r3, #32
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d007      	beq.n	80069fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f06f 0220 	mvn.w	r2, #32
 80069f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fac5 	bl	8006f88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069fe:	bf00      	nop
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d101      	bne.n	8006a24 <HAL_TIM_ConfigClockSource+0x1c>
 8006a20:	2302      	movs	r3, #2
 8006a22:	e0b4      	b.n	8006b8e <HAL_TIM_ConfigClockSource+0x186>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2202      	movs	r2, #2
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	4b56      	ldr	r3, [pc, #344]	@ (8006b98 <HAL_TIM_ConfigClockSource+0x190>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a5c:	d03e      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0xd4>
 8006a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a62:	f200 8087 	bhi.w	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a6a:	f000 8086 	beq.w	8006b7a <HAL_TIM_ConfigClockSource+0x172>
 8006a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a72:	d87f      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a74:	2b70      	cmp	r3, #112	@ 0x70
 8006a76:	d01a      	beq.n	8006aae <HAL_TIM_ConfigClockSource+0xa6>
 8006a78:	2b70      	cmp	r3, #112	@ 0x70
 8006a7a:	d87b      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a7c:	2b60      	cmp	r3, #96	@ 0x60
 8006a7e:	d050      	beq.n	8006b22 <HAL_TIM_ConfigClockSource+0x11a>
 8006a80:	2b60      	cmp	r3, #96	@ 0x60
 8006a82:	d877      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a84:	2b50      	cmp	r3, #80	@ 0x50
 8006a86:	d03c      	beq.n	8006b02 <HAL_TIM_ConfigClockSource+0xfa>
 8006a88:	2b50      	cmp	r3, #80	@ 0x50
 8006a8a:	d873      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a8c:	2b40      	cmp	r3, #64	@ 0x40
 8006a8e:	d058      	beq.n	8006b42 <HAL_TIM_ConfigClockSource+0x13a>
 8006a90:	2b40      	cmp	r3, #64	@ 0x40
 8006a92:	d86f      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a94:	2b30      	cmp	r3, #48	@ 0x30
 8006a96:	d064      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x15a>
 8006a98:	2b30      	cmp	r3, #48	@ 0x30
 8006a9a:	d86b      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006a9c:	2b20      	cmp	r3, #32
 8006a9e:	d060      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x15a>
 8006aa0:	2b20      	cmp	r3, #32
 8006aa2:	d867      	bhi.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d05c      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x15a>
 8006aa8:	2b10      	cmp	r3, #16
 8006aaa:	d05a      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x15a>
 8006aac:	e062      	b.n	8006b74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006abe:	f000 f9b5 	bl	8006e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ad0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68ba      	ldr	r2, [r7, #8]
 8006ad8:	609a      	str	r2, [r3, #8]
      break;
 8006ada:	e04f      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006aec:	f000 f99e 	bl	8006e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006afe:	609a      	str	r2, [r3, #8]
      break;
 8006b00:	e03c      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b0e:	461a      	mov	r2, r3
 8006b10:	f000 f912 	bl	8006d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2150      	movs	r1, #80	@ 0x50
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f000 f96b 	bl	8006df6 <TIM_ITRx_SetConfig>
      break;
 8006b20:	e02c      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b2e:	461a      	mov	r2, r3
 8006b30:	f000 f931 	bl	8006d96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2160      	movs	r1, #96	@ 0x60
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f000 f95b 	bl	8006df6 <TIM_ITRx_SetConfig>
      break;
 8006b40:	e01c      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b4e:	461a      	mov	r2, r3
 8006b50:	f000 f8f2 	bl	8006d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2140      	movs	r1, #64	@ 0x40
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 f94b 	bl	8006df6 <TIM_ITRx_SetConfig>
      break;
 8006b60:	e00c      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	f000 f942 	bl	8006df6 <TIM_ITRx_SetConfig>
      break;
 8006b72:	e003      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	73fb      	strb	r3, [r7, #15]
      break;
 8006b78:	e000      	b.n	8006b7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	fffeff88 	.word	0xfffeff88

08006b9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a43      	ldr	r2, [pc, #268]	@ (8006d0c <TIM_Base_SetConfig+0x120>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d013      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c0a:	d00f      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a40      	ldr	r2, [pc, #256]	@ (8006d10 <TIM_Base_SetConfig+0x124>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d00b      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a3f      	ldr	r2, [pc, #252]	@ (8006d14 <TIM_Base_SetConfig+0x128>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d007      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a3e      	ldr	r2, [pc, #248]	@ (8006d18 <TIM_Base_SetConfig+0x12c>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a3d      	ldr	r2, [pc, #244]	@ (8006d1c <TIM_Base_SetConfig+0x130>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d108      	bne.n	8006c3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a32      	ldr	r2, [pc, #200]	@ (8006d0c <TIM_Base_SetConfig+0x120>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d02b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c4c:	d027      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a2f      	ldr	r2, [pc, #188]	@ (8006d10 <TIM_Base_SetConfig+0x124>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d023      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a2e      	ldr	r2, [pc, #184]	@ (8006d14 <TIM_Base_SetConfig+0x128>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d01f      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a2d      	ldr	r2, [pc, #180]	@ (8006d18 <TIM_Base_SetConfig+0x12c>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d01b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a2c      	ldr	r2, [pc, #176]	@ (8006d1c <TIM_Base_SetConfig+0x130>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d017      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a2b      	ldr	r2, [pc, #172]	@ (8006d20 <TIM_Base_SetConfig+0x134>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d013      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a2a      	ldr	r2, [pc, #168]	@ (8006d24 <TIM_Base_SetConfig+0x138>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00f      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a29      	ldr	r2, [pc, #164]	@ (8006d28 <TIM_Base_SetConfig+0x13c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a28      	ldr	r2, [pc, #160]	@ (8006d2c <TIM_Base_SetConfig+0x140>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d007      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a27      	ldr	r2, [pc, #156]	@ (8006d30 <TIM_Base_SetConfig+0x144>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a26      	ldr	r2, [pc, #152]	@ (8006d34 <TIM_Base_SetConfig+0x148>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d108      	bne.n	8006cb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	689a      	ldr	r2, [r3, #8]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a0e      	ldr	r2, [pc, #56]	@ (8006d0c <TIM_Base_SetConfig+0x120>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d003      	beq.n	8006cde <TIM_Base_SetConfig+0xf2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a10      	ldr	r2, [pc, #64]	@ (8006d1c <TIM_Base_SetConfig+0x130>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d103      	bne.n	8006ce6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	691a      	ldr	r2, [r3, #16]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f043 0204 	orr.w	r2, r3, #4
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	601a      	str	r2, [r3, #0]
}
 8006cfe:	bf00      	nop
 8006d00:	3714      	adds	r7, #20
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	40010000 	.word	0x40010000
 8006d10:	40000400 	.word	0x40000400
 8006d14:	40000800 	.word	0x40000800
 8006d18:	40000c00 	.word	0x40000c00
 8006d1c:	40010400 	.word	0x40010400
 8006d20:	40014000 	.word	0x40014000
 8006d24:	40014400 	.word	0x40014400
 8006d28:	40014800 	.word	0x40014800
 8006d2c:	40001800 	.word	0x40001800
 8006d30:	40001c00 	.word	0x40001c00
 8006d34:	40002000 	.word	0x40002000

08006d38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	f023 0201 	bic.w	r2, r3, #1
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f023 030a 	bic.w	r3, r3, #10
 8006d74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	621a      	str	r2, [r3, #32]
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b087      	sub	sp, #28
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	60f8      	str	r0, [r7, #12]
 8006d9e:	60b9      	str	r1, [r7, #8]
 8006da0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	f023 0210 	bic.w	r2, r3, #16
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006dc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	031b      	lsls	r3, r3, #12
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dd2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	011b      	lsls	r3, r3, #4
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	621a      	str	r2, [r3, #32]
}
 8006dea:	bf00      	nop
 8006dec:	371c      	adds	r7, #28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b085      	sub	sp, #20
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	f043 0307 	orr.w	r3, r3, #7
 8006e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	609a      	str	r2, [r3, #8]
}
 8006e20:	bf00      	nop
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
 8006e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	021a      	lsls	r2, r3, #8
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	609a      	str	r2, [r3, #8]
}
 8006e60:	bf00      	nop
 8006e62:	371c      	adds	r7, #28
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e06d      	b.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2202      	movs	r2, #2
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a30      	ldr	r2, [pc, #192]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d004      	beq.n	8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a2f      	ldr	r2, [pc, #188]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d108      	bne.n	8006eca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ebe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a20      	ldr	r2, [pc, #128]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d022      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef6:	d01d      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a1d      	ldr	r2, [pc, #116]	@ (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d018      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a1c      	ldr	r2, [pc, #112]	@ (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d013      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a1a      	ldr	r2, [pc, #104]	@ (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d00e      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a15      	ldr	r2, [pc, #84]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d009      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a16      	ldr	r2, [pc, #88]	@ (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d004      	beq.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a15      	ldr	r2, [pc, #84]	@ (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d10c      	bne.n	8006f4e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	68ba      	ldr	r2, [r7, #8]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	40010000 	.word	0x40010000
 8006f70:	40010400 	.word	0x40010400
 8006f74:	40000400 	.word	0x40000400
 8006f78:	40000800 	.word	0x40000800
 8006f7c:	40000c00 	.word	0x40000c00
 8006f80:	40014000 	.word	0x40014000
 8006f84:	40001800 	.word	0x40001800

08006f88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d101      	bne.n	8006fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e040      	b.n	8007058 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d106      	bne.n	8006fec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7fa ff30 	bl	8001e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2224      	movs	r2, #36	@ 0x24
 8006ff0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 0201 	bic.w	r2, r2, #1
 8007000:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fb16 	bl	800763c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f8af 	bl	8007174 <UART_SetConfig>
 8007016:	4603      	mov	r3, r0
 8007018:	2b01      	cmp	r3, #1
 800701a:	d101      	bne.n	8007020 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e01b      	b.n	8007058 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	685a      	ldr	r2, [r3, #4]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800702e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689a      	ldr	r2, [r3, #8]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800703e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f042 0201 	orr.w	r2, r2, #1
 800704e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 fb95 	bl	8007780 <UART_CheckIdleState>
 8007056:	4603      	mov	r3, r0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b08a      	sub	sp, #40	@ 0x28
 8007064:	af02      	add	r7, sp, #8
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	603b      	str	r3, [r7, #0]
 800706c:	4613      	mov	r3, r2
 800706e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007074:	2b20      	cmp	r3, #32
 8007076:	d177      	bne.n	8007168 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d002      	beq.n	8007084 <HAL_UART_Transmit+0x24>
 800707e:	88fb      	ldrh	r3, [r7, #6]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e070      	b.n	800716a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2221      	movs	r2, #33	@ 0x21
 8007094:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007096:	f7fb fa11 	bl	80024bc <HAL_GetTick>
 800709a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	88fa      	ldrh	r2, [r7, #6]
 80070a0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	88fa      	ldrh	r2, [r7, #6]
 80070a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070b4:	d108      	bne.n	80070c8 <HAL_UART_Transmit+0x68>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d104      	bne.n	80070c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	61bb      	str	r3, [r7, #24]
 80070c6:	e003      	b.n	80070d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070cc:	2300      	movs	r3, #0
 80070ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070d0:	e02f      	b.n	8007132 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	9300      	str	r3, [sp, #0]
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2200      	movs	r2, #0
 80070da:	2180      	movs	r1, #128	@ 0x80
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f000 fbf7 	bl	80078d0 <UART_WaitOnFlagUntilTimeout>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d004      	beq.n	80070f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2220      	movs	r2, #32
 80070ec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e03b      	b.n	800716a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10b      	bne.n	8007110 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	461a      	mov	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007106:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	3302      	adds	r3, #2
 800710c:	61bb      	str	r3, [r7, #24]
 800710e:	e007      	b.n	8007120 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	781a      	ldrb	r2, [r3, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	3301      	adds	r3, #1
 800711e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007126:	b29b      	uxth	r3, r3
 8007128:	3b01      	subs	r3, #1
 800712a:	b29a      	uxth	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1c9      	bne.n	80070d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2200      	movs	r2, #0
 8007146:	2140      	movs	r1, #64	@ 0x40
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 fbc1 	bl	80078d0 <UART_WaitOnFlagUntilTimeout>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d004      	beq.n	800715e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2220      	movs	r2, #32
 8007158:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e005      	b.n	800716a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2220      	movs	r2, #32
 8007162:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007164:	2300      	movs	r3, #0
 8007166:	e000      	b.n	800716a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007168:	2302      	movs	r3, #2
  }
}
 800716a:	4618      	mov	r0, r3
 800716c:	3720      	adds	r7, #32
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
	...

08007174 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b088      	sub	sp, #32
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800717c:	2300      	movs	r3, #0
 800717e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	691b      	ldr	r3, [r3, #16]
 8007188:	431a      	orrs	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	695b      	ldr	r3, [r3, #20]
 800718e:	431a      	orrs	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	69db      	ldr	r3, [r3, #28]
 8007194:	4313      	orrs	r3, r2
 8007196:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	4ba6      	ldr	r3, [pc, #664]	@ (8007438 <UART_SetConfig+0x2c4>)
 80071a0:	4013      	ands	r3, r2
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	6812      	ldr	r2, [r2, #0]
 80071a6:	6979      	ldr	r1, [r7, #20]
 80071a8:	430b      	orrs	r3, r1
 80071aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68da      	ldr	r2, [r3, #12]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	430a      	orrs	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	699b      	ldr	r3, [r3, #24]
 80071c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a94      	ldr	r2, [pc, #592]	@ (800743c <UART_SetConfig+0x2c8>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d120      	bne.n	8007232 <UART_SetConfig+0xbe>
 80071f0:	4b93      	ldr	r3, [pc, #588]	@ (8007440 <UART_SetConfig+0x2cc>)
 80071f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	2b03      	cmp	r3, #3
 80071fc:	d816      	bhi.n	800722c <UART_SetConfig+0xb8>
 80071fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007204 <UART_SetConfig+0x90>)
 8007200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007204:	08007215 	.word	0x08007215
 8007208:	08007221 	.word	0x08007221
 800720c:	0800721b 	.word	0x0800721b
 8007210:	08007227 	.word	0x08007227
 8007214:	2301      	movs	r3, #1
 8007216:	77fb      	strb	r3, [r7, #31]
 8007218:	e150      	b.n	80074bc <UART_SetConfig+0x348>
 800721a:	2302      	movs	r3, #2
 800721c:	77fb      	strb	r3, [r7, #31]
 800721e:	e14d      	b.n	80074bc <UART_SetConfig+0x348>
 8007220:	2304      	movs	r3, #4
 8007222:	77fb      	strb	r3, [r7, #31]
 8007224:	e14a      	b.n	80074bc <UART_SetConfig+0x348>
 8007226:	2308      	movs	r3, #8
 8007228:	77fb      	strb	r3, [r7, #31]
 800722a:	e147      	b.n	80074bc <UART_SetConfig+0x348>
 800722c:	2310      	movs	r3, #16
 800722e:	77fb      	strb	r3, [r7, #31]
 8007230:	e144      	b.n	80074bc <UART_SetConfig+0x348>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a83      	ldr	r2, [pc, #524]	@ (8007444 <UART_SetConfig+0x2d0>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d132      	bne.n	80072a2 <UART_SetConfig+0x12e>
 800723c:	4b80      	ldr	r3, [pc, #512]	@ (8007440 <UART_SetConfig+0x2cc>)
 800723e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007242:	f003 030c 	and.w	r3, r3, #12
 8007246:	2b0c      	cmp	r3, #12
 8007248:	d828      	bhi.n	800729c <UART_SetConfig+0x128>
 800724a:	a201      	add	r2, pc, #4	@ (adr r2, 8007250 <UART_SetConfig+0xdc>)
 800724c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007250:	08007285 	.word	0x08007285
 8007254:	0800729d 	.word	0x0800729d
 8007258:	0800729d 	.word	0x0800729d
 800725c:	0800729d 	.word	0x0800729d
 8007260:	08007291 	.word	0x08007291
 8007264:	0800729d 	.word	0x0800729d
 8007268:	0800729d 	.word	0x0800729d
 800726c:	0800729d 	.word	0x0800729d
 8007270:	0800728b 	.word	0x0800728b
 8007274:	0800729d 	.word	0x0800729d
 8007278:	0800729d 	.word	0x0800729d
 800727c:	0800729d 	.word	0x0800729d
 8007280:	08007297 	.word	0x08007297
 8007284:	2300      	movs	r3, #0
 8007286:	77fb      	strb	r3, [r7, #31]
 8007288:	e118      	b.n	80074bc <UART_SetConfig+0x348>
 800728a:	2302      	movs	r3, #2
 800728c:	77fb      	strb	r3, [r7, #31]
 800728e:	e115      	b.n	80074bc <UART_SetConfig+0x348>
 8007290:	2304      	movs	r3, #4
 8007292:	77fb      	strb	r3, [r7, #31]
 8007294:	e112      	b.n	80074bc <UART_SetConfig+0x348>
 8007296:	2308      	movs	r3, #8
 8007298:	77fb      	strb	r3, [r7, #31]
 800729a:	e10f      	b.n	80074bc <UART_SetConfig+0x348>
 800729c:	2310      	movs	r3, #16
 800729e:	77fb      	strb	r3, [r7, #31]
 80072a0:	e10c      	b.n	80074bc <UART_SetConfig+0x348>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a68      	ldr	r2, [pc, #416]	@ (8007448 <UART_SetConfig+0x2d4>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d120      	bne.n	80072ee <UART_SetConfig+0x17a>
 80072ac:	4b64      	ldr	r3, [pc, #400]	@ (8007440 <UART_SetConfig+0x2cc>)
 80072ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80072b6:	2b30      	cmp	r3, #48	@ 0x30
 80072b8:	d013      	beq.n	80072e2 <UART_SetConfig+0x16e>
 80072ba:	2b30      	cmp	r3, #48	@ 0x30
 80072bc:	d814      	bhi.n	80072e8 <UART_SetConfig+0x174>
 80072be:	2b20      	cmp	r3, #32
 80072c0:	d009      	beq.n	80072d6 <UART_SetConfig+0x162>
 80072c2:	2b20      	cmp	r3, #32
 80072c4:	d810      	bhi.n	80072e8 <UART_SetConfig+0x174>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <UART_SetConfig+0x15c>
 80072ca:	2b10      	cmp	r3, #16
 80072cc:	d006      	beq.n	80072dc <UART_SetConfig+0x168>
 80072ce:	e00b      	b.n	80072e8 <UART_SetConfig+0x174>
 80072d0:	2300      	movs	r3, #0
 80072d2:	77fb      	strb	r3, [r7, #31]
 80072d4:	e0f2      	b.n	80074bc <UART_SetConfig+0x348>
 80072d6:	2302      	movs	r3, #2
 80072d8:	77fb      	strb	r3, [r7, #31]
 80072da:	e0ef      	b.n	80074bc <UART_SetConfig+0x348>
 80072dc:	2304      	movs	r3, #4
 80072de:	77fb      	strb	r3, [r7, #31]
 80072e0:	e0ec      	b.n	80074bc <UART_SetConfig+0x348>
 80072e2:	2308      	movs	r3, #8
 80072e4:	77fb      	strb	r3, [r7, #31]
 80072e6:	e0e9      	b.n	80074bc <UART_SetConfig+0x348>
 80072e8:	2310      	movs	r3, #16
 80072ea:	77fb      	strb	r3, [r7, #31]
 80072ec:	e0e6      	b.n	80074bc <UART_SetConfig+0x348>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a56      	ldr	r2, [pc, #344]	@ (800744c <UART_SetConfig+0x2d8>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d120      	bne.n	800733a <UART_SetConfig+0x1c6>
 80072f8:	4b51      	ldr	r3, [pc, #324]	@ (8007440 <UART_SetConfig+0x2cc>)
 80072fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007302:	2bc0      	cmp	r3, #192	@ 0xc0
 8007304:	d013      	beq.n	800732e <UART_SetConfig+0x1ba>
 8007306:	2bc0      	cmp	r3, #192	@ 0xc0
 8007308:	d814      	bhi.n	8007334 <UART_SetConfig+0x1c0>
 800730a:	2b80      	cmp	r3, #128	@ 0x80
 800730c:	d009      	beq.n	8007322 <UART_SetConfig+0x1ae>
 800730e:	2b80      	cmp	r3, #128	@ 0x80
 8007310:	d810      	bhi.n	8007334 <UART_SetConfig+0x1c0>
 8007312:	2b00      	cmp	r3, #0
 8007314:	d002      	beq.n	800731c <UART_SetConfig+0x1a8>
 8007316:	2b40      	cmp	r3, #64	@ 0x40
 8007318:	d006      	beq.n	8007328 <UART_SetConfig+0x1b4>
 800731a:	e00b      	b.n	8007334 <UART_SetConfig+0x1c0>
 800731c:	2300      	movs	r3, #0
 800731e:	77fb      	strb	r3, [r7, #31]
 8007320:	e0cc      	b.n	80074bc <UART_SetConfig+0x348>
 8007322:	2302      	movs	r3, #2
 8007324:	77fb      	strb	r3, [r7, #31]
 8007326:	e0c9      	b.n	80074bc <UART_SetConfig+0x348>
 8007328:	2304      	movs	r3, #4
 800732a:	77fb      	strb	r3, [r7, #31]
 800732c:	e0c6      	b.n	80074bc <UART_SetConfig+0x348>
 800732e:	2308      	movs	r3, #8
 8007330:	77fb      	strb	r3, [r7, #31]
 8007332:	e0c3      	b.n	80074bc <UART_SetConfig+0x348>
 8007334:	2310      	movs	r3, #16
 8007336:	77fb      	strb	r3, [r7, #31]
 8007338:	e0c0      	b.n	80074bc <UART_SetConfig+0x348>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a44      	ldr	r2, [pc, #272]	@ (8007450 <UART_SetConfig+0x2dc>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d125      	bne.n	8007390 <UART_SetConfig+0x21c>
 8007344:	4b3e      	ldr	r3, [pc, #248]	@ (8007440 <UART_SetConfig+0x2cc>)
 8007346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800734a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800734e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007352:	d017      	beq.n	8007384 <UART_SetConfig+0x210>
 8007354:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007358:	d817      	bhi.n	800738a <UART_SetConfig+0x216>
 800735a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735e:	d00b      	beq.n	8007378 <UART_SetConfig+0x204>
 8007360:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007364:	d811      	bhi.n	800738a <UART_SetConfig+0x216>
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <UART_SetConfig+0x1fe>
 800736a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800736e:	d006      	beq.n	800737e <UART_SetConfig+0x20a>
 8007370:	e00b      	b.n	800738a <UART_SetConfig+0x216>
 8007372:	2300      	movs	r3, #0
 8007374:	77fb      	strb	r3, [r7, #31]
 8007376:	e0a1      	b.n	80074bc <UART_SetConfig+0x348>
 8007378:	2302      	movs	r3, #2
 800737a:	77fb      	strb	r3, [r7, #31]
 800737c:	e09e      	b.n	80074bc <UART_SetConfig+0x348>
 800737e:	2304      	movs	r3, #4
 8007380:	77fb      	strb	r3, [r7, #31]
 8007382:	e09b      	b.n	80074bc <UART_SetConfig+0x348>
 8007384:	2308      	movs	r3, #8
 8007386:	77fb      	strb	r3, [r7, #31]
 8007388:	e098      	b.n	80074bc <UART_SetConfig+0x348>
 800738a:	2310      	movs	r3, #16
 800738c:	77fb      	strb	r3, [r7, #31]
 800738e:	e095      	b.n	80074bc <UART_SetConfig+0x348>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a2f      	ldr	r2, [pc, #188]	@ (8007454 <UART_SetConfig+0x2e0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d125      	bne.n	80073e6 <UART_SetConfig+0x272>
 800739a:	4b29      	ldr	r3, [pc, #164]	@ (8007440 <UART_SetConfig+0x2cc>)
 800739c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80073a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073a8:	d017      	beq.n	80073da <UART_SetConfig+0x266>
 80073aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073ae:	d817      	bhi.n	80073e0 <UART_SetConfig+0x26c>
 80073b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073b4:	d00b      	beq.n	80073ce <UART_SetConfig+0x25a>
 80073b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073ba:	d811      	bhi.n	80073e0 <UART_SetConfig+0x26c>
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <UART_SetConfig+0x254>
 80073c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073c4:	d006      	beq.n	80073d4 <UART_SetConfig+0x260>
 80073c6:	e00b      	b.n	80073e0 <UART_SetConfig+0x26c>
 80073c8:	2301      	movs	r3, #1
 80073ca:	77fb      	strb	r3, [r7, #31]
 80073cc:	e076      	b.n	80074bc <UART_SetConfig+0x348>
 80073ce:	2302      	movs	r3, #2
 80073d0:	77fb      	strb	r3, [r7, #31]
 80073d2:	e073      	b.n	80074bc <UART_SetConfig+0x348>
 80073d4:	2304      	movs	r3, #4
 80073d6:	77fb      	strb	r3, [r7, #31]
 80073d8:	e070      	b.n	80074bc <UART_SetConfig+0x348>
 80073da:	2308      	movs	r3, #8
 80073dc:	77fb      	strb	r3, [r7, #31]
 80073de:	e06d      	b.n	80074bc <UART_SetConfig+0x348>
 80073e0:	2310      	movs	r3, #16
 80073e2:	77fb      	strb	r3, [r7, #31]
 80073e4:	e06a      	b.n	80074bc <UART_SetConfig+0x348>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a1b      	ldr	r2, [pc, #108]	@ (8007458 <UART_SetConfig+0x2e4>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d138      	bne.n	8007462 <UART_SetConfig+0x2ee>
 80073f0:	4b13      	ldr	r3, [pc, #76]	@ (8007440 <UART_SetConfig+0x2cc>)
 80073f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80073fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073fe:	d017      	beq.n	8007430 <UART_SetConfig+0x2bc>
 8007400:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007404:	d82a      	bhi.n	800745c <UART_SetConfig+0x2e8>
 8007406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800740a:	d00b      	beq.n	8007424 <UART_SetConfig+0x2b0>
 800740c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007410:	d824      	bhi.n	800745c <UART_SetConfig+0x2e8>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <UART_SetConfig+0x2aa>
 8007416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800741a:	d006      	beq.n	800742a <UART_SetConfig+0x2b6>
 800741c:	e01e      	b.n	800745c <UART_SetConfig+0x2e8>
 800741e:	2300      	movs	r3, #0
 8007420:	77fb      	strb	r3, [r7, #31]
 8007422:	e04b      	b.n	80074bc <UART_SetConfig+0x348>
 8007424:	2302      	movs	r3, #2
 8007426:	77fb      	strb	r3, [r7, #31]
 8007428:	e048      	b.n	80074bc <UART_SetConfig+0x348>
 800742a:	2304      	movs	r3, #4
 800742c:	77fb      	strb	r3, [r7, #31]
 800742e:	e045      	b.n	80074bc <UART_SetConfig+0x348>
 8007430:	2308      	movs	r3, #8
 8007432:	77fb      	strb	r3, [r7, #31]
 8007434:	e042      	b.n	80074bc <UART_SetConfig+0x348>
 8007436:	bf00      	nop
 8007438:	efff69f3 	.word	0xefff69f3
 800743c:	40011000 	.word	0x40011000
 8007440:	40023800 	.word	0x40023800
 8007444:	40004400 	.word	0x40004400
 8007448:	40004800 	.word	0x40004800
 800744c:	40004c00 	.word	0x40004c00
 8007450:	40005000 	.word	0x40005000
 8007454:	40011400 	.word	0x40011400
 8007458:	40007800 	.word	0x40007800
 800745c:	2310      	movs	r3, #16
 800745e:	77fb      	strb	r3, [r7, #31]
 8007460:	e02c      	b.n	80074bc <UART_SetConfig+0x348>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a72      	ldr	r2, [pc, #456]	@ (8007630 <UART_SetConfig+0x4bc>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d125      	bne.n	80074b8 <UART_SetConfig+0x344>
 800746c:	4b71      	ldr	r3, [pc, #452]	@ (8007634 <UART_SetConfig+0x4c0>)
 800746e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007472:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007476:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800747a:	d017      	beq.n	80074ac <UART_SetConfig+0x338>
 800747c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007480:	d817      	bhi.n	80074b2 <UART_SetConfig+0x33e>
 8007482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007486:	d00b      	beq.n	80074a0 <UART_SetConfig+0x32c>
 8007488:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800748c:	d811      	bhi.n	80074b2 <UART_SetConfig+0x33e>
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <UART_SetConfig+0x326>
 8007492:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007496:	d006      	beq.n	80074a6 <UART_SetConfig+0x332>
 8007498:	e00b      	b.n	80074b2 <UART_SetConfig+0x33e>
 800749a:	2300      	movs	r3, #0
 800749c:	77fb      	strb	r3, [r7, #31]
 800749e:	e00d      	b.n	80074bc <UART_SetConfig+0x348>
 80074a0:	2302      	movs	r3, #2
 80074a2:	77fb      	strb	r3, [r7, #31]
 80074a4:	e00a      	b.n	80074bc <UART_SetConfig+0x348>
 80074a6:	2304      	movs	r3, #4
 80074a8:	77fb      	strb	r3, [r7, #31]
 80074aa:	e007      	b.n	80074bc <UART_SetConfig+0x348>
 80074ac:	2308      	movs	r3, #8
 80074ae:	77fb      	strb	r3, [r7, #31]
 80074b0:	e004      	b.n	80074bc <UART_SetConfig+0x348>
 80074b2:	2310      	movs	r3, #16
 80074b4:	77fb      	strb	r3, [r7, #31]
 80074b6:	e001      	b.n	80074bc <UART_SetConfig+0x348>
 80074b8:	2310      	movs	r3, #16
 80074ba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074c4:	d15b      	bne.n	800757e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80074c6:	7ffb      	ldrb	r3, [r7, #31]
 80074c8:	2b08      	cmp	r3, #8
 80074ca:	d828      	bhi.n	800751e <UART_SetConfig+0x3aa>
 80074cc:	a201      	add	r2, pc, #4	@ (adr r2, 80074d4 <UART_SetConfig+0x360>)
 80074ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d2:	bf00      	nop
 80074d4:	080074f9 	.word	0x080074f9
 80074d8:	08007501 	.word	0x08007501
 80074dc:	08007509 	.word	0x08007509
 80074e0:	0800751f 	.word	0x0800751f
 80074e4:	0800750f 	.word	0x0800750f
 80074e8:	0800751f 	.word	0x0800751f
 80074ec:	0800751f 	.word	0x0800751f
 80074f0:	0800751f 	.word	0x0800751f
 80074f4:	08007517 	.word	0x08007517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074f8:	f7fe f97c 	bl	80057f4 <HAL_RCC_GetPCLK1Freq>
 80074fc:	61b8      	str	r0, [r7, #24]
        break;
 80074fe:	e013      	b.n	8007528 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007500:	f7fe f98c 	bl	800581c <HAL_RCC_GetPCLK2Freq>
 8007504:	61b8      	str	r0, [r7, #24]
        break;
 8007506:	e00f      	b.n	8007528 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007508:	4b4b      	ldr	r3, [pc, #300]	@ (8007638 <UART_SetConfig+0x4c4>)
 800750a:	61bb      	str	r3, [r7, #24]
        break;
 800750c:	e00c      	b.n	8007528 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800750e:	f7fe f89f 	bl	8005650 <HAL_RCC_GetSysClockFreq>
 8007512:	61b8      	str	r0, [r7, #24]
        break;
 8007514:	e008      	b.n	8007528 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800751a:	61bb      	str	r3, [r7, #24]
        break;
 800751c:	e004      	b.n	8007528 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800751e:	2300      	movs	r3, #0
 8007520:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	77bb      	strb	r3, [r7, #30]
        break;
 8007526:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d074      	beq.n	8007618 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	005a      	lsls	r2, r3, #1
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	085b      	lsrs	r3, r3, #1
 8007538:	441a      	add	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007542:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	2b0f      	cmp	r3, #15
 8007548:	d916      	bls.n	8007578 <UART_SetConfig+0x404>
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007550:	d212      	bcs.n	8007578 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	b29b      	uxth	r3, r3
 8007556:	f023 030f 	bic.w	r3, r3, #15
 800755a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	085b      	lsrs	r3, r3, #1
 8007560:	b29b      	uxth	r3, r3
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	b29a      	uxth	r2, r3
 8007568:	89fb      	ldrh	r3, [r7, #14]
 800756a:	4313      	orrs	r3, r2
 800756c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	89fa      	ldrh	r2, [r7, #14]
 8007574:	60da      	str	r2, [r3, #12]
 8007576:	e04f      	b.n	8007618 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	77bb      	strb	r3, [r7, #30]
 800757c:	e04c      	b.n	8007618 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800757e:	7ffb      	ldrb	r3, [r7, #31]
 8007580:	2b08      	cmp	r3, #8
 8007582:	d828      	bhi.n	80075d6 <UART_SetConfig+0x462>
 8007584:	a201      	add	r2, pc, #4	@ (adr r2, 800758c <UART_SetConfig+0x418>)
 8007586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758a:	bf00      	nop
 800758c:	080075b1 	.word	0x080075b1
 8007590:	080075b9 	.word	0x080075b9
 8007594:	080075c1 	.word	0x080075c1
 8007598:	080075d7 	.word	0x080075d7
 800759c:	080075c7 	.word	0x080075c7
 80075a0:	080075d7 	.word	0x080075d7
 80075a4:	080075d7 	.word	0x080075d7
 80075a8:	080075d7 	.word	0x080075d7
 80075ac:	080075cf 	.word	0x080075cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075b0:	f7fe f920 	bl	80057f4 <HAL_RCC_GetPCLK1Freq>
 80075b4:	61b8      	str	r0, [r7, #24]
        break;
 80075b6:	e013      	b.n	80075e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075b8:	f7fe f930 	bl	800581c <HAL_RCC_GetPCLK2Freq>
 80075bc:	61b8      	str	r0, [r7, #24]
        break;
 80075be:	e00f      	b.n	80075e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007638 <UART_SetConfig+0x4c4>)
 80075c2:	61bb      	str	r3, [r7, #24]
        break;
 80075c4:	e00c      	b.n	80075e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075c6:	f7fe f843 	bl	8005650 <HAL_RCC_GetSysClockFreq>
 80075ca:	61b8      	str	r0, [r7, #24]
        break;
 80075cc:	e008      	b.n	80075e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075d2:	61bb      	str	r3, [r7, #24]
        break;
 80075d4:	e004      	b.n	80075e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	77bb      	strb	r3, [r7, #30]
        break;
 80075de:	bf00      	nop
    }

    if (pclk != 0U)
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d018      	beq.n	8007618 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	085a      	lsrs	r2, r3, #1
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	441a      	add	r2, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b0f      	cmp	r3, #15
 80075fe:	d909      	bls.n	8007614 <UART_SetConfig+0x4a0>
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007606:	d205      	bcs.n	8007614 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	b29a      	uxth	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	60da      	str	r2, [r3, #12]
 8007612:	e001      	b.n	8007618 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007624:	7fbb      	ldrb	r3, [r7, #30]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3720      	adds	r7, #32
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	40007c00 	.word	0x40007c00
 8007634:	40023800 	.word	0x40023800
 8007638:	00f42400 	.word	0x00f42400

0800763c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007648:	f003 0308 	and.w	r3, r3, #8
 800764c:	2b00      	cmp	r3, #0
 800764e:	d00a      	beq.n	8007666 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	430a      	orrs	r2, r1
 8007664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00a      	beq.n	8007688 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	430a      	orrs	r2, r1
 8007686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768c:	f003 0302 	and.w	r3, r3, #2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00a      	beq.n	80076aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	430a      	orrs	r2, r1
 80076a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ae:	f003 0304 	and.w	r3, r3, #4
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00a      	beq.n	80076cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	430a      	orrs	r2, r1
 80076ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d0:	f003 0310 	and.w	r3, r3, #16
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d00a      	beq.n	80076ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	430a      	orrs	r2, r1
 80076ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f2:	f003 0320 	and.w	r3, r3, #32
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00a      	beq.n	8007710 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	430a      	orrs	r2, r1
 800770e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01a      	beq.n	8007752 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	430a      	orrs	r2, r1
 8007730:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007736:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800773a:	d10a      	bne.n	8007752 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	430a      	orrs	r2, r1
 8007750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00a      	beq.n	8007774 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	430a      	orrs	r2, r1
 8007772:	605a      	str	r2, [r3, #4]
  }
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b098      	sub	sp, #96	@ 0x60
 8007784:	af02      	add	r7, sp, #8
 8007786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007790:	f7fa fe94 	bl	80024bc <HAL_GetTick>
 8007794:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0308 	and.w	r3, r3, #8
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d12e      	bne.n	8007802 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077ac:	2200      	movs	r2, #0
 80077ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f88c 	bl	80078d0 <UART_WaitOnFlagUntilTimeout>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d021      	beq.n	8007802 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	461a      	mov	r2, r3
 80077da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80077de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077e4:	e841 2300 	strex	r3, r2, [r1]
 80077e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1e6      	bne.n	80077be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2220      	movs	r2, #32
 80077f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077fe:	2303      	movs	r3, #3
 8007800:	e062      	b.n	80078c8 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0304 	and.w	r3, r3, #4
 800780c:	2b04      	cmp	r3, #4
 800780e:	d149      	bne.n	80078a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007818:	2200      	movs	r2, #0
 800781a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f856 	bl	80078d0 <UART_WaitOnFlagUntilTimeout>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d03c      	beq.n	80078a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007832:	e853 3f00 	ldrex	r3, [r3]
 8007836:	623b      	str	r3, [r7, #32]
   return(result);
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800783e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	461a      	mov	r2, r3
 8007846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007848:	633b      	str	r3, [r7, #48]	@ 0x30
 800784a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800784e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007850:	e841 2300 	strex	r3, r2, [r1]
 8007854:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1e6      	bne.n	800782a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3308      	adds	r3, #8
 8007862:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	60fb      	str	r3, [r7, #12]
   return(result);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f023 0301 	bic.w	r3, r3, #1
 8007872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3308      	adds	r3, #8
 800787a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800787c:	61fa      	str	r2, [r7, #28]
 800787e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	69b9      	ldr	r1, [r7, #24]
 8007882:	69fa      	ldr	r2, [r7, #28]
 8007884:	e841 2300 	strex	r3, r2, [r1]
 8007888:	617b      	str	r3, [r7, #20]
   return(result);
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e5      	bne.n	800785c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2220      	movs	r2, #32
 8007894:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e011      	b.n	80078c8 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2220      	movs	r2, #32
 80078a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3758      	adds	r7, #88	@ 0x58
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	4613      	mov	r3, r2
 80078de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078e0:	e04f      	b.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e8:	d04b      	beq.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078ea:	f7fa fde7 	bl	80024bc <HAL_GetTick>
 80078ee:	4602      	mov	r2, r0
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d302      	bcc.n	8007900 <UART_WaitOnFlagUntilTimeout+0x30>
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d101      	bne.n	8007904 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007900:	2303      	movs	r3, #3
 8007902:	e04e      	b.n	80079a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0304 	and.w	r3, r3, #4
 800790e:	2b00      	cmp	r3, #0
 8007910:	d037      	beq.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	2b80      	cmp	r3, #128	@ 0x80
 8007916:	d034      	beq.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	2b40      	cmp	r3, #64	@ 0x40
 800791c:	d031      	beq.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69db      	ldr	r3, [r3, #28]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b08      	cmp	r3, #8
 800792a:	d110      	bne.n	800794e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2208      	movs	r2, #8
 8007932:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f838 	bl	80079aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2208      	movs	r2, #8
 800793e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e029      	b.n	80079a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800795c:	d111      	bne.n	8007982 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007966:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f000 f81e 	bl	80079aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2220      	movs	r2, #32
 8007972:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e00f      	b.n	80079a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	69da      	ldr	r2, [r3, #28]
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4013      	ands	r3, r2
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	429a      	cmp	r2, r3
 8007990:	bf0c      	ite	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	2300      	movne	r3, #0
 8007996:	b2db      	uxtb	r3, r3
 8007998:	461a      	mov	r2, r3
 800799a:	79fb      	ldrb	r3, [r7, #7]
 800799c:	429a      	cmp	r2, r3
 800799e:	d0a0      	beq.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079aa:	b480      	push	{r7}
 80079ac:	b095      	sub	sp, #84	@ 0x54
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ba:	e853 3f00 	ldrex	r3, [r3]
 80079be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	461a      	mov	r2, r3
 80079ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80079d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079d8:	e841 2300 	strex	r3, r2, [r1]
 80079dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1e6      	bne.n	80079b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	3308      	adds	r3, #8
 80079ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	e853 3f00 	ldrex	r3, [r3]
 80079f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	f023 0301 	bic.w	r3, r3, #1
 80079fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	3308      	adds	r3, #8
 8007a02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a0c:	e841 2300 	strex	r3, r2, [r1]
 8007a10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d1e5      	bne.n	80079e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d118      	bne.n	8007a52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	f023 0310 	bic.w	r3, r3, #16
 8007a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a3e:	61bb      	str	r3, [r7, #24]
 8007a40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	6979      	ldr	r1, [r7, #20]
 8007a44:	69ba      	ldr	r2, [r7, #24]
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1e6      	bne.n	8007a20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a66:	bf00      	nop
 8007a68:	3754      	adds	r7, #84	@ 0x54
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
	...

08007a74 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8007a74:	b5b0      	push	{r4, r5, r7, lr}
 8007a76:	b08c      	sub	sp, #48	@ 0x30
 8007a78:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8007a7a:	4b8f      	ldr	r3, [pc, #572]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007a7c:	22c0      	movs	r2, #192	@ 0xc0
 8007a7e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8007a80:	4b8d      	ldr	r3, [pc, #564]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007a82:	22a8      	movs	r2, #168	@ 0xa8
 8007a84:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8007a86:	4b8c      	ldr	r3, [pc, #560]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007a88:	2201      	movs	r2, #1
 8007a8a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 181;
 8007a8c:	4b8a      	ldr	r3, [pc, #552]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007a8e:	22b5      	movs	r2, #181	@ 0xb5
 8007a90:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8007a92:	4b8a      	ldr	r3, [pc, #552]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007a94:	22ff      	movs	r2, #255	@ 0xff
 8007a96:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8007a98:	4b88      	ldr	r3, [pc, #544]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007a9a:	22ff      	movs	r2, #255	@ 0xff
 8007a9c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8007a9e:	4b87      	ldr	r3, [pc, #540]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007aa0:	22ff      	movs	r2, #255	@ 0xff
 8007aa2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8007aa4:	4b85      	ldr	r3, [pc, #532]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8007aaa:	4b85      	ldr	r3, [pc, #532]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007aac:	22c0      	movs	r2, #192	@ 0xc0
 8007aae:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8007ab0:	4b83      	ldr	r3, [pc, #524]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007ab2:	22a8      	movs	r2, #168	@ 0xa8
 8007ab4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8007ab6:	4b82      	ldr	r3, [pc, #520]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007ab8:	2201      	movs	r2, #1
 8007aba:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8007abc:	4b80      	ldr	r3, [pc, #512]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007abe:	2201      	movs	r2, #1
 8007ac0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f004 fa13 	bl	800bef0 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007aca:	4b7b      	ldr	r3, [pc, #492]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	061a      	lsls	r2, r3, #24
 8007ad0:	4b79      	ldr	r3, [pc, #484]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	041b      	lsls	r3, r3, #16
 8007ad6:	431a      	orrs	r2, r3
 8007ad8:	4b77      	ldr	r3, [pc, #476]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007ada:	789b      	ldrb	r3, [r3, #2]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	4a75      	ldr	r2, [pc, #468]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007ae2:	78d2      	ldrb	r2, [r2, #3]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	061a      	lsls	r2, r3, #24
 8007ae8:	4b73      	ldr	r3, [pc, #460]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	0619      	lsls	r1, r3, #24
 8007aee:	4b72      	ldr	r3, [pc, #456]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007af0:	785b      	ldrb	r3, [r3, #1]
 8007af2:	041b      	lsls	r3, r3, #16
 8007af4:	4319      	orrs	r1, r3
 8007af6:	4b70      	ldr	r3, [pc, #448]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007af8:	789b      	ldrb	r3, [r3, #2]
 8007afa:	021b      	lsls	r3, r3, #8
 8007afc:	430b      	orrs	r3, r1
 8007afe:	496e      	ldr	r1, [pc, #440]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b00:	78c9      	ldrb	r1, [r1, #3]
 8007b02:	430b      	orrs	r3, r1
 8007b04:	021b      	lsls	r3, r3, #8
 8007b06:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007b0a:	431a      	orrs	r2, r3
 8007b0c:	4b6a      	ldr	r3, [pc, #424]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	0619      	lsls	r1, r3, #24
 8007b12:	4b69      	ldr	r3, [pc, #420]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b14:	785b      	ldrb	r3, [r3, #1]
 8007b16:	041b      	lsls	r3, r3, #16
 8007b18:	4319      	orrs	r1, r3
 8007b1a:	4b67      	ldr	r3, [pc, #412]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b1c:	789b      	ldrb	r3, [r3, #2]
 8007b1e:	021b      	lsls	r3, r3, #8
 8007b20:	430b      	orrs	r3, r1
 8007b22:	4965      	ldr	r1, [pc, #404]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b24:	78c9      	ldrb	r1, [r1, #3]
 8007b26:	430b      	orrs	r3, r1
 8007b28:	0a1b      	lsrs	r3, r3, #8
 8007b2a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	4b61      	ldr	r3, [pc, #388]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	0619      	lsls	r1, r3, #24
 8007b36:	4b60      	ldr	r3, [pc, #384]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b38:	785b      	ldrb	r3, [r3, #1]
 8007b3a:	041b      	lsls	r3, r3, #16
 8007b3c:	4319      	orrs	r1, r3
 8007b3e:	4b5e      	ldr	r3, [pc, #376]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b40:	789b      	ldrb	r3, [r3, #2]
 8007b42:	021b      	lsls	r3, r3, #8
 8007b44:	430b      	orrs	r3, r1
 8007b46:	495c      	ldr	r1, [pc, #368]	@ (8007cb8 <MX_LWIP_Init+0x244>)
 8007b48:	78c9      	ldrb	r1, [r1, #3]
 8007b4a:	430b      	orrs	r3, r1
 8007b4c:	0e1b      	lsrs	r3, r3, #24
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	4a5c      	ldr	r2, [pc, #368]	@ (8007cc4 <MX_LWIP_Init+0x250>)
 8007b52:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007b54:	4b59      	ldr	r3, [pc, #356]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	061a      	lsls	r2, r3, #24
 8007b5a:	4b58      	ldr	r3, [pc, #352]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b5c:	785b      	ldrb	r3, [r3, #1]
 8007b5e:	041b      	lsls	r3, r3, #16
 8007b60:	431a      	orrs	r2, r3
 8007b62:	4b56      	ldr	r3, [pc, #344]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b64:	789b      	ldrb	r3, [r3, #2]
 8007b66:	021b      	lsls	r3, r3, #8
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	4a54      	ldr	r2, [pc, #336]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b6c:	78d2      	ldrb	r2, [r2, #3]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	061a      	lsls	r2, r3, #24
 8007b72:	4b52      	ldr	r3, [pc, #328]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	0619      	lsls	r1, r3, #24
 8007b78:	4b50      	ldr	r3, [pc, #320]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b7a:	785b      	ldrb	r3, [r3, #1]
 8007b7c:	041b      	lsls	r3, r3, #16
 8007b7e:	4319      	orrs	r1, r3
 8007b80:	4b4e      	ldr	r3, [pc, #312]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b82:	789b      	ldrb	r3, [r3, #2]
 8007b84:	021b      	lsls	r3, r3, #8
 8007b86:	430b      	orrs	r3, r1
 8007b88:	494c      	ldr	r1, [pc, #304]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b8a:	78c9      	ldrb	r1, [r1, #3]
 8007b8c:	430b      	orrs	r3, r1
 8007b8e:	021b      	lsls	r3, r3, #8
 8007b90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007b94:	431a      	orrs	r2, r3
 8007b96:	4b49      	ldr	r3, [pc, #292]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	0619      	lsls	r1, r3, #24
 8007b9c:	4b47      	ldr	r3, [pc, #284]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007b9e:	785b      	ldrb	r3, [r3, #1]
 8007ba0:	041b      	lsls	r3, r3, #16
 8007ba2:	4319      	orrs	r1, r3
 8007ba4:	4b45      	ldr	r3, [pc, #276]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007ba6:	789b      	ldrb	r3, [r3, #2]
 8007ba8:	021b      	lsls	r3, r3, #8
 8007baa:	430b      	orrs	r3, r1
 8007bac:	4943      	ldr	r1, [pc, #268]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007bae:	78c9      	ldrb	r1, [r1, #3]
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	0a1b      	lsrs	r3, r3, #8
 8007bb4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007bb8:	431a      	orrs	r2, r3
 8007bba:	4b40      	ldr	r3, [pc, #256]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	0619      	lsls	r1, r3, #24
 8007bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007bc2:	785b      	ldrb	r3, [r3, #1]
 8007bc4:	041b      	lsls	r3, r3, #16
 8007bc6:	4319      	orrs	r1, r3
 8007bc8:	4b3c      	ldr	r3, [pc, #240]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007bca:	789b      	ldrb	r3, [r3, #2]
 8007bcc:	021b      	lsls	r3, r3, #8
 8007bce:	430b      	orrs	r3, r1
 8007bd0:	493a      	ldr	r1, [pc, #232]	@ (8007cbc <MX_LWIP_Init+0x248>)
 8007bd2:	78c9      	ldrb	r1, [r1, #3]
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	0e1b      	lsrs	r3, r3, #24
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	4a3b      	ldr	r2, [pc, #236]	@ (8007cc8 <MX_LWIP_Init+0x254>)
 8007bdc:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007bde:	4b38      	ldr	r3, [pc, #224]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	061a      	lsls	r2, r3, #24
 8007be4:	4b36      	ldr	r3, [pc, #216]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007be6:	785b      	ldrb	r3, [r3, #1]
 8007be8:	041b      	lsls	r3, r3, #16
 8007bea:	431a      	orrs	r2, r3
 8007bec:	4b34      	ldr	r3, [pc, #208]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007bee:	789b      	ldrb	r3, [r3, #2]
 8007bf0:	021b      	lsls	r3, r3, #8
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	4a32      	ldr	r2, [pc, #200]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007bf6:	78d2      	ldrb	r2, [r2, #3]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	061a      	lsls	r2, r3, #24
 8007bfc:	4b30      	ldr	r3, [pc, #192]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	0619      	lsls	r1, r3, #24
 8007c02:	4b2f      	ldr	r3, [pc, #188]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c04:	785b      	ldrb	r3, [r3, #1]
 8007c06:	041b      	lsls	r3, r3, #16
 8007c08:	4319      	orrs	r1, r3
 8007c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c0c:	789b      	ldrb	r3, [r3, #2]
 8007c0e:	021b      	lsls	r3, r3, #8
 8007c10:	430b      	orrs	r3, r1
 8007c12:	492b      	ldr	r1, [pc, #172]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c14:	78c9      	ldrb	r1, [r1, #3]
 8007c16:	430b      	orrs	r3, r1
 8007c18:	021b      	lsls	r3, r3, #8
 8007c1a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	4b27      	ldr	r3, [pc, #156]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	0619      	lsls	r1, r3, #24
 8007c26:	4b26      	ldr	r3, [pc, #152]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c28:	785b      	ldrb	r3, [r3, #1]
 8007c2a:	041b      	lsls	r3, r3, #16
 8007c2c:	4319      	orrs	r1, r3
 8007c2e:	4b24      	ldr	r3, [pc, #144]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c30:	789b      	ldrb	r3, [r3, #2]
 8007c32:	021b      	lsls	r3, r3, #8
 8007c34:	430b      	orrs	r3, r1
 8007c36:	4922      	ldr	r1, [pc, #136]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c38:	78c9      	ldrb	r1, [r1, #3]
 8007c3a:	430b      	orrs	r3, r1
 8007c3c:	0a1b      	lsrs	r3, r3, #8
 8007c3e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007c42:	431a      	orrs	r2, r3
 8007c44:	4b1e      	ldr	r3, [pc, #120]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	0619      	lsls	r1, r3, #24
 8007c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c4c:	785b      	ldrb	r3, [r3, #1]
 8007c4e:	041b      	lsls	r3, r3, #16
 8007c50:	4319      	orrs	r1, r3
 8007c52:	4b1b      	ldr	r3, [pc, #108]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c54:	789b      	ldrb	r3, [r3, #2]
 8007c56:	021b      	lsls	r3, r3, #8
 8007c58:	430b      	orrs	r3, r1
 8007c5a:	4919      	ldr	r1, [pc, #100]	@ (8007cc0 <MX_LWIP_Init+0x24c>)
 8007c5c:	78c9      	ldrb	r1, [r1, #3]
 8007c5e:	430b      	orrs	r3, r1
 8007c60:	0e1b      	lsrs	r3, r3, #24
 8007c62:	4313      	orrs	r3, r2
 8007c64:	4a19      	ldr	r2, [pc, #100]	@ (8007ccc <MX_LWIP_Init+0x258>)
 8007c66:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007c68:	4b19      	ldr	r3, [pc, #100]	@ (8007cd0 <MX_LWIP_Init+0x25c>)
 8007c6a:	9302      	str	r3, [sp, #8]
 8007c6c:	4b19      	ldr	r3, [pc, #100]	@ (8007cd4 <MX_LWIP_Init+0x260>)
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	2300      	movs	r3, #0
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	4b15      	ldr	r3, [pc, #84]	@ (8007ccc <MX_LWIP_Init+0x258>)
 8007c76:	4a14      	ldr	r2, [pc, #80]	@ (8007cc8 <MX_LWIP_Init+0x254>)
 8007c78:	4912      	ldr	r1, [pc, #72]	@ (8007cc4 <MX_LWIP_Init+0x250>)
 8007c7a:	4817      	ldr	r0, [pc, #92]	@ (8007cd8 <MX_LWIP_Init+0x264>)
 8007c7c:	f005 f9c8 	bl	800d010 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007c80:	4815      	ldr	r0, [pc, #84]	@ (8007cd8 <MX_LWIP_Init+0x264>)
 8007c82:	f005 fb77 	bl	800d374 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8007c86:	4814      	ldr	r0, [pc, #80]	@ (8007cd8 <MX_LWIP_Init+0x264>)
 8007c88:	f005 fb84 	bl	800d394 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007c8c:	4913      	ldr	r1, [pc, #76]	@ (8007cdc <MX_LWIP_Init+0x268>)
 8007c8e:	4812      	ldr	r0, [pc, #72]	@ (8007cd8 <MX_LWIP_Init+0x264>)
 8007c90:	f005 fc82 	bl	800d598 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8007c94:	4b12      	ldr	r3, [pc, #72]	@ (8007ce0 <MX_LWIP_Init+0x26c>)
 8007c96:	1d3c      	adds	r4, r7, #4
 8007c98:	461d      	mov	r5, r3
 8007c9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007c9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007c9e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007ca2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8007ca6:	1d3b      	adds	r3, r7, #4
 8007ca8:	490b      	ldr	r1, [pc, #44]	@ (8007cd8 <MX_LWIP_Init+0x264>)
 8007caa:	4618      	mov	r0, r3
 8007cac:	f000 fdcb 	bl	8008846 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007cb0:	bf00      	nop
 8007cb2:	3720      	adds	r7, #32
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8007cb8:	20000f20 	.word	0x20000f20
 8007cbc:	20000f24 	.word	0x20000f24
 8007cc0:	20000f28 	.word	0x20000f28
 8007cc4:	20000f14 	.word	0x20000f14
 8007cc8:	20000f18 	.word	0x20000f18
 8007ccc:	20000f1c 	.word	0x20000f1c
 8007cd0:	0800be2d 	.word	0x0800be2d
 8007cd4:	0800827d 	.word	0x0800827d
 8007cd8:	20000ee0 	.word	0x20000ee0
 8007cdc:	08007ce5 	.word	0x08007ce5
 8007ce0:	0801c9a0 	.word	0x0801c9a0

08007ce4 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b087      	sub	sp, #28
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8007d0a:	2320      	movs	r3, #32
 8007d0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007d0e:	f3bf 8f4f 	dsb	sy
}
 8007d12:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8007d14:	e00b      	b.n	8007d2e <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8007d16:	4a0d      	ldr	r2, [pc, #52]	@ (8007d4c <SCB_InvalidateDCache_by_Addr+0x54>)
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	4413      	add	r3, r2
 8007d24:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8007d26:	697a      	ldr	r2, [r7, #20]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	1ad3      	subs	r3, r2, r3
 8007d2c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dcf0      	bgt.n	8007d16 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8007d34:	f3bf 8f4f 	dsb	sy
}
 8007d38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007d3a:	f3bf 8f6f 	isb	sy
}
 8007d3e:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8007d40:	bf00      	nop
 8007d42:	371c      	adds	r7, #28
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	e000ed00 	.word	0xe000ed00

08007d50 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8007d58:	4b04      	ldr	r3, [pc, #16]	@ (8007d6c <HAL_ETH_RxCpltCallback+0x1c>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f000 fefb 	bl	8008b58 <osSemaphoreRelease>
}
 8007d62:	bf00      	nop
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	200058b8 	.word	0x200058b8

08007d70 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8007d78:	4b04      	ldr	r3, [pc, #16]	@ (8007d8c <HAL_ETH_TxCpltCallback+0x1c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f000 feeb 	bl	8008b58 <osSemaphoreRelease>
}
 8007d82:	bf00      	nop
 8007d84:	3708      	adds	r7, #8
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	200058bc 	.word	0x200058bc

08007d90 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7fc fa9a 	bl	80042d2 <HAL_ETH_GetDMAError>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da4:	2b80      	cmp	r3, #128	@ 0x80
 8007da6:	d104      	bne.n	8007db2 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8007da8:	4b04      	ldr	r3, [pc, #16]	@ (8007dbc <HAL_ETH_ErrorCallback+0x2c>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4618      	mov	r0, r3
 8007dae:	f000 fed3 	bl	8008b58 <osSemaphoreRelease>
  }
}
 8007db2:	bf00      	nop
 8007db4:	3708      	adds	r7, #8
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	200058b8 	.word	0x200058b8

08007dc0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007dc0:	b5b0      	push	{r4, r5, r7, lr}
 8007dc2:	b0b4      	sub	sp, #208	@ 0xd0
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8007dda:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007dde:	2264      	movs	r2, #100	@ 0x64
 8007de0:	2100      	movs	r1, #0
 8007de2:	4618      	mov	r0, r3
 8007de4:	f011 f88d 	bl	8018f02 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007de8:	4b9f      	ldr	r3, [pc, #636]	@ (8008068 <low_level_init+0x2a8>)
 8007dea:	4aa0      	ldr	r2, [pc, #640]	@ (800806c <low_level_init+0x2ac>)
 8007dec:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8007dee:	2300      	movs	r3, #0
 8007df0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8007df4:	2380      	movs	r3, #128	@ 0x80
 8007df6:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8007dfa:	23e1      	movs	r3, #225	@ 0xe1
 8007dfc:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8007e00:	2300      	movs	r3, #0
 8007e02:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8007e06:	2300      	movs	r3, #0
 8007e08:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x81;
 8007e0c:	2381      	movs	r3, #129	@ 0x81
 8007e0e:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8007e12:	4a95      	ldr	r2, [pc, #596]	@ (8008068 <low_level_init+0x2a8>)
 8007e14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007e18:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8007e1a:	4b93      	ldr	r3, [pc, #588]	@ (8008068 <low_level_init+0x2a8>)
 8007e1c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007e20:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8007e22:	4b91      	ldr	r3, [pc, #580]	@ (8008068 <low_level_init+0x2a8>)
 8007e24:	4a92      	ldr	r2, [pc, #584]	@ (8008070 <low_level_init+0x2b0>)
 8007e26:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8007e28:	4b8f      	ldr	r3, [pc, #572]	@ (8008068 <low_level_init+0x2a8>)
 8007e2a:	4a92      	ldr	r2, [pc, #584]	@ (8008074 <low_level_init+0x2b4>)
 8007e2c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8007e2e:	4b8e      	ldr	r3, [pc, #568]	@ (8008068 <low_level_init+0x2a8>)
 8007e30:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007e34:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007e36:	488c      	ldr	r0, [pc, #560]	@ (8008068 <low_level_init+0x2a8>)
 8007e38:	f7fb fc02 	bl	8003640 <HAL_ETH_Init>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007e42:	2238      	movs	r2, #56	@ 0x38
 8007e44:	2100      	movs	r1, #0
 8007e46:	488c      	ldr	r0, [pc, #560]	@ (8008078 <low_level_init+0x2b8>)
 8007e48:	f011 f85b 	bl	8018f02 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007e4c:	4b8a      	ldr	r3, [pc, #552]	@ (8008078 <low_level_init+0x2b8>)
 8007e4e:	2221      	movs	r2, #33	@ 0x21
 8007e50:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8007e52:	4b89      	ldr	r3, [pc, #548]	@ (8008078 <low_level_init+0x2b8>)
 8007e54:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8007e58:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8007e5a:	4b87      	ldr	r3, [pc, #540]	@ (8008078 <low_level_init+0x2b8>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007e60:	4886      	ldr	r0, [pc, #536]	@ (800807c <low_level_init+0x2bc>)
 8007e62:	f004 ff8f 	bl	800cd84 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2206      	movs	r2, #6
 8007e6a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007e6e:	4b7e      	ldr	r3, [pc, #504]	@ (8008068 <low_level_init+0x2a8>)
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	781a      	ldrb	r2, [r3, #0]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007e7a:	4b7b      	ldr	r3, [pc, #492]	@ (8008068 <low_level_init+0x2a8>)
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	785a      	ldrb	r2, [r3, #1]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007e86:	4b78      	ldr	r3, [pc, #480]	@ (8008068 <low_level_init+0x2a8>)
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	789a      	ldrb	r2, [r3, #2]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007e92:	4b75      	ldr	r3, [pc, #468]	@ (8008068 <low_level_init+0x2a8>)
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	78da      	ldrb	r2, [r3, #3]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007e9e:	4b72      	ldr	r3, [pc, #456]	@ (8008068 <low_level_init+0x2a8>)
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	791a      	ldrb	r2, [r3, #4]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007eaa:	4b6f      	ldr	r3, [pc, #444]	@ (8008068 <low_level_init+0x2a8>)
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	795a      	ldrb	r2, [r3, #5]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8007ebc:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007ec4:	f043 030a 	orr.w	r3, r3, #10
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8007ed8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007edc:	2101      	movs	r1, #1
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f000 fdba 	bl	8008a58 <osSemaphoreCreate>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	4a66      	ldr	r2, [pc, #408]	@ (8008080 <low_level_init+0x2c0>)
 8007ee8:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8007eea:	2300      	movs	r3, #0
 8007eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eee:	2300      	movs	r3, #0
 8007ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8007ef2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f000 fdad 	bl	8008a58 <osSemaphoreCreate>
 8007efe:	4603      	mov	r3, r0
 8007f00:	4a60      	ldr	r2, [pc, #384]	@ (8008084 <low_level_init+0x2c4>)
 8007f02:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8007f04:	4b5e      	ldr	r3, [pc, #376]	@ (8008080 <low_level_init+0x2c0>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2100      	movs	r1, #0
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f000 fdd6 	bl	8008abc <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8007f10:	4b5c      	ldr	r3, [pc, #368]	@ (8008084 <low_level_init+0x2c4>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2100      	movs	r1, #0
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 fdd0 	bl	8008abc <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8007f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8008088 <low_level_init+0x2c8>)
 8007f1e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007f22:	461d      	mov	r5, r3
 8007f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8007f30:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007f34:	6879      	ldr	r1, [r7, #4]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 fc85 	bl	8008846 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8007f3c:	4953      	ldr	r1, [pc, #332]	@ (800808c <low_level_init+0x2cc>)
 8007f3e:	4854      	ldr	r0, [pc, #336]	@ (8008090 <low_level_init+0x2d0>)
 8007f40:	f7fa f995 	bl	800226e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8007f44:	4852      	ldr	r0, [pc, #328]	@ (8008090 <low_level_init+0x2d0>)
 8007f46:	f7fa f9c4 	bl	80022d2 <LAN8742_Init>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d006      	beq.n	8007f5e <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f005 faf1 	bl	800d538 <netif_set_link_down>
    netif_set_down(netif);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f005 fa88 	bl	800d46c <netif_set_down>
 8007f5c:	e081      	b.n	8008062 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007f5e:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d165      	bne.n	8008032 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007f66:	484a      	ldr	r0, [pc, #296]	@ (8008090 <low_level_init+0x2d0>)
 8007f68:	f7fa fa00 	bl	800236c <LAN8742_GetLinkState>
 8007f6c:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007f70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	dc06      	bgt.n	8007f86 <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f005 fadd 	bl	800d538 <netif_set_link_down>
      netif_set_down(netif);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f005 fa74 	bl	800d46c <netif_set_down>
 8007f84:	e057      	b.n	8008036 <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 8007f86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f8a:	3b02      	subs	r3, #2
 8007f8c:	2b03      	cmp	r3, #3
 8007f8e:	d82b      	bhi.n	8007fe8 <low_level_init+0x228>
 8007f90:	a201      	add	r2, pc, #4	@ (adr r2, 8007f98 <low_level_init+0x1d8>)
 8007f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f96:	bf00      	nop
 8007f98:	08007fa9 	.word	0x08007fa9
 8007f9c:	08007fbb 	.word	0x08007fbb
 8007fa0:	08007fcb 	.word	0x08007fcb
 8007fa4:	08007fdb 	.word	0x08007fdb
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007fa8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007fb0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007fb4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007fb8:	e01f      	b.n	8007ffa <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007fc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007fc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007fc8:	e017      	b.n	8007ffa <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007fca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007fd8:	e00f      	b.n	8007ffa <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007fe6:	e008      	b.n	8007ffa <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007fe8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007ff0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ff4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007ff8:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007ffa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007ffe:	4619      	mov	r1, r3
 8008000:	4819      	ldr	r0, [pc, #100]	@ (8008068 <low_level_init+0x2a8>)
 8008002:	f7fc f805 	bl	8004010 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8008006:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800800a:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800800c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008010:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008012:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8008016:	4619      	mov	r1, r3
 8008018:	4813      	ldr	r0, [pc, #76]	@ (8008068 <low_level_init+0x2a8>)
 800801a:	f7fc f8f0 	bl	80041fe <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800801e:	4812      	ldr	r0, [pc, #72]	@ (8008068 <low_level_init+0x2a8>)
 8008020:	f7fb fba8 	bl	8003774 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f005 f9b5 	bl	800d394 <netif_set_up>
    netif_set_link_up(netif);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f005 fa50 	bl	800d4d0 <netif_set_link_up>
 8008030:	e001      	b.n	8008036 <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 8008032:	f7f9 fe1d 	bl	8001c70 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 8008036:	f7fa fa71 	bl	800251c <HAL_GetREVID>
 800803a:	4603      	mov	r3, r0
 800803c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008040:	d10f      	bne.n	8008062 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8008042:	4b14      	ldr	r3, [pc, #80]	@ (8008094 <low_level_init+0x2d4>)
 8008044:	f107 040c 	add.w	r4, r7, #12
 8008048:	461d      	mov	r5, r3
 800804a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800804c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800804e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008052:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 8008056:	f107 030c 	add.w	r3, r7, #12
 800805a:	2100      	movs	r1, #0
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fbf2 	bl	8008846 <osThreadCreate>
  }
}
 8008062:	37d0      	adds	r7, #208	@ 0xd0
 8008064:	46bd      	mov	sp, r7
 8008066:	bdb0      	pop	{r4, r5, r7, pc}
 8008068:	200058c0 	.word	0x200058c0
 800806c:	40028000 	.word	0x40028000
 8008070:	20000298 	.word	0x20000298
 8008074:	200001f8 	.word	0x200001f8
 8008078:	20005970 	.word	0x20005970
 800807c:	0801f62c 	.word	0x0801f62c
 8008080:	200058b8 	.word	0x200058b8
 8008084:	200058bc 	.word	0x200058bc
 8008088:	0801c9c4 	.word	0x0801c9c4
 800808c:	2000000c 	.word	0x2000000c
 8008090:	200059a8 	.word	0x200059a8
 8008094:	0801c9f0 	.word	0x0801c9f0

08008098 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b092      	sub	sp, #72	@ 0x48
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80080a2:	2300      	movs	r3, #0
 80080a4:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 80080b0:	f107 030c 	add.w	r3, r7, #12
 80080b4:	2230      	movs	r2, #48	@ 0x30
 80080b6:	2100      	movs	r1, #0
 80080b8:	4618      	mov	r0, r3
 80080ba:	f010 ff22 	bl	8018f02 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 80080be:	f107 030c 	add.w	r3, r7, #12
 80080c2:	2230      	movs	r2, #48	@ 0x30
 80080c4:	2100      	movs	r1, #0
 80080c6:	4618      	mov	r0, r3
 80080c8:	f010 ff1b 	bl	8018f02 <memset>

  for(q = p; q != NULL; q = q->next)
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80080d0:	e045      	b.n	800815e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 80080d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d902      	bls.n	80080de <low_level_output+0x46>
      return ERR_IF;
 80080d8:	f06f 030b 	mvn.w	r3, #11
 80080dc:	e07f      	b.n	80081de <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 80080de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e0:	6859      	ldr	r1, [r3, #4]
 80080e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080e4:	4613      	mov	r3, r2
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	4413      	add	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	3348      	adds	r3, #72	@ 0x48
 80080ee:	443b      	add	r3, r7
 80080f0:	3b3c      	subs	r3, #60	@ 0x3c
 80080f2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 80080f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f6:	895b      	ldrh	r3, [r3, #10]
 80080f8:	4619      	mov	r1, r3
 80080fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080fc:	4613      	mov	r3, r2
 80080fe:	005b      	lsls	r3, r3, #1
 8008100:	4413      	add	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	3348      	adds	r3, #72	@ 0x48
 8008106:	443b      	add	r3, r7
 8008108:	3b38      	subs	r3, #56	@ 0x38
 800810a:	6019      	str	r1, [r3, #0]

    if(i>0)
 800810c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800810e:	2b00      	cmp	r3, #0
 8008110:	d011      	beq.n	8008136 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8008112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008114:	1e5a      	subs	r2, r3, #1
 8008116:	f107 000c 	add.w	r0, r7, #12
 800811a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800811c:	460b      	mov	r3, r1
 800811e:	005b      	lsls	r3, r3, #1
 8008120:	440b      	add	r3, r1
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	18c1      	adds	r1, r0, r3
 8008126:	4613      	mov	r3, r2
 8008128:	005b      	lsls	r3, r3, #1
 800812a:	4413      	add	r3, r2
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	3348      	adds	r3, #72	@ 0x48
 8008130:	443b      	add	r3, r7
 8008132:	3b34      	subs	r3, #52	@ 0x34
 8008134:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8008136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d109      	bne.n	8008152 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800813e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008140:	4613      	mov	r3, r2
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	4413      	add	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	3348      	adds	r3, #72	@ 0x48
 800814a:	443b      	add	r3, r7
 800814c:	3b34      	subs	r3, #52	@ 0x34
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]
    }

    i++;
 8008152:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008154:	3301      	adds	r3, #1
 8008156:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8008158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	643b      	str	r3, [r7, #64]	@ 0x40
 800815e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008160:	2b00      	cmp	r3, #0
 8008162:	d1b6      	bne.n	80080d2 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	891b      	ldrh	r3, [r3, #8]
 8008168:	461a      	mov	r2, r3
 800816a:	4b1f      	ldr	r3, [pc, #124]	@ (80081e8 <low_level_output+0x150>)
 800816c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800816e:	4a1e      	ldr	r2, [pc, #120]	@ (80081e8 <low_level_output+0x150>)
 8008170:	f107 030c 	add.w	r3, r7, #12
 8008174:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8008176:	4a1c      	ldr	r2, [pc, #112]	@ (80081e8 <low_level_output+0x150>)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800817c:	6838      	ldr	r0, [r7, #0]
 800817e:	f005 fe5f 	bl	800de40 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8008182:	4919      	ldr	r1, [pc, #100]	@ (80081e8 <low_level_output+0x150>)
 8008184:	4819      	ldr	r0, [pc, #100]	@ (80081ec <low_level_output+0x154>)
 8008186:	f7fb fbe5 	bl	8003954 <HAL_ETH_Transmit_IT>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d103      	bne.n	8008198 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8008190:	2300      	movs	r3, #0
 8008192:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008196:	e01b      	b.n	80081d0 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8008198:	4814      	ldr	r0, [pc, #80]	@ (80081ec <low_level_output+0x154>)
 800819a:	f7fc f88d 	bl	80042b8 <HAL_ETH_GetError>
 800819e:	4603      	mov	r3, r0
 80081a0:	f003 0302 	and.w	r3, r3, #2
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00d      	beq.n	80081c4 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 80081a8:	4b11      	ldr	r3, [pc, #68]	@ (80081f0 <low_level_output+0x158>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80081b0:	4618      	mov	r0, r3
 80081b2:	f000 fc83 	bl	8008abc <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 80081b6:	480d      	ldr	r0, [pc, #52]	@ (80081ec <low_level_output+0x154>)
 80081b8:	f7fb fd6c 	bl	8003c94 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 80081bc:	23fe      	movs	r3, #254	@ 0xfe
 80081be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80081c2:	e005      	b.n	80081d0 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 80081c4:	6838      	ldr	r0, [r7, #0]
 80081c6:	f005 fd95 	bl	800dcf4 <pbuf_free>
        errval =  ERR_IF;
 80081ca:	23f4      	movs	r3, #244	@ 0xf4
 80081cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 80081d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80081d4:	f113 0f02 	cmn.w	r3, #2
 80081d8:	d0d3      	beq.n	8008182 <low_level_output+0xea>

  return errval;
 80081da:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3748      	adds	r7, #72	@ 0x48
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	20005970 	.word	0x20005970
 80081ec:	200058c0 	.word	0x200058c0
 80081f0:	200058bc 	.word	0x200058bc

080081f4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80081fc:	2300      	movs	r3, #0
 80081fe:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8008200:	4b07      	ldr	r3, [pc, #28]	@ (8008220 <low_level_input+0x2c>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d105      	bne.n	8008214 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8008208:	f107 030c 	add.w	r3, r7, #12
 800820c:	4619      	mov	r1, r3
 800820e:	4805      	ldr	r0, [pc, #20]	@ (8008224 <low_level_input+0x30>)
 8008210:	f7fb fbfc 	bl	8003a0c <HAL_ETH_ReadData>
  }

  return p;
 8008214:	68fb      	ldr	r3, [r7, #12]
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	200058b4 	.word	0x200058b4
 8008224:	200058c0 	.word	0x200058c0

08008228 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008230:	2300      	movs	r3, #0
 8008232:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008238:	4b0f      	ldr	r3, [pc, #60]	@ (8008278 <ethernetif_input+0x50>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f04f 31ff 	mov.w	r1, #4294967295
 8008240:	4618      	mov	r0, r3
 8008242:	f000 fc3b 	bl	8008abc <osSemaphoreWait>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1f5      	bne.n	8008238 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800824c:	68b8      	ldr	r0, [r7, #8]
 800824e:	f7ff ffd1 	bl	80081f4 <low_level_input>
 8008252:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	68b9      	ldr	r1, [r7, #8]
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	4798      	blx	r3
 8008264:	4603      	mov	r3, r0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d002      	beq.n	8008270 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f005 fd42 	bl	800dcf4 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1ea      	bne.n	800824c <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008276:	e7df      	b.n	8008238 <ethernetif_input+0x10>
 8008278:	200058b8 	.word	0x200058b8

0800827c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d106      	bne.n	8008298 <ethernetif_init+0x1c>
 800828a:	4b0e      	ldr	r3, [pc, #56]	@ (80082c4 <ethernetif_init+0x48>)
 800828c:	f240 2217 	movw	r2, #535	@ 0x217
 8008290:	490d      	ldr	r1, [pc, #52]	@ (80082c8 <ethernetif_init+0x4c>)
 8008292:	480e      	ldr	r0, [pc, #56]	@ (80082cc <ethernetif_init+0x50>)
 8008294:	f010 fd5e 	bl	8018d54 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2273      	movs	r2, #115	@ 0x73
 800829c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2274      	movs	r2, #116	@ 0x74
 80082a4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4a09      	ldr	r2, [pc, #36]	@ (80082d0 <ethernetif_init+0x54>)
 80082ac:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a08      	ldr	r2, [pc, #32]	@ (80082d4 <ethernetif_init+0x58>)
 80082b2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f7ff fd83 	bl	8007dc0 <low_level_init>

  return ERR_OK;
 80082ba:	2300      	movs	r3, #0
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3708      	adds	r7, #8
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	0801ca0c 	.word	0x0801ca0c
 80082c8:	0801ca28 	.word	0x0801ca28
 80082cc:	0801ca38 	.word	0x0801ca38
 80082d0:	08015b55 	.word	0x08015b55
 80082d4:	08008099 	.word	0x08008099

080082d8 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80082e4:	68f9      	ldr	r1, [r7, #12]
 80082e6:	4809      	ldr	r0, [pc, #36]	@ (800830c <pbuf_free_custom+0x34>)
 80082e8:	f004 fe3c 	bl	800cf64 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80082ec:	4b08      	ldr	r3, [pc, #32]	@ (8008310 <pbuf_free_custom+0x38>)
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d107      	bne.n	8008304 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80082f4:	4b06      	ldr	r3, [pc, #24]	@ (8008310 <pbuf_free_custom+0x38>)
 80082f6:	2200      	movs	r2, #0
 80082f8:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 80082fa:	4b06      	ldr	r3, [pc, #24]	@ (8008314 <pbuf_free_custom+0x3c>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 fc2a 	bl	8008b58 <osSemaphoreRelease>
  }
}
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	0801f62c 	.word	0x0801f62c
 8008310:	200058b4 	.word	0x200058b4
 8008314:	200058b8 	.word	0x200058b8

08008318 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800831c:	f7fa f8ce 	bl	80024bc <HAL_GetTick>
 8008320:	4603      	mov	r3, r0
}
 8008322:	4618      	mov	r0, r3
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b08e      	sub	sp, #56	@ 0x38
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008334:	2200      	movs	r2, #0
 8008336:	601a      	str	r2, [r3, #0]
 8008338:	605a      	str	r2, [r3, #4]
 800833a:	609a      	str	r2, [r3, #8]
 800833c:	60da      	str	r2, [r3, #12]
 800833e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a52      	ldr	r2, [pc, #328]	@ (8008490 <HAL_ETH_MspInit+0x168>)
 8008346:	4293      	cmp	r3, r2
 8008348:	f040 809e 	bne.w	8008488 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800834c:	4b51      	ldr	r3, [pc, #324]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800834e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008350:	4a50      	ldr	r2, [pc, #320]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 8008352:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008356:	6313      	str	r3, [r2, #48]	@ 0x30
 8008358:	4b4e      	ldr	r3, [pc, #312]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800835a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800835c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008360:	623b      	str	r3, [r7, #32]
 8008362:	6a3b      	ldr	r3, [r7, #32]
 8008364:	4b4b      	ldr	r3, [pc, #300]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 8008366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008368:	4a4a      	ldr	r2, [pc, #296]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800836a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800836e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008370:	4b48      	ldr	r3, [pc, #288]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 8008372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008374:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008378:	61fb      	str	r3, [r7, #28]
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	4b45      	ldr	r3, [pc, #276]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800837e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008380:	4a44      	ldr	r2, [pc, #272]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 8008382:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008386:	6313      	str	r3, [r2, #48]	@ 0x30
 8008388:	4b42      	ldr	r3, [pc, #264]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800838a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800838c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008390:	61bb      	str	r3, [r7, #24]
 8008392:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008394:	4b3f      	ldr	r3, [pc, #252]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 8008396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008398:	4a3e      	ldr	r2, [pc, #248]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 800839a:	f043 0304 	orr.w	r3, r3, #4
 800839e:	6313      	str	r3, [r2, #48]	@ 0x30
 80083a0:	4b3c      	ldr	r3, [pc, #240]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a4:	f003 0304 	and.w	r3, r3, #4
 80083a8:	617b      	str	r3, [r7, #20]
 80083aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083ac:	4b39      	ldr	r3, [pc, #228]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083b0:	4a38      	ldr	r2, [pc, #224]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083b2:	f043 0301 	orr.w	r3, r3, #1
 80083b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80083b8:	4b36      	ldr	r3, [pc, #216]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	613b      	str	r3, [r7, #16]
 80083c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083c4:	4b33      	ldr	r3, [pc, #204]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c8:	4a32      	ldr	r2, [pc, #200]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083ca:	f043 0302 	orr.w	r3, r3, #2
 80083ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80083d0:	4b30      	ldr	r3, [pc, #192]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083d4:	f003 0302 	and.w	r3, r3, #2
 80083d8:	60fb      	str	r3, [r7, #12]
 80083da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80083dc:	4b2d      	ldr	r3, [pc, #180]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e0:	4a2c      	ldr	r2, [pc, #176]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80083e8:	4b2a      	ldr	r3, [pc, #168]	@ (8008494 <HAL_ETH_MspInit+0x16c>)
 80083ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083f0:	60bb      	str	r3, [r7, #8]
 80083f2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80083f4:	2332      	movs	r3, #50	@ 0x32
 80083f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083f8:	2302      	movs	r3, #2
 80083fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083fc:	2300      	movs	r3, #0
 80083fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008400:	2303      	movs	r3, #3
 8008402:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008404:	230b      	movs	r3, #11
 8008406:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800840c:	4619      	mov	r1, r3
 800840e:	4822      	ldr	r0, [pc, #136]	@ (8008498 <HAL_ETH_MspInit+0x170>)
 8008410:	f7fc fb8c 	bl	8004b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8008414:	2386      	movs	r3, #134	@ 0x86
 8008416:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008418:	2302      	movs	r3, #2
 800841a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800841c:	2300      	movs	r3, #0
 800841e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008420:	2303      	movs	r3, #3
 8008422:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008424:	230b      	movs	r3, #11
 8008426:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800842c:	4619      	mov	r1, r3
 800842e:	481b      	ldr	r0, [pc, #108]	@ (800849c <HAL_ETH_MspInit+0x174>)
 8008430:	f7fc fb7c 	bl	8004b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8008434:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008438:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800843a:	2302      	movs	r3, #2
 800843c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800843e:	2300      	movs	r3, #0
 8008440:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008442:	2303      	movs	r3, #3
 8008444:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008446:	230b      	movs	r3, #11
 8008448:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800844a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800844e:	4619      	mov	r1, r3
 8008450:	4813      	ldr	r0, [pc, #76]	@ (80084a0 <HAL_ETH_MspInit+0x178>)
 8008452:	f7fc fb6b 	bl	8004b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8008456:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800845c:	2302      	movs	r3, #2
 800845e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008460:	2300      	movs	r3, #0
 8008462:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008464:	2303      	movs	r3, #3
 8008466:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008468:	230b      	movs	r3, #11
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800846c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008470:	4619      	mov	r1, r3
 8008472:	480c      	ldr	r0, [pc, #48]	@ (80084a4 <HAL_ETH_MspInit+0x17c>)
 8008474:	f7fc fb5a 	bl	8004b2c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8008478:	2200      	movs	r2, #0
 800847a:	2105      	movs	r1, #5
 800847c:	203d      	movs	r0, #61	@ 0x3d
 800847e:	f7fa fd3d 	bl	8002efc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008482:	203d      	movs	r0, #61	@ 0x3d
 8008484:	f7fa fd56 	bl	8002f34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8008488:	bf00      	nop
 800848a:	3738      	adds	r7, #56	@ 0x38
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	40028000 	.word	0x40028000
 8008494:	40023800 	.word	0x40023800
 8008498:	40020800 	.word	0x40020800
 800849c:	40020000 	.word	0x40020000
 80084a0:	40020400 	.word	0x40020400
 80084a4:	40021800 	.word	0x40021800

080084a8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 80084ac:	4802      	ldr	r0, [pc, #8]	@ (80084b8 <ETH_PHY_IO_Init+0x10>)
 80084ae:	f7fb fec1 	bl	8004234 <HAL_ETH_SetMDIOClockRange>

  return 0;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	200058c0 	.word	0x200058c0

080084bc <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 80084bc:	b480      	push	{r7}
 80084be:	af00      	add	r7, sp, #0
  return 0;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	68f9      	ldr	r1, [r7, #12]
 80084de:	4807      	ldr	r0, [pc, #28]	@ (80084fc <ETH_PHY_IO_ReadReg+0x30>)
 80084e0:	f7fb fd02 	bl	8003ee8 <HAL_ETH_ReadPHYRegister>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d002      	beq.n	80084f0 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 80084ea:	f04f 33ff 	mov.w	r3, #4294967295
 80084ee:	e000      	b.n	80084f2 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	200058c0 	.word	0x200058c0

08008500 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	68f9      	ldr	r1, [r7, #12]
 8008512:	4807      	ldr	r0, [pc, #28]	@ (8008530 <ETH_PHY_IO_WriteReg+0x30>)
 8008514:	f7fb fd33 	bl	8003f7e <HAL_ETH_WritePHYRegister>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800851e:	f04f 33ff 	mov.w	r3, #4294967295
 8008522:	e000      	b.n	8008526 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	200058c0 	.word	0x200058c0

08008534 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008538:	f7f9 ffc0 	bl	80024bc <HAL_GetTick>
 800853c:	4603      	mov	r3, r0
}
 800853e:	4618      	mov	r0, r3
 8008540:	bd80      	pop	{r7, pc}
	...

08008544 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b0a0      	sub	sp, #128	@ 0x80
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800854c:	f107 0308 	add.w	r3, r7, #8
 8008550:	2264      	movs	r2, #100	@ 0x64
 8008552:	2100      	movs	r1, #0
 8008554:	4618      	mov	r0, r3
 8008556:	f010 fcd4 	bl	8018f02 <memset>
  int32_t PHYLinkState = 0;
 800855a:	2300      	movs	r3, #0
 800855c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800855e:	2300      	movs	r3, #0
 8008560:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008562:	2300      	movs	r3, #0
 8008564:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008566:	2300      	movs	r3, #0
 8008568:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800856e:	483a      	ldr	r0, [pc, #232]	@ (8008658 <ethernet_link_thread+0x114>)
 8008570:	f7f9 fefc 	bl	800236c <LAN8742_GetLinkState>
 8008574:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8008576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008578:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800857c:	089b      	lsrs	r3, r3, #2
 800857e:	f003 0301 	and.w	r3, r3, #1
 8008582:	b2db      	uxtb	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00c      	beq.n	80085a2 <ethernet_link_thread+0x5e>
 8008588:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800858a:	2b01      	cmp	r3, #1
 800858c:	dc09      	bgt.n	80085a2 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800858e:	4833      	ldr	r0, [pc, #204]	@ (800865c <ethernet_link_thread+0x118>)
 8008590:	f7fb f960 	bl	8003854 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8008594:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008596:	f004 ff69 	bl	800d46c <netif_set_down>
    netif_set_link_down(netif);
 800859a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800859c:	f004 ffcc 	bl	800d538 <netif_set_link_down>
 80085a0:	e055      	b.n	800864e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80085a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085a4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80085a8:	f003 0304 	and.w	r3, r3, #4
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d14e      	bne.n	800864e <ethernet_link_thread+0x10a>
 80085b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	dd4b      	ble.n	800864e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 80085b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085b8:	3b02      	subs	r3, #2
 80085ba:	2b03      	cmp	r3, #3
 80085bc:	d82a      	bhi.n	8008614 <ethernet_link_thread+0xd0>
 80085be:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <ethernet_link_thread+0x80>)
 80085c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c4:	080085d5 	.word	0x080085d5
 80085c8:	080085e7 	.word	0x080085e7
 80085cc:	080085f7 	.word	0x080085f7
 80085d0:	08008607 	.word	0x08008607
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80085d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80085d8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80085da:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085de:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80085e0:	2301      	movs	r3, #1
 80085e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80085e4:	e017      	b.n	8008616 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80085e6:	2300      	movs	r3, #0
 80085e8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80085ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085ee:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80085f0:	2301      	movs	r3, #1
 80085f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80085f4:	e00f      	b.n	8008616 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80085f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80085fa:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80085fc:	2300      	movs	r3, #0
 80085fe:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8008600:	2301      	movs	r3, #1
 8008602:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008604:	e007      	b.n	8008616 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8008606:	2300      	movs	r3, #0
 8008608:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800860a:	2300      	movs	r3, #0
 800860c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800860e:	2301      	movs	r3, #1
 8008610:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8008612:	e000      	b.n	8008616 <ethernet_link_thread+0xd2>
    default:
      break;
 8008614:	bf00      	nop
    }

    if(linkchanged)
 8008616:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008618:	2b00      	cmp	r3, #0
 800861a:	d018      	beq.n	800864e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800861c:	f107 0308 	add.w	r3, r7, #8
 8008620:	4619      	mov	r1, r3
 8008622:	480e      	ldr	r0, [pc, #56]	@ (800865c <ethernet_link_thread+0x118>)
 8008624:	f7fb fcf4 	bl	8004010 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8008628:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800862a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800862c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800862e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008630:	f107 0308 	add.w	r3, r7, #8
 8008634:	4619      	mov	r1, r3
 8008636:	4809      	ldr	r0, [pc, #36]	@ (800865c <ethernet_link_thread+0x118>)
 8008638:	f7fb fde1 	bl	80041fe <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800863c:	4807      	ldr	r0, [pc, #28]	@ (800865c <ethernet_link_thread+0x118>)
 800863e:	f7fb f899 	bl	8003774 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8008642:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008644:	f004 fea6 	bl	800d394 <netif_set_up>
      netif_set_link_up(netif);
 8008648:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800864a:	f004 ff41 	bl	800d4d0 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800864e:	2064      	movs	r0, #100	@ 0x64
 8008650:	f000 f951 	bl	80088f6 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008654:	e78b      	b.n	800856e <ethernet_link_thread+0x2a>
 8008656:	bf00      	nop
 8008658:	200059a8 	.word	0x200059a8
 800865c:	200058c0 	.word	0x200058c0

08008660 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af02      	add	r7, sp, #8
 8008666:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008668:	4812      	ldr	r0, [pc, #72]	@ (80086b4 <HAL_ETH_RxAllocateCallback+0x54>)
 800866a:	f004 fc07 	bl	800ce7c <memp_malloc_pool>
 800866e:	60f8      	str	r0, [r7, #12]
  if (p)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d014      	beq.n	80086a0 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f103 0220 	add.w	r2, r3, #32
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	4a0d      	ldr	r2, [pc, #52]	@ (80086b8 <HAL_ETH_RxAllocateCallback+0x58>)
 8008684:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800868e:	9201      	str	r2, [sp, #4]
 8008690:	9300      	str	r3, [sp, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2241      	movs	r2, #65	@ 0x41
 8008696:	2100      	movs	r1, #0
 8008698:	2000      	movs	r0, #0
 800869a:	f005 f971 	bl	800d980 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800869e:	e005      	b.n	80086ac <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80086a0:	4b06      	ldr	r3, [pc, #24]	@ (80086bc <HAL_ETH_RxAllocateCallback+0x5c>)
 80086a2:	2201      	movs	r2, #1
 80086a4:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	601a      	str	r2, [r3, #0]
}
 80086ac:	bf00      	nop
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	0801f62c 	.word	0x0801f62c
 80086b8:	080082d9 	.word	0x080082d9
 80086bc:	200058b4 	.word	0x200058b4

080086c0 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b088      	sub	sp, #32
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	60f8      	str	r0, [r7, #12]
 80086c8:	60b9      	str	r1, [r7, #8]
 80086ca:	607a      	str	r2, [r7, #4]
 80086cc:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	3b20      	subs	r3, #32
 80086de:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	2200      	movs	r2, #0
 80086e4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	2200      	movs	r2, #0
 80086ea:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	887a      	ldrh	r2, [r7, #2]
 80086f0:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d103      	bne.n	8008702 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	69fa      	ldr	r2, [r7, #28]
 80086fe:	601a      	str	r2, [r3, #0]
 8008700:	e003      	b.n	800870a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	69fa      	ldr	r2, [r7, #28]
 800870e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	61fb      	str	r3, [r7, #28]
 8008716:	e009      	b.n	800872c <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	891a      	ldrh	r2, [r3, #8]
 800871c:	887b      	ldrh	r3, [r7, #2]
 800871e:	4413      	add	r3, r2
 8008720:	b29a      	uxth	r2, r3
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	61fb      	str	r3, [r7, #28]
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f2      	bne.n	8008718 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8008732:	887b      	ldrh	r3, [r7, #2]
 8008734:	4619      	mov	r1, r3
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f7ff fade 	bl	8007cf8 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800873c:	bf00      	nop
 800873e:	3720      	adds	r7, #32
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f005 fad1 	bl	800dcf4 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8008752:	bf00      	nop
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
	...

0800875c <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 8008764:	4b15      	ldr	r3, [pc, #84]	@ (80087bc <RMII_Thread+0x60>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800876c:	2b00      	cmp	r3, #0
 800876e:	d003      	beq.n	8008778 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8008770:	2000      	movs	r0, #0
 8008772:	f000 f8b4 	bl	80088de <osThreadTerminate>
 8008776:	e7f5      	b.n	8008764 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8008778:	4b10      	ldr	r3, [pc, #64]	@ (80087bc <RMII_Thread+0x60>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8008780:	2b0a      	cmp	r3, #10
 8008782:	d916      	bls.n	80087b2 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 8008784:	4b0e      	ldr	r3, [pc, #56]	@ (80087c0 <RMII_Thread+0x64>)
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4a0d      	ldr	r2, [pc, #52]	@ (80087c0 <RMII_Thread+0x64>)
 800878a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800878e:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8008790:	4b0b      	ldr	r3, [pc, #44]	@ (80087c0 <RMII_Thread+0x64>)
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	4a0a      	ldr	r2, [pc, #40]	@ (80087c0 <RMII_Thread+0x64>)
 8008796:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800879a:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800879c:	4b07      	ldr	r3, [pc, #28]	@ (80087bc <RMII_Thread+0x60>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80087a4:	4b05      	ldr	r3, [pc, #20]	@ (80087bc <RMII_Thread+0x60>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f042 0201 	orr.w	r2, r2, #1
 80087ac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80087b0:	e7d8      	b.n	8008764 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 80087b2:	20c8      	movs	r0, #200	@ 0xc8
 80087b4:	f000 f89f 	bl	80088f6 <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 80087b8:	e7d4      	b.n	8008764 <RMII_Thread+0x8>
 80087ba:	bf00      	nop
 80087bc:	200058c0 	.word	0x200058c0
 80087c0:	40013800 	.word	0x40013800

080087c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	4603      	mov	r3, r0
 80087cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80087d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087d6:	2b84      	cmp	r3, #132	@ 0x84
 80087d8:	d005      	beq.n	80087e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80087da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	4413      	add	r3, r2
 80087e2:	3303      	adds	r3, #3
 80087e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80087e6:	68fb      	ldr	r3, [r7, #12]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087fa:	f3ef 8305 	mrs	r3, IPSR
 80087fe:	607b      	str	r3, [r7, #4]
  return(result);
 8008800:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008802:	2b00      	cmp	r3, #0
 8008804:	bf14      	ite	ne
 8008806:	2301      	movne	r3, #1
 8008808:	2300      	moveq	r3, #0
 800880a:	b2db      	uxtb	r3, r3
}
 800880c:	4618      	mov	r0, r3
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800881c:	f001 ff4a 	bl	800a6b4 <vTaskStartScheduler>
  
  return osOK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	bd80      	pop	{r7, pc}

08008826 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800882a:	f7ff ffe3 	bl	80087f4 <inHandlerMode>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8008834:	f002 f86a 	bl	800a90c <xTaskGetTickCountFromISR>
 8008838:	4603      	mov	r3, r0
 800883a:	e002      	b.n	8008842 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800883c:	f002 f856 	bl	800a8ec <xTaskGetTickCount>
 8008840:	4603      	mov	r3, r0
  }
}
 8008842:	4618      	mov	r0, r3
 8008844:	bd80      	pop	{r7, pc}

08008846 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008846:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008848:	b089      	sub	sp, #36	@ 0x24
 800884a:	af04      	add	r7, sp, #16
 800884c:	6078      	str	r0, [r7, #4]
 800884e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	695b      	ldr	r3, [r3, #20]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d020      	beq.n	800889a <osThreadCreate+0x54>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d01c      	beq.n	800889a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685c      	ldr	r4, [r3, #4]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	691e      	ldr	r6, [r3, #16]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008872:	4618      	mov	r0, r3
 8008874:	f7ff ffa6 	bl	80087c4 <makeFreeRtosPriority>
 8008878:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008882:	9202      	str	r2, [sp, #8]
 8008884:	9301      	str	r3, [sp, #4]
 8008886:	9100      	str	r1, [sp, #0]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	4632      	mov	r2, r6
 800888c:	4629      	mov	r1, r5
 800888e:	4620      	mov	r0, r4
 8008890:	f001 faee 	bl	8009e70 <xTaskCreateStatic>
 8008894:	4603      	mov	r3, r0
 8008896:	60fb      	str	r3, [r7, #12]
 8008898:	e01c      	b.n	80088d4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685c      	ldr	r4, [r3, #4]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80088a6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7ff ff88 	bl	80087c4 <makeFreeRtosPriority>
 80088b4:	4602      	mov	r2, r0
 80088b6:	f107 030c 	add.w	r3, r7, #12
 80088ba:	9301      	str	r3, [sp, #4]
 80088bc:	9200      	str	r2, [sp, #0]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	4632      	mov	r2, r6
 80088c2:	4629      	mov	r1, r5
 80088c4:	4620      	mov	r0, r4
 80088c6:	f001 fb39 	bl	8009f3c <xTaskCreate>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d001      	beq.n	80088d4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80088d0:	2300      	movs	r3, #0
 80088d2:	e000      	b.n	80088d6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80088d4:	68fb      	ldr	r3, [r7, #12]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088de <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b082      	sub	sp, #8
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f001 fc7a 	bl	800a1e0 <vTaskDelete>
  return osOK;
 80088ec:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b084      	sub	sp, #16
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d001      	beq.n	800890c <osDelay+0x16>
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	e000      	b.n	800890e <osDelay+0x18>
 800890c:	2301      	movs	r3, #1
 800890e:	4618      	mov	r0, r3
 8008910:	f001 fcf8 	bl	800a304 <vTaskDelay>
  
  return osOK;
 8008914:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b082      	sub	sp, #8
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d007      	beq.n	800893e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	4619      	mov	r1, r3
 8008934:	2001      	movs	r0, #1
 8008936:	f000 fc8a 	bl	800924e <xQueueCreateMutexStatic>
 800893a:	4603      	mov	r3, r0
 800893c:	e003      	b.n	8008946 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800893e:	2001      	movs	r0, #1
 8008940:	f000 fc6d 	bl	800921e <xQueueCreateMutex>
 8008944:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8008946:	4618      	mov	r0, r3
 8008948:	3708      	adds	r7, #8
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
	...

08008950 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800895a:	2300      	movs	r3, #0
 800895c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d101      	bne.n	8008968 <osMutexWait+0x18>
    return osErrorParameter;
 8008964:	2380      	movs	r3, #128	@ 0x80
 8008966:	e03a      	b.n	80089de <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8008968:	2300      	movs	r3, #0
 800896a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008972:	d103      	bne.n	800897c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8008974:	f04f 33ff 	mov.w	r3, #4294967295
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	e009      	b.n	8008990 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d006      	beq.n	8008990 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <osMutexWait+0x40>
      ticks = 1;
 800898c:	2301      	movs	r3, #1
 800898e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008990:	f7ff ff30 	bl	80087f4 <inHandlerMode>
 8008994:	4603      	mov	r3, r0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d017      	beq.n	80089ca <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800899a:	f107 0308 	add.w	r3, r7, #8
 800899e:	461a      	mov	r2, r3
 80089a0:	2100      	movs	r1, #0
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 f8b4 	bl	8009b10 <xQueueReceiveFromISR>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d001      	beq.n	80089b2 <osMutexWait+0x62>
      return osErrorOS;
 80089ae:	23ff      	movs	r3, #255	@ 0xff
 80089b0:	e015      	b.n	80089de <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d011      	beq.n	80089dc <osMutexWait+0x8c>
 80089b8:	4b0b      	ldr	r3, [pc, #44]	@ (80089e8 <osMutexWait+0x98>)
 80089ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089be:	601a      	str	r2, [r3, #0]
 80089c0:	f3bf 8f4f 	dsb	sy
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	e008      	b.n	80089dc <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80089ca:	68f9      	ldr	r1, [r7, #12]
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 ff87 	bl	80098e0 <xQueueSemaphoreTake>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d001      	beq.n	80089dc <osMutexWait+0x8c>
    return osErrorOS;
 80089d8:	23ff      	movs	r3, #255	@ 0xff
 80089da:	e000      	b.n	80089de <osMutexWait+0x8e>
  }
  
  return osOK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	e000ed04 	.word	0xe000ed04

080089ec <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80089fc:	f7ff fefa 	bl	80087f4 <inHandlerMode>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d016      	beq.n	8008a34 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8008a06:	f107 0308 	add.w	r3, r7, #8
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fde6 	bl	80095de <xQueueGiveFromISR>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d001      	beq.n	8008a1c <osMutexRelease+0x30>
      return osErrorOS;
 8008a18:	23ff      	movs	r3, #255	@ 0xff
 8008a1a:	e017      	b.n	8008a4c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d013      	beq.n	8008a4a <osMutexRelease+0x5e>
 8008a22:	4b0c      	ldr	r3, [pc, #48]	@ (8008a54 <osMutexRelease+0x68>)
 8008a24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a28:	601a      	str	r2, [r3, #0]
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	f3bf 8f6f 	isb	sy
 8008a32:	e00a      	b.n	8008a4a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8008a34:	2300      	movs	r3, #0
 8008a36:	2200      	movs	r2, #0
 8008a38:	2100      	movs	r1, #0
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 fc22 	bl	8009284 <xQueueGenericSend>
 8008a40:	4603      	mov	r3, r0
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d001      	beq.n	8008a4a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8008a46:	23ff      	movs	r3, #255	@ 0xff
 8008a48:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3710      	adds	r7, #16
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	e000ed04 	.word	0xe000ed04

08008a58 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b086      	sub	sp, #24
 8008a5c:	af02      	add	r7, sp, #8
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d00f      	beq.n	8008a8a <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d10a      	bne.n	8008a86 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	2203      	movs	r2, #3
 8008a76:	9200      	str	r2, [sp, #0]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	2001      	movs	r0, #1
 8008a7e:	f000 facb 	bl	8009018 <xQueueGenericCreateStatic>
 8008a82:	4603      	mov	r3, r0
 8008a84:	e016      	b.n	8008ab4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8008a86:	2300      	movs	r3, #0
 8008a88:	e014      	b.n	8008ab4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d110      	bne.n	8008ab2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008a90:	2203      	movs	r2, #3
 8008a92:	2100      	movs	r1, #0
 8008a94:	2001      	movs	r0, #1
 8008a96:	f000 fb46 	bl	8009126 <xQueueGenericCreate>
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d005      	beq.n	8008aae <osSemaphoreCreate+0x56>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	2100      	movs	r1, #0
 8008aa8:	68f8      	ldr	r0, [r7, #12]
 8008aaa:	f000 fbeb 	bl	8009284 <xQueueGenericSend>
      return sema;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	e000      	b.n	8008ab4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008ab2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3710      	adds	r7, #16
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d101      	bne.n	8008ad4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008ad0:	2380      	movs	r3, #128	@ 0x80
 8008ad2:	e03a      	b.n	8008b4a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ade:	d103      	bne.n	8008ae8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8008ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae4:	60fb      	str	r3, [r7, #12]
 8008ae6:	e009      	b.n	8008afc <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d006      	beq.n	8008afc <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d101      	bne.n	8008afc <osSemaphoreWait+0x40>
      ticks = 1;
 8008af8:	2301      	movs	r3, #1
 8008afa:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008afc:	f7ff fe7a 	bl	80087f4 <inHandlerMode>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d017      	beq.n	8008b36 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008b06:	f107 0308 	add.w	r3, r7, #8
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fffe 	bl	8009b10 <xQueueReceiveFromISR>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d001      	beq.n	8008b1e <osSemaphoreWait+0x62>
      return osErrorOS;
 8008b1a:	23ff      	movs	r3, #255	@ 0xff
 8008b1c:	e015      	b.n	8008b4a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d011      	beq.n	8008b48 <osSemaphoreWait+0x8c>
 8008b24:	4b0b      	ldr	r3, [pc, #44]	@ (8008b54 <osSemaphoreWait+0x98>)
 8008b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b2a:	601a      	str	r2, [r3, #0]
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	f3bf 8f6f 	isb	sy
 8008b34:	e008      	b.n	8008b48 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008b36:	68f9      	ldr	r1, [r7, #12]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fed1 	bl	80098e0 <xQueueSemaphoreTake>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d001      	beq.n	8008b48 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008b44:	23ff      	movs	r3, #255	@ 0xff
 8008b46:	e000      	b.n	8008b4a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3710      	adds	r7, #16
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	e000ed04 	.word	0xe000ed04

08008b58 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008b60:	2300      	movs	r3, #0
 8008b62:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008b64:	2300      	movs	r3, #0
 8008b66:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008b68:	f7ff fe44 	bl	80087f4 <inHandlerMode>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d016      	beq.n	8008ba0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008b72:	f107 0308 	add.w	r3, r7, #8
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fd30 	bl	80095de <xQueueGiveFromISR>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d001      	beq.n	8008b88 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008b84:	23ff      	movs	r3, #255	@ 0xff
 8008b86:	e017      	b.n	8008bb8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d013      	beq.n	8008bb6 <osSemaphoreRelease+0x5e>
 8008b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8008bc0 <osSemaphoreRelease+0x68>)
 8008b90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b94:	601a      	str	r2, [r3, #0]
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	e00a      	b.n	8008bb6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	2100      	movs	r1, #0
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 fb6c 	bl	8009284 <xQueueGenericSend>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d001      	beq.n	8008bb6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008bb2:	23ff      	movs	r3, #255	@ 0xff
 8008bb4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	e000ed04 	.word	0xe000ed04

08008bc4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008bc4:	b590      	push	{r4, r7, lr}
 8008bc6:	b085      	sub	sp, #20
 8008bc8:	af02      	add	r7, sp, #8
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d011      	beq.n	8008bfa <osMessageCreate+0x36>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00d      	beq.n	8008bfa <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6859      	ldr	r1, [r3, #4]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	689a      	ldr	r2, [r3, #8]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	2400      	movs	r4, #0
 8008bf0:	9400      	str	r4, [sp, #0]
 8008bf2:	f000 fa11 	bl	8009018 <xQueueGenericCreateStatic>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	e008      	b.n	8008c0c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6818      	ldr	r0, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	4619      	mov	r1, r3
 8008c06:	f000 fa8e 	bl	8009126 <xQueueGenericCreate>
 8008c0a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd90      	pop	{r4, r7, pc}

08008c14 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008c20:	2300      	movs	r3, #0
 8008c22:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <osMessagePut+0x1e>
    ticks = 1;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8008c32:	f7ff fddf 	bl	80087f4 <inHandlerMode>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d018      	beq.n	8008c6e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8008c3c:	f107 0210 	add.w	r2, r7, #16
 8008c40:	f107 0108 	add.w	r1, r7, #8
 8008c44:	2300      	movs	r3, #0
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f000 fc26 	bl	8009498 <xQueueGenericSendFromISR>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d001      	beq.n	8008c56 <osMessagePut+0x42>
      return osErrorOS;
 8008c52:	23ff      	movs	r3, #255	@ 0xff
 8008c54:	e018      	b.n	8008c88 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d014      	beq.n	8008c86 <osMessagePut+0x72>
 8008c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008c90 <osMessagePut+0x7c>)
 8008c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c62:	601a      	str	r2, [r3, #0]
 8008c64:	f3bf 8f4f 	dsb	sy
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	e00b      	b.n	8008c86 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8008c6e:	f107 0108 	add.w	r1, r7, #8
 8008c72:	2300      	movs	r3, #0
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	68f8      	ldr	r0, [r7, #12]
 8008c78:	f000 fb04 	bl	8009284 <xQueueGenericSend>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d001      	beq.n	8008c86 <osMessagePut+0x72>
      return osErrorOS;
 8008c82:	23ff      	movs	r3, #255	@ 0xff
 8008c84:	e000      	b.n	8008c88 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3718      	adds	r7, #24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	e000ed04 	.word	0xe000ed04

08008c94 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008c94:	b590      	push	{r4, r7, lr}
 8008c96:	b08b      	sub	sp, #44	@ 0x2c
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d10a      	bne.n	8008cc4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8008cae:	2380      	movs	r3, #128	@ 0x80
 8008cb0:	617b      	str	r3, [r7, #20]
    return event;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	461c      	mov	r4, r3
 8008cb6:	f107 0314 	add.w	r3, r7, #20
 8008cba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008cc2:	e054      	b.n	8008d6e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd2:	d103      	bne.n	8008cdc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cda:	e009      	b.n	8008cf0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d006      	beq.n	8008cf0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <osMessageGet+0x5c>
      ticks = 1;
 8008cec:	2301      	movs	r3, #1
 8008cee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008cf0:	f7ff fd80 	bl	80087f4 <inHandlerMode>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d01c      	beq.n	8008d34 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8008cfa:	f107 0220 	add.w	r2, r7, #32
 8008cfe:	f107 0314 	add.w	r3, r7, #20
 8008d02:	3304      	adds	r3, #4
 8008d04:	4619      	mov	r1, r3
 8008d06:	68b8      	ldr	r0, [r7, #8]
 8008d08:	f000 ff02 	bl	8009b10 <xQueueReceiveFromISR>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d102      	bne.n	8008d18 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8008d12:	2310      	movs	r3, #16
 8008d14:	617b      	str	r3, [r7, #20]
 8008d16:	e001      	b.n	8008d1c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008d1c:	6a3b      	ldr	r3, [r7, #32]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d01d      	beq.n	8008d5e <osMessageGet+0xca>
 8008d22:	4b15      	ldr	r3, [pc, #84]	@ (8008d78 <osMessageGet+0xe4>)
 8008d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d28:	601a      	str	r2, [r3, #0]
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	e014      	b.n	8008d5e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8008d34:	f107 0314 	add.w	r3, r7, #20
 8008d38:	3304      	adds	r3, #4
 8008d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	68b8      	ldr	r0, [r7, #8]
 8008d40:	f000 fce6 	bl	8009710 <xQueueReceive>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d102      	bne.n	8008d50 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8008d4a:	2310      	movs	r3, #16
 8008d4c:	617b      	str	r3, [r7, #20]
 8008d4e:	e006      	b.n	8008d5e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d101      	bne.n	8008d5a <osMessageGet+0xc6>
 8008d56:	2300      	movs	r3, #0
 8008d58:	e000      	b.n	8008d5c <osMessageGet+0xc8>
 8008d5a:	2340      	movs	r3, #64	@ 0x40
 8008d5c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	461c      	mov	r4, r3
 8008d62:	f107 0314 	add.w	r3, r7, #20
 8008d66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008d6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	372c      	adds	r7, #44	@ 0x2c
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd90      	pop	{r4, r7, pc}
 8008d76:	bf00      	nop
 8008d78:	e000ed04 	.word	0xe000ed04

08008d7c <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b082      	sub	sp, #8
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f001 faf5 	bl	800a374 <vTaskSuspend>
  
  return osOK;
 8008d8a:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3708      	adds	r7, #8
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8008d9c:	f7ff fd2a 	bl	80087f4 <inHandlerMode>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00e      	beq.n	8008dc4 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f001 fc0e 	bl	800a5c8 <xTaskResumeFromISR>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d10b      	bne.n	8008dca <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 8008db2:	4b08      	ldr	r3, [pc, #32]	@ (8008dd4 <osThreadResume+0x40>)
 8008db4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	f3bf 8f6f 	isb	sy
 8008dc2:	e002      	b.n	8008dca <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f001 fb9f 	bl	800a508 <vTaskResume>
  }
  return osOK;
 8008dca:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	e000ed04 	.word	0xe000ed04

08008dd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f103 0208 	add.w	r2, r3, #8
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f04f 32ff 	mov.w	r2, #4294967295
 8008df0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f103 0208 	add.w	r2, r3, #8
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f103 0208 	add.w	r2, r3, #8
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e32:	b480      	push	{r7}
 8008e34:	b085      	sub	sp, #20
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
 8008e3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	683a      	ldr	r2, [r7, #0]
 8008e56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	683a      	ldr	r2, [r7, #0]
 8008e5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	601a      	str	r2, [r3, #0]
}
 8008e6e:	bf00      	nop
 8008e70:	3714      	adds	r7, #20
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr

08008e7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e7a:	b480      	push	{r7}
 8008e7c:	b085      	sub	sp, #20
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
 8008e82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e90:	d103      	bne.n	8008e9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	e00c      	b.n	8008eb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	3308      	adds	r3, #8
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	e002      	b.n	8008ea8 <vListInsert+0x2e>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	60fb      	str	r3, [r7, #12]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d2f6      	bcs.n	8008ea2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	685a      	ldr	r2, [r3, #4]
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	683a      	ldr	r2, [r7, #0]
 8008ec2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	1c5a      	adds	r2, r3, #1
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	601a      	str	r2, [r3, #0]
}
 8008ee0:	bf00      	nop
 8008ee2:	3714      	adds	r7, #20
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	6892      	ldr	r2, [r2, #8]
 8008f02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	6852      	ldr	r2, [r2, #4]
 8008f0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d103      	bne.n	8008f20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689a      	ldr	r2, [r3, #8]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	1e5a      	subs	r2, r3, #1
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b084      	sub	sp, #16
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d10d      	bne.n	8008f70 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f58:	b672      	cpsid	i
 8008f5a:	f383 8811 	msr	BASEPRI, r3
 8008f5e:	f3bf 8f6f 	isb	sy
 8008f62:	f3bf 8f4f 	dsb	sy
 8008f66:	b662      	cpsie	i
 8008f68:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008f6a:	bf00      	nop
 8008f6c:	bf00      	nop
 8008f6e:	e7fd      	b.n	8008f6c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008f70:	f002 fb4c 	bl	800b60c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f7c:	68f9      	ldr	r1, [r7, #12]
 8008f7e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f80:	fb01 f303 	mul.w	r3, r1, r3
 8008f84:	441a      	add	r2, r3
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	68f9      	ldr	r1, [r7, #12]
 8008fa4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fa6:	fb01 f303 	mul.w	r3, r1, r3
 8008faa:	441a      	add	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	22ff      	movs	r2, #255	@ 0xff
 8008fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	22ff      	movs	r2, #255	@ 0xff
 8008fbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d114      	bne.n	8008ff0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d01a      	beq.n	8009004 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	3310      	adds	r3, #16
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f001 fdf6 	bl	800abc4 <xTaskRemoveFromEventList>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d012      	beq.n	8009004 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008fde:	4b0d      	ldr	r3, [pc, #52]	@ (8009014 <xQueueGenericReset+0xd4>)
 8008fe0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fe4:	601a      	str	r2, [r3, #0]
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	f3bf 8f6f 	isb	sy
 8008fee:	e009      	b.n	8009004 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	3310      	adds	r3, #16
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f7ff feef 	bl	8008dd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	3324      	adds	r3, #36	@ 0x24
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7ff feea 	bl	8008dd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009004:	f002 fb38 	bl	800b678 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009008:	2301      	movs	r3, #1
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	e000ed04 	.word	0xe000ed04

08009018 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009018:	b580      	push	{r7, lr}
 800901a:	b08e      	sub	sp, #56	@ 0x38
 800901c:	af02      	add	r7, sp, #8
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
 8009024:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d10d      	bne.n	8009048 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800902c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009030:	b672      	cpsid	i
 8009032:	f383 8811 	msr	BASEPRI, r3
 8009036:	f3bf 8f6f 	isb	sy
 800903a:	f3bf 8f4f 	dsb	sy
 800903e:	b662      	cpsie	i
 8009040:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009042:	bf00      	nop
 8009044:	bf00      	nop
 8009046:	e7fd      	b.n	8009044 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10d      	bne.n	800906a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800904e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009052:	b672      	cpsid	i
 8009054:	f383 8811 	msr	BASEPRI, r3
 8009058:	f3bf 8f6f 	isb	sy
 800905c:	f3bf 8f4f 	dsb	sy
 8009060:	b662      	cpsie	i
 8009062:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009064:	bf00      	nop
 8009066:	bf00      	nop
 8009068:	e7fd      	b.n	8009066 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d002      	beq.n	8009076 <xQueueGenericCreateStatic+0x5e>
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d001      	beq.n	800907a <xQueueGenericCreateStatic+0x62>
 8009076:	2301      	movs	r3, #1
 8009078:	e000      	b.n	800907c <xQueueGenericCreateStatic+0x64>
 800907a:	2300      	movs	r3, #0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d10d      	bne.n	800909c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8009080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009084:	b672      	cpsid	i
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	b662      	cpsie	i
 8009094:	623b      	str	r3, [r7, #32]
}
 8009096:	bf00      	nop
 8009098:	bf00      	nop
 800909a:	e7fd      	b.n	8009098 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d102      	bne.n	80090a8 <xQueueGenericCreateStatic+0x90>
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <xQueueGenericCreateStatic+0x94>
 80090a8:	2301      	movs	r3, #1
 80090aa:	e000      	b.n	80090ae <xQueueGenericCreateStatic+0x96>
 80090ac:	2300      	movs	r3, #0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10d      	bne.n	80090ce <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80090b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b6:	b672      	cpsid	i
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	b662      	cpsie	i
 80090c6:	61fb      	str	r3, [r7, #28]
}
 80090c8:	bf00      	nop
 80090ca:	bf00      	nop
 80090cc:	e7fd      	b.n	80090ca <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090ce:	2348      	movs	r3, #72	@ 0x48
 80090d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	2b48      	cmp	r3, #72	@ 0x48
 80090d6:	d00d      	beq.n	80090f4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80090d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090dc:	b672      	cpsid	i
 80090de:	f383 8811 	msr	BASEPRI, r3
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	f3bf 8f4f 	dsb	sy
 80090ea:	b662      	cpsie	i
 80090ec:	61bb      	str	r3, [r7, #24]
}
 80090ee:	bf00      	nop
 80090f0:	bf00      	nop
 80090f2:	e7fd      	b.n	80090f0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80090f4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80090fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00d      	beq.n	800911c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009102:	2201      	movs	r2, #1
 8009104:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009108:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800910c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	4613      	mov	r3, r2
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	68b9      	ldr	r1, [r7, #8]
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f000 f848 	bl	80091ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800911c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800911e:	4618      	mov	r0, r3
 8009120:	3730      	adds	r7, #48	@ 0x30
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009126:	b580      	push	{r7, lr}
 8009128:	b08a      	sub	sp, #40	@ 0x28
 800912a:	af02      	add	r7, sp, #8
 800912c:	60f8      	str	r0, [r7, #12]
 800912e:	60b9      	str	r1, [r7, #8]
 8009130:	4613      	mov	r3, r2
 8009132:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10d      	bne.n	8009156 <xQueueGenericCreate+0x30>
	__asm volatile
 800913a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913e:	b672      	cpsid	i
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	b662      	cpsie	i
 800914e:	613b      	str	r3, [r7, #16]
}
 8009150:	bf00      	nop
 8009152:	bf00      	nop
 8009154:	e7fd      	b.n	8009152 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d102      	bne.n	8009162 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800915c:	2300      	movs	r3, #0
 800915e:	61fb      	str	r3, [r7, #28]
 8009160:	e004      	b.n	800916c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	fb02 f303 	mul.w	r3, r2, r3
 800916a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	3348      	adds	r3, #72	@ 0x48
 8009170:	4618      	mov	r0, r3
 8009172:	f002 fb79 	bl	800b868 <pvPortMalloc>
 8009176:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d011      	beq.n	80091a2 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800917e:	69bb      	ldr	r3, [r7, #24]
 8009180:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	3348      	adds	r3, #72	@ 0x48
 8009186:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009190:	79fa      	ldrb	r2, [r7, #7]
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	4613      	mov	r3, r2
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	68b9      	ldr	r1, [r7, #8]
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 f805 	bl	80091ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80091a2:	69bb      	ldr	r3, [r7, #24]
	}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3720      	adds	r7, #32
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d103      	bne.n	80091c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	69ba      	ldr	r2, [r7, #24]
 80091c4:	601a      	str	r2, [r3, #0]
 80091c6:	e002      	b.n	80091ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	687a      	ldr	r2, [r7, #4]
 80091cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	68ba      	ldr	r2, [r7, #8]
 80091d8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091da:	2101      	movs	r1, #1
 80091dc:	69b8      	ldr	r0, [r7, #24]
 80091de:	f7ff feaf 	bl	8008f40 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80091e2:	bf00      	nop
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b082      	sub	sp, #8
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d00e      	beq.n	8009216 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800920a:	2300      	movs	r3, #0
 800920c:	2200      	movs	r2, #0
 800920e:	2100      	movs	r1, #0
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f000 f837 	bl	8009284 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009216:	bf00      	nop
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800921e:	b580      	push	{r7, lr}
 8009220:	b086      	sub	sp, #24
 8009222:	af00      	add	r7, sp, #0
 8009224:	4603      	mov	r3, r0
 8009226:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009228:	2301      	movs	r3, #1
 800922a:	617b      	str	r3, [r7, #20]
 800922c:	2300      	movs	r3, #0
 800922e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009230:	79fb      	ldrb	r3, [r7, #7]
 8009232:	461a      	mov	r2, r3
 8009234:	6939      	ldr	r1, [r7, #16]
 8009236:	6978      	ldr	r0, [r7, #20]
 8009238:	f7ff ff75 	bl	8009126 <xQueueGenericCreate>
 800923c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f7ff ffd3 	bl	80091ea <prvInitialiseMutex>

		return xNewQueue;
 8009244:	68fb      	ldr	r3, [r7, #12]
	}
 8009246:	4618      	mov	r0, r3
 8009248:	3718      	adds	r7, #24
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800924e:	b580      	push	{r7, lr}
 8009250:	b088      	sub	sp, #32
 8009252:	af02      	add	r7, sp, #8
 8009254:	4603      	mov	r3, r0
 8009256:	6039      	str	r1, [r7, #0]
 8009258:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800925a:	2301      	movs	r3, #1
 800925c:	617b      	str	r3, [r7, #20]
 800925e:	2300      	movs	r3, #0
 8009260:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009262:	79fb      	ldrb	r3, [r7, #7]
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	2200      	movs	r2, #0
 800926a:	6939      	ldr	r1, [r7, #16]
 800926c:	6978      	ldr	r0, [r7, #20]
 800926e:	f7ff fed3 	bl	8009018 <xQueueGenericCreateStatic>
 8009272:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f7ff ffb8 	bl	80091ea <prvInitialiseMutex>

		return xNewQueue;
 800927a:	68fb      	ldr	r3, [r7, #12]
	}
 800927c:	4618      	mov	r0, r3
 800927e:	3718      	adds	r7, #24
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b08e      	sub	sp, #56	@ 0x38
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	607a      	str	r2, [r7, #4]
 8009290:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009292:	2300      	movs	r3, #0
 8009294:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10d      	bne.n	80092bc <xQueueGenericSend+0x38>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	b672      	cpsid	i
 80092a6:	f383 8811 	msr	BASEPRI, r3
 80092aa:	f3bf 8f6f 	isb	sy
 80092ae:	f3bf 8f4f 	dsb	sy
 80092b2:	b662      	cpsie	i
 80092b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d103      	bne.n	80092ca <xQueueGenericSend+0x46>
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <xQueueGenericSend+0x4a>
 80092ca:	2301      	movs	r3, #1
 80092cc:	e000      	b.n	80092d0 <xQueueGenericSend+0x4c>
 80092ce:	2300      	movs	r3, #0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10d      	bne.n	80092f0 <xQueueGenericSend+0x6c>
	__asm volatile
 80092d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d8:	b672      	cpsid	i
 80092da:	f383 8811 	msr	BASEPRI, r3
 80092de:	f3bf 8f6f 	isb	sy
 80092e2:	f3bf 8f4f 	dsb	sy
 80092e6:	b662      	cpsie	i
 80092e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092ea:	bf00      	nop
 80092ec:	bf00      	nop
 80092ee:	e7fd      	b.n	80092ec <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d103      	bne.n	80092fe <xQueueGenericSend+0x7a>
 80092f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d101      	bne.n	8009302 <xQueueGenericSend+0x7e>
 80092fe:	2301      	movs	r3, #1
 8009300:	e000      	b.n	8009304 <xQueueGenericSend+0x80>
 8009302:	2300      	movs	r3, #0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d10d      	bne.n	8009324 <xQueueGenericSend+0xa0>
	__asm volatile
 8009308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930c:	b672      	cpsid	i
 800930e:	f383 8811 	msr	BASEPRI, r3
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	b662      	cpsie	i
 800931c:	623b      	str	r3, [r7, #32]
}
 800931e:	bf00      	nop
 8009320:	bf00      	nop
 8009322:	e7fd      	b.n	8009320 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009324:	f001 fe1c 	bl	800af60 <xTaskGetSchedulerState>
 8009328:	4603      	mov	r3, r0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d102      	bne.n	8009334 <xQueueGenericSend+0xb0>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <xQueueGenericSend+0xb4>
 8009334:	2301      	movs	r3, #1
 8009336:	e000      	b.n	800933a <xQueueGenericSend+0xb6>
 8009338:	2300      	movs	r3, #0
 800933a:	2b00      	cmp	r3, #0
 800933c:	d10d      	bne.n	800935a <xQueueGenericSend+0xd6>
	__asm volatile
 800933e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009342:	b672      	cpsid	i
 8009344:	f383 8811 	msr	BASEPRI, r3
 8009348:	f3bf 8f6f 	isb	sy
 800934c:	f3bf 8f4f 	dsb	sy
 8009350:	b662      	cpsie	i
 8009352:	61fb      	str	r3, [r7, #28]
}
 8009354:	bf00      	nop
 8009356:	bf00      	nop
 8009358:	e7fd      	b.n	8009356 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800935a:	f002 f957 	bl	800b60c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800935e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009360:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009366:	429a      	cmp	r2, r3
 8009368:	d302      	bcc.n	8009370 <xQueueGenericSend+0xec>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	2b02      	cmp	r3, #2
 800936e:	d129      	bne.n	80093c4 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	68b9      	ldr	r1, [r7, #8]
 8009374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009376:	f000 fc6b 	bl	8009c50 <prvCopyDataToQueue>
 800937a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800937c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009380:	2b00      	cmp	r3, #0
 8009382:	d010      	beq.n	80093a6 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009386:	3324      	adds	r3, #36	@ 0x24
 8009388:	4618      	mov	r0, r3
 800938a:	f001 fc1b 	bl	800abc4 <xTaskRemoveFromEventList>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d013      	beq.n	80093bc <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009394:	4b3f      	ldr	r3, [pc, #252]	@ (8009494 <xQueueGenericSend+0x210>)
 8009396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	f3bf 8f6f 	isb	sy
 80093a4:	e00a      	b.n	80093bc <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80093a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d007      	beq.n	80093bc <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80093ac:	4b39      	ldr	r3, [pc, #228]	@ (8009494 <xQueueGenericSend+0x210>)
 80093ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	f3bf 8f4f 	dsb	sy
 80093b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80093bc:	f002 f95c 	bl	800b678 <vPortExitCritical>
				return pdPASS;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e063      	b.n	800948c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d103      	bne.n	80093d2 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093ca:	f002 f955 	bl	800b678 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80093ce:	2300      	movs	r3, #0
 80093d0:	e05c      	b.n	800948c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d106      	bne.n	80093e6 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093d8:	f107 0314 	add.w	r3, r7, #20
 80093dc:	4618      	mov	r0, r3
 80093de:	f001 fc57 	bl	800ac90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093e2:	2301      	movs	r3, #1
 80093e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093e6:	f002 f947 	bl	800b678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093ea:	f001 f9d1 	bl	800a790 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093ee:	f002 f90d 	bl	800b60c <vPortEnterCritical>
 80093f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093f8:	b25b      	sxtb	r3, r3
 80093fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fe:	d103      	bne.n	8009408 <xQueueGenericSend+0x184>
 8009400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800940e:	b25b      	sxtb	r3, r3
 8009410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009414:	d103      	bne.n	800941e <xQueueGenericSend+0x19a>
 8009416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009418:	2200      	movs	r2, #0
 800941a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800941e:	f002 f92b 	bl	800b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009422:	1d3a      	adds	r2, r7, #4
 8009424:	f107 0314 	add.w	r3, r7, #20
 8009428:	4611      	mov	r1, r2
 800942a:	4618      	mov	r0, r3
 800942c:	f001 fc46 	bl	800acbc <xTaskCheckForTimeOut>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d124      	bne.n	8009480 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009436:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009438:	f000 fd02 	bl	8009e40 <prvIsQueueFull>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d018      	beq.n	8009474 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009444:	3310      	adds	r3, #16
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	4611      	mov	r1, r2
 800944a:	4618      	mov	r0, r3
 800944c:	f001 fb92 	bl	800ab74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009450:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009452:	f000 fc8d 	bl	8009d70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009456:	f001 f9a9 	bl	800a7ac <xTaskResumeAll>
 800945a:	4603      	mov	r3, r0
 800945c:	2b00      	cmp	r3, #0
 800945e:	f47f af7c 	bne.w	800935a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8009462:	4b0c      	ldr	r3, [pc, #48]	@ (8009494 <xQueueGenericSend+0x210>)
 8009464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	f3bf 8f6f 	isb	sy
 8009472:	e772      	b.n	800935a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009476:	f000 fc7b 	bl	8009d70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800947a:	f001 f997 	bl	800a7ac <xTaskResumeAll>
 800947e:	e76c      	b.n	800935a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009480:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009482:	f000 fc75 	bl	8009d70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009486:	f001 f991 	bl	800a7ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800948a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800948c:	4618      	mov	r0, r3
 800948e:	3738      	adds	r7, #56	@ 0x38
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	e000ed04 	.word	0xe000ed04

08009498 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b08e      	sub	sp, #56	@ 0x38
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
 80094a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80094aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d10d      	bne.n	80094cc <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80094b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b4:	b672      	cpsid	i
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	b662      	cpsie	i
 80094c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094c6:	bf00      	nop
 80094c8:	bf00      	nop
 80094ca:	e7fd      	b.n	80094c8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d103      	bne.n	80094da <xQueueGenericSendFromISR+0x42>
 80094d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d101      	bne.n	80094de <xQueueGenericSendFromISR+0x46>
 80094da:	2301      	movs	r3, #1
 80094dc:	e000      	b.n	80094e0 <xQueueGenericSendFromISR+0x48>
 80094de:	2300      	movs	r3, #0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d10d      	bne.n	8009500 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80094e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e8:	b672      	cpsid	i
 80094ea:	f383 8811 	msr	BASEPRI, r3
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	f3bf 8f4f 	dsb	sy
 80094f6:	b662      	cpsie	i
 80094f8:	623b      	str	r3, [r7, #32]
}
 80094fa:	bf00      	nop
 80094fc:	bf00      	nop
 80094fe:	e7fd      	b.n	80094fc <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	2b02      	cmp	r3, #2
 8009504:	d103      	bne.n	800950e <xQueueGenericSendFromISR+0x76>
 8009506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800950a:	2b01      	cmp	r3, #1
 800950c:	d101      	bne.n	8009512 <xQueueGenericSendFromISR+0x7a>
 800950e:	2301      	movs	r3, #1
 8009510:	e000      	b.n	8009514 <xQueueGenericSendFromISR+0x7c>
 8009512:	2300      	movs	r3, #0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10d      	bne.n	8009534 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8009518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951c:	b672      	cpsid	i
 800951e:	f383 8811 	msr	BASEPRI, r3
 8009522:	f3bf 8f6f 	isb	sy
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	b662      	cpsie	i
 800952c:	61fb      	str	r3, [r7, #28]
}
 800952e:	bf00      	nop
 8009530:	bf00      	nop
 8009532:	e7fd      	b.n	8009530 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009534:	f002 f952 	bl	800b7dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009538:	f3ef 8211 	mrs	r2, BASEPRI
 800953c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009540:	b672      	cpsid	i
 8009542:	f383 8811 	msr	BASEPRI, r3
 8009546:	f3bf 8f6f 	isb	sy
 800954a:	f3bf 8f4f 	dsb	sy
 800954e:	b662      	cpsie	i
 8009550:	61ba      	str	r2, [r7, #24]
 8009552:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009554:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009556:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800955c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009560:	429a      	cmp	r2, r3
 8009562:	d302      	bcc.n	800956a <xQueueGenericSendFromISR+0xd2>
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	2b02      	cmp	r3, #2
 8009568:	d12c      	bne.n	80095c4 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800956a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009570:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009574:	683a      	ldr	r2, [r7, #0]
 8009576:	68b9      	ldr	r1, [r7, #8]
 8009578:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800957a:	f000 fb69 	bl	8009c50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800957e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8009582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009586:	d112      	bne.n	80095ae <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800958a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800958c:	2b00      	cmp	r3, #0
 800958e:	d016      	beq.n	80095be <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009592:	3324      	adds	r3, #36	@ 0x24
 8009594:	4618      	mov	r0, r3
 8009596:	f001 fb15 	bl	800abc4 <xTaskRemoveFromEventList>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d00e      	beq.n	80095be <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00b      	beq.n	80095be <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	e007      	b.n	80095be <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80095ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80095b2:	3301      	adds	r3, #1
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	b25a      	sxtb	r2, r3
 80095b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80095be:	2301      	movs	r3, #1
 80095c0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80095c2:	e001      	b.n	80095c8 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80095c4:	2300      	movs	r3, #0
 80095c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80095c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ca:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80095d2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80095d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3738      	adds	r7, #56	@ 0x38
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b08e      	sub	sp, #56	@ 0x38
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
 80095e6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10d      	bne.n	800960e <xQueueGiveFromISR+0x30>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	b672      	cpsid	i
 80095f8:	f383 8811 	msr	BASEPRI, r3
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	b662      	cpsie	i
 8009606:	623b      	str	r3, [r7, #32]
}
 8009608:	bf00      	nop
 800960a:	bf00      	nop
 800960c:	e7fd      	b.n	800960a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800960e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00d      	beq.n	8009632 <xQueueGiveFromISR+0x54>
	__asm volatile
 8009616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800961a:	b672      	cpsid	i
 800961c:	f383 8811 	msr	BASEPRI, r3
 8009620:	f3bf 8f6f 	isb	sy
 8009624:	f3bf 8f4f 	dsb	sy
 8009628:	b662      	cpsie	i
 800962a:	61fb      	str	r3, [r7, #28]
}
 800962c:	bf00      	nop
 800962e:	bf00      	nop
 8009630:	e7fd      	b.n	800962e <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d103      	bne.n	8009642 <xQueueGiveFromISR+0x64>
 800963a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <xQueueGiveFromISR+0x68>
 8009642:	2301      	movs	r3, #1
 8009644:	e000      	b.n	8009648 <xQueueGiveFromISR+0x6a>
 8009646:	2300      	movs	r3, #0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10d      	bne.n	8009668 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800964c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009650:	b672      	cpsid	i
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	b662      	cpsie	i
 8009660:	61bb      	str	r3, [r7, #24]
}
 8009662:	bf00      	nop
 8009664:	bf00      	nop
 8009666:	e7fd      	b.n	8009664 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009668:	f002 f8b8 	bl	800b7dc <vPortValidateInterruptPriority>
	__asm volatile
 800966c:	f3ef 8211 	mrs	r2, BASEPRI
 8009670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009674:	b672      	cpsid	i
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	b662      	cpsie	i
 8009684:	617a      	str	r2, [r7, #20]
 8009686:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009688:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800968a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800968c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009690:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009696:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009698:	429a      	cmp	r2, r3
 800969a:	d22b      	bcs.n	80096f4 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800969c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a8:	1c5a      	adds	r2, r3, #1
 80096aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ac:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80096b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096b6:	d112      	bne.n	80096de <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d016      	beq.n	80096ee <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c2:	3324      	adds	r3, #36	@ 0x24
 80096c4:	4618      	mov	r0, r3
 80096c6:	f001 fa7d 	bl	800abc4 <xTaskRemoveFromEventList>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00e      	beq.n	80096ee <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00b      	beq.n	80096ee <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2201      	movs	r2, #1
 80096da:	601a      	str	r2, [r3, #0]
 80096dc:	e007      	b.n	80096ee <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80096de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096e2:	3301      	adds	r3, #1
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	b25a      	sxtb	r2, r3
 80096e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80096ee:	2301      	movs	r3, #1
 80096f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f2:	e001      	b.n	80096f8 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80096f4:	2300      	movs	r3, #0
 80096f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fa:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f383 8811 	msr	BASEPRI, r3
}
 8009702:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009706:	4618      	mov	r0, r3
 8009708:	3738      	adds	r7, #56	@ 0x38
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
	...

08009710 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b08c      	sub	sp, #48	@ 0x30
 8009714:	af00      	add	r7, sp, #0
 8009716:	60f8      	str	r0, [r7, #12]
 8009718:	60b9      	str	r1, [r7, #8]
 800971a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800971c:	2300      	movs	r3, #0
 800971e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009726:	2b00      	cmp	r3, #0
 8009728:	d10d      	bne.n	8009746 <xQueueReceive+0x36>
	__asm volatile
 800972a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972e:	b672      	cpsid	i
 8009730:	f383 8811 	msr	BASEPRI, r3
 8009734:	f3bf 8f6f 	isb	sy
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	b662      	cpsie	i
 800973e:	623b      	str	r3, [r7, #32]
}
 8009740:	bf00      	nop
 8009742:	bf00      	nop
 8009744:	e7fd      	b.n	8009742 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d103      	bne.n	8009754 <xQueueReceive+0x44>
 800974c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009750:	2b00      	cmp	r3, #0
 8009752:	d101      	bne.n	8009758 <xQueueReceive+0x48>
 8009754:	2301      	movs	r3, #1
 8009756:	e000      	b.n	800975a <xQueueReceive+0x4a>
 8009758:	2300      	movs	r3, #0
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10d      	bne.n	800977a <xQueueReceive+0x6a>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	b672      	cpsid	i
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	b662      	cpsie	i
 8009772:	61fb      	str	r3, [r7, #28]
}
 8009774:	bf00      	nop
 8009776:	bf00      	nop
 8009778:	e7fd      	b.n	8009776 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800977a:	f001 fbf1 	bl	800af60 <xTaskGetSchedulerState>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d102      	bne.n	800978a <xQueueReceive+0x7a>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <xQueueReceive+0x7e>
 800978a:	2301      	movs	r3, #1
 800978c:	e000      	b.n	8009790 <xQueueReceive+0x80>
 800978e:	2300      	movs	r3, #0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10d      	bne.n	80097b0 <xQueueReceive+0xa0>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009798:	b672      	cpsid	i
 800979a:	f383 8811 	msr	BASEPRI, r3
 800979e:	f3bf 8f6f 	isb	sy
 80097a2:	f3bf 8f4f 	dsb	sy
 80097a6:	b662      	cpsie	i
 80097a8:	61bb      	str	r3, [r7, #24]
}
 80097aa:	bf00      	nop
 80097ac:	bf00      	nop
 80097ae:	e7fd      	b.n	80097ac <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097b0:	f001 ff2c 	bl	800b60c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d01f      	beq.n	8009800 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80097c0:	68b9      	ldr	r1, [r7, #8]
 80097c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097c4:	f000 faae 	bl	8009d24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80097c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ca:	1e5a      	subs	r2, r3, #1
 80097cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00f      	beq.n	80097f8 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097da:	3310      	adds	r3, #16
 80097dc:	4618      	mov	r0, r3
 80097de:	f001 f9f1 	bl	800abc4 <xTaskRemoveFromEventList>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d007      	beq.n	80097f8 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80097e8:	4b3c      	ldr	r3, [pc, #240]	@ (80098dc <xQueueReceive+0x1cc>)
 80097ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80097f8:	f001 ff3e 	bl	800b678 <vPortExitCritical>
				return pdPASS;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e069      	b.n	80098d4 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d103      	bne.n	800980e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009806:	f001 ff37 	bl	800b678 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800980a:	2300      	movs	r3, #0
 800980c:	e062      	b.n	80098d4 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800980e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009810:	2b00      	cmp	r3, #0
 8009812:	d106      	bne.n	8009822 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009814:	f107 0310 	add.w	r3, r7, #16
 8009818:	4618      	mov	r0, r3
 800981a:	f001 fa39 	bl	800ac90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800981e:	2301      	movs	r3, #1
 8009820:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009822:	f001 ff29 	bl	800b678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009826:	f000 ffb3 	bl	800a790 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800982a:	f001 feef 	bl	800b60c <vPortEnterCritical>
 800982e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009830:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009834:	b25b      	sxtb	r3, r3
 8009836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983a:	d103      	bne.n	8009844 <xQueueReceive+0x134>
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	2200      	movs	r2, #0
 8009840:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009846:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800984a:	b25b      	sxtb	r3, r3
 800984c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009850:	d103      	bne.n	800985a <xQueueReceive+0x14a>
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800985a:	f001 ff0d 	bl	800b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800985e:	1d3a      	adds	r2, r7, #4
 8009860:	f107 0310 	add.w	r3, r7, #16
 8009864:	4611      	mov	r1, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f001 fa28 	bl	800acbc <xTaskCheckForTimeOut>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d123      	bne.n	80098ba <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009874:	f000 face 	bl	8009e14 <prvIsQueueEmpty>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d017      	beq.n	80098ae <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800987e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009880:	3324      	adds	r3, #36	@ 0x24
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	4611      	mov	r1, r2
 8009886:	4618      	mov	r0, r3
 8009888:	f001 f974 	bl	800ab74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800988c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800988e:	f000 fa6f 	bl	8009d70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009892:	f000 ff8b 	bl	800a7ac <xTaskResumeAll>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d189      	bne.n	80097b0 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800989c:	4b0f      	ldr	r3, [pc, #60]	@ (80098dc <xQueueReceive+0x1cc>)
 800989e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	f3bf 8f6f 	isb	sy
 80098ac:	e780      	b.n	80097b0 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80098ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098b0:	f000 fa5e 	bl	8009d70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098b4:	f000 ff7a 	bl	800a7ac <xTaskResumeAll>
 80098b8:	e77a      	b.n	80097b0 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80098ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098bc:	f000 fa58 	bl	8009d70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098c0:	f000 ff74 	bl	800a7ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098c6:	f000 faa5 	bl	8009e14 <prvIsQueueEmpty>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f43f af6f 	beq.w	80097b0 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80098d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3730      	adds	r7, #48	@ 0x30
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	e000ed04 	.word	0xe000ed04

080098e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b08e      	sub	sp, #56	@ 0x38
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80098ea:	2300      	movs	r3, #0
 80098ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80098f2:	2300      	movs	r3, #0
 80098f4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80098f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d10d      	bne.n	8009918 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80098fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009900:	b672      	cpsid	i
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	b662      	cpsie	i
 8009910:	623b      	str	r3, [r7, #32]
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	e7fd      	b.n	8009914 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00d      	beq.n	800993c <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8009920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009924:	b672      	cpsid	i
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	b662      	cpsie	i
 8009934:	61fb      	str	r3, [r7, #28]
}
 8009936:	bf00      	nop
 8009938:	bf00      	nop
 800993a:	e7fd      	b.n	8009938 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800993c:	f001 fb10 	bl	800af60 <xTaskGetSchedulerState>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d102      	bne.n	800994c <xQueueSemaphoreTake+0x6c>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d101      	bne.n	8009950 <xQueueSemaphoreTake+0x70>
 800994c:	2301      	movs	r3, #1
 800994e:	e000      	b.n	8009952 <xQueueSemaphoreTake+0x72>
 8009950:	2300      	movs	r3, #0
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10d      	bne.n	8009972 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8009956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800995a:	b672      	cpsid	i
 800995c:	f383 8811 	msr	BASEPRI, r3
 8009960:	f3bf 8f6f 	isb	sy
 8009964:	f3bf 8f4f 	dsb	sy
 8009968:	b662      	cpsie	i
 800996a:	61bb      	str	r3, [r7, #24]
}
 800996c:	bf00      	nop
 800996e:	bf00      	nop
 8009970:	e7fd      	b.n	800996e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009972:	f001 fe4b 	bl	800b60c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800997a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800997c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800997e:	2b00      	cmp	r3, #0
 8009980:	d024      	beq.n	80099cc <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009984:	1e5a      	subs	r2, r3, #1
 8009986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009988:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800998a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d104      	bne.n	800999c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009992:	f001 fcaf 	bl	800b2f4 <pvTaskIncrementMutexHeldCount>
 8009996:	4602      	mov	r2, r0
 8009998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800999a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800999c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800999e:	691b      	ldr	r3, [r3, #16]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d00f      	beq.n	80099c4 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a6:	3310      	adds	r3, #16
 80099a8:	4618      	mov	r0, r3
 80099aa:	f001 f90b 	bl	800abc4 <xTaskRemoveFromEventList>
 80099ae:	4603      	mov	r3, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d007      	beq.n	80099c4 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80099b4:	4b55      	ldr	r3, [pc, #340]	@ (8009b0c <xQueueSemaphoreTake+0x22c>)
 80099b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099ba:	601a      	str	r2, [r3, #0]
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80099c4:	f001 fe58 	bl	800b678 <vPortExitCritical>
				return pdPASS;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e09a      	b.n	8009b02 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d114      	bne.n	80099fc <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80099d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d00d      	beq.n	80099f4 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80099d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099dc:	b672      	cpsid	i
 80099de:	f383 8811 	msr	BASEPRI, r3
 80099e2:	f3bf 8f6f 	isb	sy
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	b662      	cpsie	i
 80099ec:	617b      	str	r3, [r7, #20]
}
 80099ee:	bf00      	nop
 80099f0:	bf00      	nop
 80099f2:	e7fd      	b.n	80099f0 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80099f4:	f001 fe40 	bl	800b678 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80099f8:	2300      	movs	r3, #0
 80099fa:	e082      	b.n	8009b02 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80099fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d106      	bne.n	8009a10 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a02:	f107 030c 	add.w	r3, r7, #12
 8009a06:	4618      	mov	r0, r3
 8009a08:	f001 f942 	bl	800ac90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a10:	f001 fe32 	bl	800b678 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a14:	f000 febc 	bl	800a790 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a18:	f001 fdf8 	bl	800b60c <vPortEnterCritical>
 8009a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a22:	b25b      	sxtb	r3, r3
 8009a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a28:	d103      	bne.n	8009a32 <xQueueSemaphoreTake+0x152>
 8009a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a38:	b25b      	sxtb	r3, r3
 8009a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a3e:	d103      	bne.n	8009a48 <xQueueSemaphoreTake+0x168>
 8009a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a48:	f001 fe16 	bl	800b678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a4c:	463a      	mov	r2, r7
 8009a4e:	f107 030c 	add.w	r3, r7, #12
 8009a52:	4611      	mov	r1, r2
 8009a54:	4618      	mov	r0, r3
 8009a56:	f001 f931 	bl	800acbc <xTaskCheckForTimeOut>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d132      	bne.n	8009ac6 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009a60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a62:	f000 f9d7 	bl	8009e14 <prvIsQueueEmpty>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d026      	beq.n	8009aba <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d109      	bne.n	8009a88 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8009a74:	f001 fdca 	bl	800b60c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f001 fa8d 	bl	800af9c <xTaskPriorityInherit>
 8009a82:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009a84:	f001 fdf8 	bl	800b678 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a8a:	3324      	adds	r3, #36	@ 0x24
 8009a8c:	683a      	ldr	r2, [r7, #0]
 8009a8e:	4611      	mov	r1, r2
 8009a90:	4618      	mov	r0, r3
 8009a92:	f001 f86f 	bl	800ab74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009a96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009a98:	f000 f96a 	bl	8009d70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009a9c:	f000 fe86 	bl	800a7ac <xTaskResumeAll>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	f47f af65 	bne.w	8009972 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8009aa8:	4b18      	ldr	r3, [pc, #96]	@ (8009b0c <xQueueSemaphoreTake+0x22c>)
 8009aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	f3bf 8f6f 	isb	sy
 8009ab8:	e75b      	b.n	8009972 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009aba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009abc:	f000 f958 	bl	8009d70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ac0:	f000 fe74 	bl	800a7ac <xTaskResumeAll>
 8009ac4:	e755      	b.n	8009972 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009ac6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009ac8:	f000 f952 	bl	8009d70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009acc:	f000 fe6e 	bl	800a7ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ad0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009ad2:	f000 f99f 	bl	8009e14 <prvIsQueueEmpty>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f43f af4a 	beq.w	8009972 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d00d      	beq.n	8009b00 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8009ae4:	f001 fd92 	bl	800b60c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009ae8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009aea:	f000 f899 	bl	8009c20 <prvGetDisinheritPriorityAfterTimeout>
 8009aee:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009af6:	4618      	mov	r0, r3
 8009af8:	f001 fb5c 	bl	800b1b4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009afc:	f001 fdbc 	bl	800b678 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3738      	adds	r7, #56	@ 0x38
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	e000ed04 	.word	0xe000ed04

08009b10 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b08e      	sub	sp, #56	@ 0x38
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d10d      	bne.n	8009b42 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8009b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b2a:	b672      	cpsid	i
 8009b2c:	f383 8811 	msr	BASEPRI, r3
 8009b30:	f3bf 8f6f 	isb	sy
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	b662      	cpsie	i
 8009b3a:	623b      	str	r3, [r7, #32]
}
 8009b3c:	bf00      	nop
 8009b3e:	bf00      	nop
 8009b40:	e7fd      	b.n	8009b3e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d103      	bne.n	8009b50 <xQueueReceiveFromISR+0x40>
 8009b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <xQueueReceiveFromISR+0x44>
 8009b50:	2301      	movs	r3, #1
 8009b52:	e000      	b.n	8009b56 <xQueueReceiveFromISR+0x46>
 8009b54:	2300      	movs	r3, #0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d10d      	bne.n	8009b76 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5e:	b672      	cpsid	i
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	b662      	cpsie	i
 8009b6e:	61fb      	str	r3, [r7, #28]
}
 8009b70:	bf00      	nop
 8009b72:	bf00      	nop
 8009b74:	e7fd      	b.n	8009b72 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b76:	f001 fe31 	bl	800b7dc <vPortValidateInterruptPriority>
	__asm volatile
 8009b7a:	f3ef 8211 	mrs	r2, BASEPRI
 8009b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b82:	b672      	cpsid	i
 8009b84:	f383 8811 	msr	BASEPRI, r3
 8009b88:	f3bf 8f6f 	isb	sy
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	b662      	cpsie	i
 8009b92:	61ba      	str	r2, [r7, #24]
 8009b94:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009b96:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b9e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d02f      	beq.n	8009c06 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bb0:	68b9      	ldr	r1, [r7, #8]
 8009bb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009bb4:	f000 f8b6 	bl	8009d24 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bba:	1e5a      	subs	r2, r3, #1
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009bc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc8:	d112      	bne.n	8009bf0 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d016      	beq.n	8009c00 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd4:	3310      	adds	r3, #16
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 fff4 	bl	800abc4 <xTaskRemoveFromEventList>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00e      	beq.n	8009c00 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d00b      	beq.n	8009c00 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	601a      	str	r2, [r3, #0]
 8009bee:	e007      	b.n	8009c00 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009bf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	b25a      	sxtb	r2, r3
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009c00:	2301      	movs	r3, #1
 8009c02:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c04:	e001      	b.n	8009c0a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8009c06:	2300      	movs	r3, #0
 8009c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c0c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	f383 8811 	msr	BASEPRI, r3
}
 8009c14:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3738      	adds	r7, #56	@ 0x38
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009c20:	b480      	push	{r7}
 8009c22:	b085      	sub	sp, #20
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d006      	beq.n	8009c3e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f1c3 0307 	rsb	r3, r3, #7
 8009c3a:	60fb      	str	r3, [r7, #12]
 8009c3c:	e001      	b.n	8009c42 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009c42:	68fb      	ldr	r3, [r7, #12]
	}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b086      	sub	sp, #24
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10d      	bne.n	8009c8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d14d      	bne.n	8009d12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f001 fa0e 	bl	800b09c <xTaskPriorityDisinherit>
 8009c80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2200      	movs	r2, #0
 8009c86:	609a      	str	r2, [r3, #8]
 8009c88:	e043      	b.n	8009d12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d119      	bne.n	8009cc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	6858      	ldr	r0, [r3, #4]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c98:	461a      	mov	r2, r3
 8009c9a:	68b9      	ldr	r1, [r7, #8]
 8009c9c:	f00f fa37 	bl	801910e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	685a      	ldr	r2, [r3, #4]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ca8:	441a      	add	r2, r3
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	685a      	ldr	r2, [r3, #4]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d32b      	bcc.n	8009d12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	605a      	str	r2, [r3, #4]
 8009cc2:	e026      	b.n	8009d12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	68d8      	ldr	r0, [r3, #12]
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ccc:	461a      	mov	r2, r3
 8009cce:	68b9      	ldr	r1, [r7, #8]
 8009cd0:	f00f fa1d 	bl	801910e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	68da      	ldr	r2, [r3, #12]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cdc:	425b      	negs	r3, r3
 8009cde:	441a      	add	r2, r3
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	68da      	ldr	r2, [r3, #12]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d207      	bcs.n	8009d00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	689a      	ldr	r2, [r3, #8]
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf8:	425b      	negs	r3, r3
 8009cfa:	441a      	add	r2, r3
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b02      	cmp	r3, #2
 8009d04:	d105      	bne.n	8009d12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	1c5a      	adds	r2, r3, #1
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009d1a:	697b      	ldr	r3, [r7, #20]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d018      	beq.n	8009d68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68da      	ldr	r2, [r3, #12]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d3e:	441a      	add	r2, r3
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	68da      	ldr	r2, [r3, #12]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d303      	bcc.n	8009d58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	68d9      	ldr	r1, [r3, #12]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d60:	461a      	mov	r2, r3
 8009d62:	6838      	ldr	r0, [r7, #0]
 8009d64:	f00f f9d3 	bl	801910e <memcpy>
	}
}
 8009d68:	bf00      	nop
 8009d6a:	3708      	adds	r7, #8
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009d78:	f001 fc48 	bl	800b60c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d84:	e011      	b.n	8009daa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d012      	beq.n	8009db4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	3324      	adds	r3, #36	@ 0x24
 8009d92:	4618      	mov	r0, r3
 8009d94:	f000 ff16 	bl	800abc4 <xTaskRemoveFromEventList>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009d9e:	f000 fff5 	bl	800ad8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009da2:	7bfb      	ldrb	r3, [r7, #15]
 8009da4:	3b01      	subs	r3, #1
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	dce9      	bgt.n	8009d86 <prvUnlockQueue+0x16>
 8009db2:	e000      	b.n	8009db6 <prvUnlockQueue+0x46>
					break;
 8009db4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	22ff      	movs	r2, #255	@ 0xff
 8009dba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009dbe:	f001 fc5b 	bl	800b678 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009dc2:	f001 fc23 	bl	800b60c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009dcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009dce:	e011      	b.n	8009df4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	691b      	ldr	r3, [r3, #16]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d012      	beq.n	8009dfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	3310      	adds	r3, #16
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f000 fef1 	bl	800abc4 <xTaskRemoveFromEventList>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d001      	beq.n	8009dec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009de8:	f000 ffd0 	bl	800ad8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009dec:	7bbb      	ldrb	r3, [r7, #14]
 8009dee:	3b01      	subs	r3, #1
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009df4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	dce9      	bgt.n	8009dd0 <prvUnlockQueue+0x60>
 8009dfc:	e000      	b.n	8009e00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009dfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	22ff      	movs	r2, #255	@ 0xff
 8009e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009e08:	f001 fc36 	bl	800b678 <vPortExitCritical>
}
 8009e0c:	bf00      	nop
 8009e0e:	3710      	adds	r7, #16
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b084      	sub	sp, #16
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e1c:	f001 fbf6 	bl	800b60c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d102      	bne.n	8009e2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	60fb      	str	r3, [r7, #12]
 8009e2c:	e001      	b.n	8009e32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e32:	f001 fc21 	bl	800b678 <vPortExitCritical>

	return xReturn;
 8009e36:	68fb      	ldr	r3, [r7, #12]
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e48:	f001 fbe0 	bl	800b60c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d102      	bne.n	8009e5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	60fb      	str	r3, [r7, #12]
 8009e5c:	e001      	b.n	8009e62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e62:	f001 fc09 	bl	800b678 <vPortExitCritical>

	return xReturn;
 8009e66:	68fb      	ldr	r3, [r7, #12]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b08e      	sub	sp, #56	@ 0x38
 8009e74:	af04      	add	r7, sp, #16
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	607a      	str	r2, [r7, #4]
 8009e7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10d      	bne.n	8009ea0 <xTaskCreateStatic+0x30>
	__asm volatile
 8009e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e88:	b672      	cpsid	i
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
 8009e96:	b662      	cpsie	i
 8009e98:	623b      	str	r3, [r7, #32]
}
 8009e9a:	bf00      	nop
 8009e9c:	bf00      	nop
 8009e9e:	e7fd      	b.n	8009e9c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d10d      	bne.n	8009ec2 <xTaskCreateStatic+0x52>
	__asm volatile
 8009ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eaa:	b672      	cpsid	i
 8009eac:	f383 8811 	msr	BASEPRI, r3
 8009eb0:	f3bf 8f6f 	isb	sy
 8009eb4:	f3bf 8f4f 	dsb	sy
 8009eb8:	b662      	cpsie	i
 8009eba:	61fb      	str	r3, [r7, #28]
}
 8009ebc:	bf00      	nop
 8009ebe:	bf00      	nop
 8009ec0:	e7fd      	b.n	8009ebe <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009ec2:	23a0      	movs	r3, #160	@ 0xa0
 8009ec4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	2ba0      	cmp	r3, #160	@ 0xa0
 8009eca:	d00d      	beq.n	8009ee8 <xTaskCreateStatic+0x78>
	__asm volatile
 8009ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed0:	b672      	cpsid	i
 8009ed2:	f383 8811 	msr	BASEPRI, r3
 8009ed6:	f3bf 8f6f 	isb	sy
 8009eda:	f3bf 8f4f 	dsb	sy
 8009ede:	b662      	cpsie	i
 8009ee0:	61bb      	str	r3, [r7, #24]
}
 8009ee2:	bf00      	nop
 8009ee4:	bf00      	nop
 8009ee6:	e7fd      	b.n	8009ee4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ee8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d01e      	beq.n	8009f2e <xTaskCreateStatic+0xbe>
 8009ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d01b      	beq.n	8009f2e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009efe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f02:	2202      	movs	r2, #2
 8009f04:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f08:	2300      	movs	r3, #0
 8009f0a:	9303      	str	r3, [sp, #12]
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0e:	9302      	str	r3, [sp, #8]
 8009f10:	f107 0314 	add.w	r3, r7, #20
 8009f14:	9301      	str	r3, [sp, #4]
 8009f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	68b9      	ldr	r1, [r7, #8]
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 f851 	bl	8009fc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f28:	f000 f8f0 	bl	800a10c <prvAddNewTaskToReadyList>
 8009f2c:	e001      	b.n	8009f32 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f32:	697b      	ldr	r3, [r7, #20]
	}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3728      	adds	r7, #40	@ 0x28
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b08c      	sub	sp, #48	@ 0x30
 8009f40:	af04      	add	r7, sp, #16
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	603b      	str	r3, [r7, #0]
 8009f48:	4613      	mov	r3, r2
 8009f4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009f4c:	88fb      	ldrh	r3, [r7, #6]
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	4618      	mov	r0, r3
 8009f52:	f001 fc89 	bl	800b868 <pvPortMalloc>
 8009f56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00e      	beq.n	8009f7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009f5e:	20a0      	movs	r0, #160	@ 0xa0
 8009f60:	f001 fc82 	bl	800b868 <pvPortMalloc>
 8009f64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d003      	beq.n	8009f74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	697a      	ldr	r2, [r7, #20]
 8009f70:	631a      	str	r2, [r3, #48]	@ 0x30
 8009f72:	e005      	b.n	8009f80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f74:	6978      	ldr	r0, [r7, #20]
 8009f76:	f001 fd45 	bl	800ba04 <vPortFree>
 8009f7a:	e001      	b.n	8009f80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d017      	beq.n	8009fb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009f8e:	88fa      	ldrh	r2, [r7, #6]
 8009f90:	2300      	movs	r3, #0
 8009f92:	9303      	str	r3, [sp, #12]
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	9302      	str	r3, [sp, #8]
 8009f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f9a:	9301      	str	r3, [sp, #4]
 8009f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	68b9      	ldr	r1, [r7, #8]
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f000 f80f 	bl	8009fc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009faa:	69f8      	ldr	r0, [r7, #28]
 8009fac:	f000 f8ae 	bl	800a10c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	61bb      	str	r3, [r7, #24]
 8009fb4:	e002      	b.n	8009fbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8009fba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009fbc:	69bb      	ldr	r3, [r7, #24]
	}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3720      	adds	r7, #32
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
	...

08009fc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b088      	sub	sp, #32
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	60b9      	str	r1, [r7, #8]
 8009fd2:	607a      	str	r2, [r7, #4]
 8009fd4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fda:	6879      	ldr	r1, [r7, #4]
 8009fdc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009fe0:	440b      	add	r3, r1
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	4413      	add	r3, r2
 8009fe6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009fe8:	69bb      	ldr	r3, [r7, #24]
 8009fea:	f023 0307 	bic.w	r3, r3, #7
 8009fee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ff0:	69bb      	ldr	r3, [r7, #24]
 8009ff2:	f003 0307 	and.w	r3, r3, #7
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00d      	beq.n	800a016 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8009ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffe:	b672      	cpsid	i
 800a000:	f383 8811 	msr	BASEPRI, r3
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	b662      	cpsie	i
 800a00e:	617b      	str	r3, [r7, #20]
}
 800a010:	bf00      	nop
 800a012:	bf00      	nop
 800a014:	e7fd      	b.n	800a012 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d01f      	beq.n	800a05c <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a01c:	2300      	movs	r3, #0
 800a01e:	61fb      	str	r3, [r7, #28]
 800a020:	e012      	b.n	800a048 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	4413      	add	r3, r2
 800a028:	7819      	ldrb	r1, [r3, #0]
 800a02a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a02c:	69fb      	ldr	r3, [r7, #28]
 800a02e:	4413      	add	r3, r2
 800a030:	3334      	adds	r3, #52	@ 0x34
 800a032:	460a      	mov	r2, r1
 800a034:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	4413      	add	r3, r2
 800a03c:	781b      	ldrb	r3, [r3, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d006      	beq.n	800a050 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	3301      	adds	r3, #1
 800a046:	61fb      	str	r3, [r7, #28]
 800a048:	69fb      	ldr	r3, [r7, #28]
 800a04a:	2b0f      	cmp	r3, #15
 800a04c:	d9e9      	bls.n	800a022 <prvInitialiseNewTask+0x5a>
 800a04e:	e000      	b.n	800a052 <prvInitialiseNewTask+0x8a>
			{
				break;
 800a050:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a05a:	e003      	b.n	800a064 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a066:	2b06      	cmp	r3, #6
 800a068:	d901      	bls.n	800a06e <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a06a:	2306      	movs	r3, #6
 800a06c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a070:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a072:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a076:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a078:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a07c:	2200      	movs	r2, #0
 800a07e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	3304      	adds	r3, #4
 800a084:	4618      	mov	r0, r3
 800a086:	f7fe fec7 	bl	8008e18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08c:	3318      	adds	r3, #24
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fe fec2 	bl	8008e18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a098:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09c:	f1c3 0207 	rsb	r2, r3, #7
 800a0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0bc:	334c      	adds	r3, #76	@ 0x4c
 800a0be:	224c      	movs	r2, #76	@ 0x4c
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f00e ff1d 	bl	8018f02 <memset>
 800a0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ca:	4a0d      	ldr	r2, [pc, #52]	@ (800a100 <prvInitialiseNewTask+0x138>)
 800a0cc:	651a      	str	r2, [r3, #80]	@ 0x50
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a104 <prvInitialiseNewTask+0x13c>)
 800a0d2:	655a      	str	r2, [r3, #84]	@ 0x54
 800a0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a108 <prvInitialiseNewTask+0x140>)
 800a0d8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a0da:	683a      	ldr	r2, [r7, #0]
 800a0dc:	68f9      	ldr	r1, [r7, #12]
 800a0de:	69b8      	ldr	r0, [r7, #24]
 800a0e0:	f001 f982 	bl	800b3e8 <pxPortInitialiseStack>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d002      	beq.n	800a0f6 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0f6:	bf00      	nop
 800a0f8:	3720      	adds	r7, #32
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	20066f78 	.word	0x20066f78
 800a104:	20066fe0 	.word	0x20066fe0
 800a108:	20067048 	.word	0x20067048

0800a10c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b082      	sub	sp, #8
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a114:	f001 fa7a 	bl	800b60c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a118:	4b2a      	ldr	r3, [pc, #168]	@ (800a1c4 <prvAddNewTaskToReadyList+0xb8>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3301      	adds	r3, #1
 800a11e:	4a29      	ldr	r2, [pc, #164]	@ (800a1c4 <prvAddNewTaskToReadyList+0xb8>)
 800a120:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a122:	4b29      	ldr	r3, [pc, #164]	@ (800a1c8 <prvAddNewTaskToReadyList+0xbc>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d109      	bne.n	800a13e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a12a:	4a27      	ldr	r2, [pc, #156]	@ (800a1c8 <prvAddNewTaskToReadyList+0xbc>)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a130:	4b24      	ldr	r3, [pc, #144]	@ (800a1c4 <prvAddNewTaskToReadyList+0xb8>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2b01      	cmp	r3, #1
 800a136:	d110      	bne.n	800a15a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a138:	f000 fe4c 	bl	800add4 <prvInitialiseTaskLists>
 800a13c:	e00d      	b.n	800a15a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a13e:	4b23      	ldr	r3, [pc, #140]	@ (800a1cc <prvAddNewTaskToReadyList+0xc0>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d109      	bne.n	800a15a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a146:	4b20      	ldr	r3, [pc, #128]	@ (800a1c8 <prvAddNewTaskToReadyList+0xbc>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a150:	429a      	cmp	r2, r3
 800a152:	d802      	bhi.n	800a15a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a154:	4a1c      	ldr	r2, [pc, #112]	@ (800a1c8 <prvAddNewTaskToReadyList+0xbc>)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a15a:	4b1d      	ldr	r3, [pc, #116]	@ (800a1d0 <prvAddNewTaskToReadyList+0xc4>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	3301      	adds	r3, #1
 800a160:	4a1b      	ldr	r2, [pc, #108]	@ (800a1d0 <prvAddNewTaskToReadyList+0xc4>)
 800a162:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a168:	2201      	movs	r2, #1
 800a16a:	409a      	lsls	r2, r3
 800a16c:	4b19      	ldr	r3, [pc, #100]	@ (800a1d4 <prvAddNewTaskToReadyList+0xc8>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4313      	orrs	r3, r2
 800a172:	4a18      	ldr	r2, [pc, #96]	@ (800a1d4 <prvAddNewTaskToReadyList+0xc8>)
 800a174:	6013      	str	r3, [r2, #0]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17a:	4613      	mov	r3, r2
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	4413      	add	r3, r2
 800a180:	009b      	lsls	r3, r3, #2
 800a182:	4a15      	ldr	r2, [pc, #84]	@ (800a1d8 <prvAddNewTaskToReadyList+0xcc>)
 800a184:	441a      	add	r2, r3
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	3304      	adds	r3, #4
 800a18a:	4619      	mov	r1, r3
 800a18c:	4610      	mov	r0, r2
 800a18e:	f7fe fe50 	bl	8008e32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a192:	f001 fa71 	bl	800b678 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a196:	4b0d      	ldr	r3, [pc, #52]	@ (800a1cc <prvAddNewTaskToReadyList+0xc0>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00e      	beq.n	800a1bc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a19e:	4b0a      	ldr	r3, [pc, #40]	@ (800a1c8 <prvAddNewTaskToReadyList+0xbc>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d207      	bcs.n	800a1bc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a1ac:	4b0b      	ldr	r3, [pc, #44]	@ (800a1dc <prvAddNewTaskToReadyList+0xd0>)
 800a1ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1bc:	bf00      	nop
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	20005ac8 	.word	0x20005ac8
 800a1c8:	200059c8 	.word	0x200059c8
 800a1cc:	20005ad4 	.word	0x20005ad4
 800a1d0:	20005ae4 	.word	0x20005ae4
 800a1d4:	20005ad0 	.word	0x20005ad0
 800a1d8:	200059cc 	.word	0x200059cc
 800a1dc:	e000ed04 	.word	0xe000ed04

0800a1e0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b084      	sub	sp, #16
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a1e8:	f001 fa10 	bl	800b60c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d102      	bne.n	800a1f8 <vTaskDelete+0x18>
 800a1f2:	4b3a      	ldr	r3, [pc, #232]	@ (800a2dc <vTaskDelete+0xfc>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	e000      	b.n	800a1fa <vTaskDelete+0x1a>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	3304      	adds	r3, #4
 800a200:	4618      	mov	r0, r3
 800a202:	f7fe fe73 	bl	8008eec <uxListRemove>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d115      	bne.n	800a238 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a210:	4933      	ldr	r1, [pc, #204]	@ (800a2e0 <vTaskDelete+0x100>)
 800a212:	4613      	mov	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	4413      	add	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	440b      	add	r3, r1
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d10a      	bne.n	800a238 <vTaskDelete+0x58>
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a226:	2201      	movs	r2, #1
 800a228:	fa02 f303 	lsl.w	r3, r2, r3
 800a22c:	43da      	mvns	r2, r3
 800a22e:	4b2d      	ldr	r3, [pc, #180]	@ (800a2e4 <vTaskDelete+0x104>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4013      	ands	r3, r2
 800a234:	4a2b      	ldr	r2, [pc, #172]	@ (800a2e4 <vTaskDelete+0x104>)
 800a236:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d004      	beq.n	800a24a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3318      	adds	r3, #24
 800a244:	4618      	mov	r0, r3
 800a246:	f7fe fe51 	bl	8008eec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a24a:	4b27      	ldr	r3, [pc, #156]	@ (800a2e8 <vTaskDelete+0x108>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	3301      	adds	r3, #1
 800a250:	4a25      	ldr	r2, [pc, #148]	@ (800a2e8 <vTaskDelete+0x108>)
 800a252:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a254:	4b21      	ldr	r3, [pc, #132]	@ (800a2dc <vTaskDelete+0xfc>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d10b      	bne.n	800a276 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3304      	adds	r3, #4
 800a262:	4619      	mov	r1, r3
 800a264:	4821      	ldr	r0, [pc, #132]	@ (800a2ec <vTaskDelete+0x10c>)
 800a266:	f7fe fde4 	bl	8008e32 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a26a:	4b21      	ldr	r3, [pc, #132]	@ (800a2f0 <vTaskDelete+0x110>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	3301      	adds	r3, #1
 800a270:	4a1f      	ldr	r2, [pc, #124]	@ (800a2f0 <vTaskDelete+0x110>)
 800a272:	6013      	str	r3, [r2, #0]
 800a274:	e009      	b.n	800a28a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a276:	4b1f      	ldr	r3, [pc, #124]	@ (800a2f4 <vTaskDelete+0x114>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f4 <vTaskDelete+0x114>)
 800a27e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	f000 fe15 	bl	800aeb0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a286:	f000 fe4b 	bl	800af20 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800a28a:	f001 f9f5 	bl	800b678 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a28e:	4b1a      	ldr	r3, [pc, #104]	@ (800a2f8 <vTaskDelete+0x118>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d01e      	beq.n	800a2d4 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800a296:	4b11      	ldr	r3, [pc, #68]	@ (800a2dc <vTaskDelete+0xfc>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d119      	bne.n	800a2d4 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a2a0:	4b16      	ldr	r3, [pc, #88]	@ (800a2fc <vTaskDelete+0x11c>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00d      	beq.n	800a2c4 <vTaskDelete+0xe4>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ac:	b672      	cpsid	i
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	b662      	cpsie	i
 800a2bc:	60bb      	str	r3, [r7, #8]
}
 800a2be:	bf00      	nop
 800a2c0:	bf00      	nop
 800a2c2:	e7fd      	b.n	800a2c0 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800a2c4:	4b0e      	ldr	r3, [pc, #56]	@ (800a300 <vTaskDelete+0x120>)
 800a2c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ca:	601a      	str	r2, [r3, #0]
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a2d4:	bf00      	nop
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}
 800a2dc:	200059c8 	.word	0x200059c8
 800a2e0:	200059cc 	.word	0x200059cc
 800a2e4:	20005ad0 	.word	0x20005ad0
 800a2e8:	20005ae4 	.word	0x20005ae4
 800a2ec:	20005a9c 	.word	0x20005a9c
 800a2f0:	20005ab0 	.word	0x20005ab0
 800a2f4:	20005ac8 	.word	0x20005ac8
 800a2f8:	20005ad4 	.word	0x20005ad4
 800a2fc:	20005af0 	.word	0x20005af0
 800a300:	e000ed04 	.word	0xe000ed04

0800a304 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a30c:	2300      	movs	r3, #0
 800a30e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d01a      	beq.n	800a34c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a316:	4b15      	ldr	r3, [pc, #84]	@ (800a36c <vTaskDelay+0x68>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d00d      	beq.n	800a33a <vTaskDelay+0x36>
	__asm volatile
 800a31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a322:	b672      	cpsid	i
 800a324:	f383 8811 	msr	BASEPRI, r3
 800a328:	f3bf 8f6f 	isb	sy
 800a32c:	f3bf 8f4f 	dsb	sy
 800a330:	b662      	cpsie	i
 800a332:	60bb      	str	r3, [r7, #8]
}
 800a334:	bf00      	nop
 800a336:	bf00      	nop
 800a338:	e7fd      	b.n	800a336 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800a33a:	f000 fa29 	bl	800a790 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a33e:	2100      	movs	r1, #0
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 ffeb 	bl	800b31c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a346:	f000 fa31 	bl	800a7ac <xTaskResumeAll>
 800a34a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d107      	bne.n	800a362 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800a352:	4b07      	ldr	r3, [pc, #28]	@ (800a370 <vTaskDelay+0x6c>)
 800a354:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a358:	601a      	str	r2, [r3, #0]
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a362:	bf00      	nop
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	20005af0 	.word	0x20005af0
 800a370:	e000ed04 	.word	0xe000ed04

0800a374 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a37c:	f001 f946 	bl	800b60c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d102      	bne.n	800a38c <vTaskSuspend+0x18>
 800a386:	4b3e      	ldr	r3, [pc, #248]	@ (800a480 <vTaskSuspend+0x10c>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	e000      	b.n	800a38e <vTaskSuspend+0x1a>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	3304      	adds	r3, #4
 800a394:	4618      	mov	r0, r3
 800a396:	f7fe fda9 	bl	8008eec <uxListRemove>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d115      	bne.n	800a3cc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3a4:	4937      	ldr	r1, [pc, #220]	@ (800a484 <vTaskSuspend+0x110>)
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	009b      	lsls	r3, r3, #2
 800a3aa:	4413      	add	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	440b      	add	r3, r1
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d10a      	bne.n	800a3cc <vTaskSuspend+0x58>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a3c0:	43da      	mvns	r2, r3
 800a3c2:	4b31      	ldr	r3, [pc, #196]	@ (800a488 <vTaskSuspend+0x114>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4013      	ands	r3, r2
 800a3c8:	4a2f      	ldr	r2, [pc, #188]	@ (800a488 <vTaskSuspend+0x114>)
 800a3ca:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d004      	beq.n	800a3de <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	3318      	adds	r3, #24
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7fe fd87 	bl	8008eec <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	3304      	adds	r3, #4
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	4829      	ldr	r0, [pc, #164]	@ (800a48c <vTaskSuspend+0x118>)
 800a3e6:	f7fe fd24 	bl	8008e32 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b01      	cmp	r3, #1
 800a3f4:	d103      	bne.n	800a3fe <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800a3fe:	f001 f93b 	bl	800b678 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800a402:	4b23      	ldr	r3, [pc, #140]	@ (800a490 <vTaskSuspend+0x11c>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d005      	beq.n	800a416 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800a40a:	f001 f8ff 	bl	800b60c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800a40e:	f000 fd87 	bl	800af20 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800a412:	f001 f931 	bl	800b678 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800a416:	4b1a      	ldr	r3, [pc, #104]	@ (800a480 <vTaskSuspend+0x10c>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	68fa      	ldr	r2, [r7, #12]
 800a41c:	429a      	cmp	r2, r3
 800a41e:	d12a      	bne.n	800a476 <vTaskSuspend+0x102>
		{
			if( xSchedulerRunning != pdFALSE )
 800a420:	4b1b      	ldr	r3, [pc, #108]	@ (800a490 <vTaskSuspend+0x11c>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d01a      	beq.n	800a45e <vTaskSuspend+0xea>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800a428:	4b1a      	ldr	r3, [pc, #104]	@ (800a494 <vTaskSuspend+0x120>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d00d      	beq.n	800a44c <vTaskSuspend+0xd8>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a434:	b672      	cpsid	i
 800a436:	f383 8811 	msr	BASEPRI, r3
 800a43a:	f3bf 8f6f 	isb	sy
 800a43e:	f3bf 8f4f 	dsb	sy
 800a442:	b662      	cpsie	i
 800a444:	60bb      	str	r3, [r7, #8]
}
 800a446:	bf00      	nop
 800a448:	bf00      	nop
 800a44a:	e7fd      	b.n	800a448 <vTaskSuspend+0xd4>
				portYIELD_WITHIN_API();
 800a44c:	4b12      	ldr	r3, [pc, #72]	@ (800a498 <vTaskSuspend+0x124>)
 800a44e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a452:	601a      	str	r2, [r3, #0]
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a45c:	e00b      	b.n	800a476 <vTaskSuspend+0x102>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800a45e:	4b0b      	ldr	r3, [pc, #44]	@ (800a48c <vTaskSuspend+0x118>)
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	4b0e      	ldr	r3, [pc, #56]	@ (800a49c <vTaskSuspend+0x128>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	429a      	cmp	r2, r3
 800a468:	d103      	bne.n	800a472 <vTaskSuspend+0xfe>
					pxCurrentTCB = NULL;
 800a46a:	4b05      	ldr	r3, [pc, #20]	@ (800a480 <vTaskSuspend+0x10c>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	601a      	str	r2, [r3, #0]
	}
 800a470:	e001      	b.n	800a476 <vTaskSuspend+0x102>
					vTaskSwitchContext();
 800a472:	f000 fb19 	bl	800aaa8 <vTaskSwitchContext>
	}
 800a476:	bf00      	nop
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	200059c8 	.word	0x200059c8
 800a484:	200059cc 	.word	0x200059cc
 800a488:	20005ad0 	.word	0x20005ad0
 800a48c:	20005ab4 	.word	0x20005ab4
 800a490:	20005ad4 	.word	0x20005ad4
 800a494:	20005af0 	.word	0x20005af0
 800a498:	e000ed04 	.word	0xe000ed04
 800a49c:	20005ac8 	.word	0x20005ac8

0800a4a0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b087      	sub	sp, #28
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d10d      	bne.n	800a4d2 <prvTaskIsTaskSuspended+0x32>
	__asm volatile
 800a4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ba:	b672      	cpsid	i
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	b662      	cpsie	i
 800a4ca:	60fb      	str	r3, [r7, #12]
}
 800a4cc:	bf00      	nop
 800a4ce:	bf00      	nop
 800a4d0:	e7fd      	b.n	800a4ce <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	695b      	ldr	r3, [r3, #20]
 800a4d6:	4a0a      	ldr	r2, [pc, #40]	@ (800a500 <prvTaskIsTaskSuspended+0x60>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d10a      	bne.n	800a4f2 <prvTaskIsTaskSuspended+0x52>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e0:	4a08      	ldr	r2, [pc, #32]	@ (800a504 <prvTaskIsTaskSuspended+0x64>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d005      	beq.n	800a4f2 <prvTaskIsTaskSuspended+0x52>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d101      	bne.n	800a4f2 <prvTaskIsTaskSuspended+0x52>
				{
					xReturn = pdTRUE;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4f2:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	371c      	adds	r7, #28
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	20005ab4 	.word	0x20005ab4
 800a504:	20005a88 	.word	0x20005a88

0800a508 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d10d      	bne.n	800a536 <vTaskResume+0x2e>
	__asm volatile
 800a51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51e:	b672      	cpsid	i
 800a520:	f383 8811 	msr	BASEPRI, r3
 800a524:	f3bf 8f6f 	isb	sy
 800a528:	f3bf 8f4f 	dsb	sy
 800a52c:	b662      	cpsie	i
 800a52e:	60bb      	str	r3, [r7, #8]
}
 800a530:	bf00      	nop
 800a532:	bf00      	nop
 800a534:	e7fd      	b.n	800a532 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800a536:	4b20      	ldr	r3, [pc, #128]	@ (800a5b8 <vTaskResume+0xb0>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d037      	beq.n	800a5b0 <vTaskResume+0xa8>
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d034      	beq.n	800a5b0 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 800a546:	f001 f861 	bl	800b60c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a54a:	68f8      	ldr	r0, [r7, #12]
 800a54c:	f7ff ffa8 	bl	800a4a0 <prvTaskIsTaskSuspended>
 800a550:	4603      	mov	r3, r0
 800a552:	2b00      	cmp	r3, #0
 800a554:	d02a      	beq.n	800a5ac <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	3304      	adds	r3, #4
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fe fcc6 	bl	8008eec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a564:	2201      	movs	r2, #1
 800a566:	409a      	lsls	r2, r3
 800a568:	4b14      	ldr	r3, [pc, #80]	@ (800a5bc <vTaskResume+0xb4>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4313      	orrs	r3, r2
 800a56e:	4a13      	ldr	r2, [pc, #76]	@ (800a5bc <vTaskResume+0xb4>)
 800a570:	6013      	str	r3, [r2, #0]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4a10      	ldr	r2, [pc, #64]	@ (800a5c0 <vTaskResume+0xb8>)
 800a580:	441a      	add	r2, r3
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	3304      	adds	r3, #4
 800a586:	4619      	mov	r1, r3
 800a588:	4610      	mov	r0, r2
 800a58a:	f7fe fc52 	bl	8008e32 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a592:	4b09      	ldr	r3, [pc, #36]	@ (800a5b8 <vTaskResume+0xb0>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a598:	429a      	cmp	r2, r3
 800a59a:	d307      	bcc.n	800a5ac <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800a59c:	4b09      	ldr	r3, [pc, #36]	@ (800a5c4 <vTaskResume+0xbc>)
 800a59e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800a5ac:	f001 f864 	bl	800b678 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a5b0:	bf00      	nop
 800a5b2:	3710      	adds	r7, #16
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	200059c8 	.word	0x200059c8
 800a5bc:	20005ad0 	.word	0x20005ad0
 800a5c0:	200059cc 	.word	0x200059cc
 800a5c4:	e000ed04 	.word	0xe000ed04

0800a5c8 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b08a      	sub	sp, #40	@ 0x28
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	627b      	str	r3, [r7, #36]	@ 0x24
	TCB_t * const pxTCB = xTaskToResume;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10d      	bne.n	800a5fa <xTaskResumeFromISR+0x32>
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e2:	b672      	cpsid	i
 800a5e4:	f383 8811 	msr	BASEPRI, r3
 800a5e8:	f3bf 8f6f 	isb	sy
 800a5ec:	f3bf 8f4f 	dsb	sy
 800a5f0:	b662      	cpsie	i
 800a5f2:	61bb      	str	r3, [r7, #24]
}
 800a5f4:	bf00      	nop
 800a5f6:	bf00      	nop
 800a5f8:	e7fd      	b.n	800a5f6 <xTaskResumeFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5fa:	f001 f8ef 	bl	800b7dc <vPortValidateInterruptPriority>
	__asm volatile
 800a5fe:	f3ef 8211 	mrs	r2, BASEPRI
 800a602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a606:	b672      	cpsid	i
 800a608:	f383 8811 	msr	BASEPRI, r3
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f3bf 8f4f 	dsb	sy
 800a614:	b662      	cpsie	i
 800a616:	617a      	str	r2, [r7, #20]
 800a618:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a61a:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a61c:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a61e:	6a38      	ldr	r0, [r7, #32]
 800a620:	f7ff ff3e 	bl	800a4a0 <prvTaskIsTaskSuspended>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d02f      	beq.n	800a68a <xTaskResumeFromISR+0xc2>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a62a:	4b1d      	ldr	r3, [pc, #116]	@ (800a6a0 <xTaskResumeFromISR+0xd8>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d125      	bne.n	800a67e <xTaskResumeFromISR+0xb6>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a632:	6a3b      	ldr	r3, [r7, #32]
 800a634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a636:	4b1b      	ldr	r3, [pc, #108]	@ (800a6a4 <xTaskResumeFromISR+0xdc>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d301      	bcc.n	800a644 <xTaskResumeFromISR+0x7c>
					{
						xYieldRequired = pdTRUE;
 800a640:	2301      	movs	r3, #1
 800a642:	627b      	str	r3, [r7, #36]	@ 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a644:	6a3b      	ldr	r3, [r7, #32]
 800a646:	3304      	adds	r3, #4
 800a648:	4618      	mov	r0, r3
 800a64a:	f7fe fc4f 	bl	8008eec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a652:	2201      	movs	r2, #1
 800a654:	409a      	lsls	r2, r3
 800a656:	4b14      	ldr	r3, [pc, #80]	@ (800a6a8 <xTaskResumeFromISR+0xe0>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4313      	orrs	r3, r2
 800a65c:	4a12      	ldr	r2, [pc, #72]	@ (800a6a8 <xTaskResumeFromISR+0xe0>)
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	6a3b      	ldr	r3, [r7, #32]
 800a662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a664:	4613      	mov	r3, r2
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	4a0f      	ldr	r2, [pc, #60]	@ (800a6ac <xTaskResumeFromISR+0xe4>)
 800a66e:	441a      	add	r2, r3
 800a670:	6a3b      	ldr	r3, [r7, #32]
 800a672:	3304      	adds	r3, #4
 800a674:	4619      	mov	r1, r3
 800a676:	4610      	mov	r0, r2
 800a678:	f7fe fbdb 	bl	8008e32 <vListInsertEnd>
 800a67c:	e005      	b.n	800a68a <xTaskResumeFromISR+0xc2>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a67e:	6a3b      	ldr	r3, [r7, #32]
 800a680:	3318      	adds	r3, #24
 800a682:	4619      	mov	r1, r3
 800a684:	480a      	ldr	r0, [pc, #40]	@ (800a6b0 <xTaskResumeFromISR+0xe8>)
 800a686:	f7fe fbd4 	bl	8008e32 <vListInsertEnd>
 800a68a:	69fb      	ldr	r3, [r7, #28]
 800a68c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f383 8811 	msr	BASEPRI, r3
}
 800a694:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800a696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a698:	4618      	mov	r0, r3
 800a69a:	3728      	adds	r7, #40	@ 0x28
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}
 800a6a0:	20005af0 	.word	0x20005af0
 800a6a4:	200059c8 	.word	0x200059c8
 800a6a8:	20005ad0 	.word	0x20005ad0
 800a6ac:	200059cc 	.word	0x200059cc
 800a6b0:	20005a88 	.word	0x20005a88

0800a6b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b08a      	sub	sp, #40	@ 0x28
 800a6b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6c2:	463a      	mov	r2, r7
 800a6c4:	1d39      	adds	r1, r7, #4
 800a6c6:	f107 0308 	add.w	r3, r7, #8
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7f6 f99a 	bl	8000a04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a6d0:	6839      	ldr	r1, [r7, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	9202      	str	r2, [sp, #8]
 800a6d8:	9301      	str	r3, [sp, #4]
 800a6da:	2300      	movs	r3, #0
 800a6dc:	9300      	str	r3, [sp, #0]
 800a6de:	2300      	movs	r3, #0
 800a6e0:	460a      	mov	r2, r1
 800a6e2:	4923      	ldr	r1, [pc, #140]	@ (800a770 <vTaskStartScheduler+0xbc>)
 800a6e4:	4823      	ldr	r0, [pc, #140]	@ (800a774 <vTaskStartScheduler+0xc0>)
 800a6e6:	f7ff fbc3 	bl	8009e70 <xTaskCreateStatic>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	4a22      	ldr	r2, [pc, #136]	@ (800a778 <vTaskStartScheduler+0xc4>)
 800a6ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a6f0:	4b21      	ldr	r3, [pc, #132]	@ (800a778 <vTaskStartScheduler+0xc4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d002      	beq.n	800a6fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	617b      	str	r3, [r7, #20]
 800a6fc:	e001      	b.n	800a702 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a6fe:	2300      	movs	r3, #0
 800a700:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d11d      	bne.n	800a744 <vTaskStartScheduler+0x90>
	__asm volatile
 800a708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a70c:	b672      	cpsid	i
 800a70e:	f383 8811 	msr	BASEPRI, r3
 800a712:	f3bf 8f6f 	isb	sy
 800a716:	f3bf 8f4f 	dsb	sy
 800a71a:	b662      	cpsie	i
 800a71c:	613b      	str	r3, [r7, #16]
}
 800a71e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a720:	4b16      	ldr	r3, [pc, #88]	@ (800a77c <vTaskStartScheduler+0xc8>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	334c      	adds	r3, #76	@ 0x4c
 800a726:	4a16      	ldr	r2, [pc, #88]	@ (800a780 <vTaskStartScheduler+0xcc>)
 800a728:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a72a:	4b16      	ldr	r3, [pc, #88]	@ (800a784 <vTaskStartScheduler+0xd0>)
 800a72c:	f04f 32ff 	mov.w	r2, #4294967295
 800a730:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a732:	4b15      	ldr	r3, [pc, #84]	@ (800a788 <vTaskStartScheduler+0xd4>)
 800a734:	2201      	movs	r2, #1
 800a736:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a738:	4b14      	ldr	r3, [pc, #80]	@ (800a78c <vTaskStartScheduler+0xd8>)
 800a73a:	2200      	movs	r2, #0
 800a73c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a73e:	f000 fee7 	bl	800b510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a742:	e011      	b.n	800a768 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a74a:	d10d      	bne.n	800a768 <vTaskStartScheduler+0xb4>
	__asm volatile
 800a74c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a750:	b672      	cpsid	i
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	b662      	cpsie	i
 800a760:	60fb      	str	r3, [r7, #12]
}
 800a762:	bf00      	nop
 800a764:	bf00      	nop
 800a766:	e7fd      	b.n	800a764 <vTaskStartScheduler+0xb0>
}
 800a768:	bf00      	nop
 800a76a:	3718      	adds	r7, #24
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}
 800a770:	0801ca60 	.word	0x0801ca60
 800a774:	0800ada5 	.word	0x0800ada5
 800a778:	20005aec 	.word	0x20005aec
 800a77c:	200059c8 	.word	0x200059c8
 800a780:	2000003c 	.word	0x2000003c
 800a784:	20005ae8 	.word	0x20005ae8
 800a788:	20005ad4 	.word	0x20005ad4
 800a78c:	20005acc 	.word	0x20005acc

0800a790 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a790:	b480      	push	{r7}
 800a792:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a794:	4b04      	ldr	r3, [pc, #16]	@ (800a7a8 <vTaskSuspendAll+0x18>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3301      	adds	r3, #1
 800a79a:	4a03      	ldr	r2, [pc, #12]	@ (800a7a8 <vTaskSuspendAll+0x18>)
 800a79c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a79e:	bf00      	nop
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	20005af0 	.word	0x20005af0

0800a7ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7ba:	4b43      	ldr	r3, [pc, #268]	@ (800a8c8 <xTaskResumeAll+0x11c>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d10d      	bne.n	800a7de <xTaskResumeAll+0x32>
	__asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	b672      	cpsid	i
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	b662      	cpsie	i
 800a7d6:	603b      	str	r3, [r7, #0]
}
 800a7d8:	bf00      	nop
 800a7da:	bf00      	nop
 800a7dc:	e7fd      	b.n	800a7da <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7de:	f000 ff15 	bl	800b60c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a7e2:	4b39      	ldr	r3, [pc, #228]	@ (800a8c8 <xTaskResumeAll+0x11c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	4a37      	ldr	r2, [pc, #220]	@ (800a8c8 <xTaskResumeAll+0x11c>)
 800a7ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7ec:	4b36      	ldr	r3, [pc, #216]	@ (800a8c8 <xTaskResumeAll+0x11c>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d161      	bne.n	800a8b8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a7f4:	4b35      	ldr	r3, [pc, #212]	@ (800a8cc <xTaskResumeAll+0x120>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d05d      	beq.n	800a8b8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7fc:	e02e      	b.n	800a85c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7fe:	4b34      	ldr	r3, [pc, #208]	@ (800a8d0 <xTaskResumeAll+0x124>)
 800a800:	68db      	ldr	r3, [r3, #12]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	3318      	adds	r3, #24
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe fb6e 	bl	8008eec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	3304      	adds	r3, #4
 800a814:	4618      	mov	r0, r3
 800a816:	f7fe fb69 	bl	8008eec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81e:	2201      	movs	r2, #1
 800a820:	409a      	lsls	r2, r3
 800a822:	4b2c      	ldr	r3, [pc, #176]	@ (800a8d4 <xTaskResumeAll+0x128>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4313      	orrs	r3, r2
 800a828:	4a2a      	ldr	r2, [pc, #168]	@ (800a8d4 <xTaskResumeAll+0x128>)
 800a82a:	6013      	str	r3, [r2, #0]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a830:	4613      	mov	r3, r2
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4a27      	ldr	r2, [pc, #156]	@ (800a8d8 <xTaskResumeAll+0x12c>)
 800a83a:	441a      	add	r2, r3
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3304      	adds	r3, #4
 800a840:	4619      	mov	r1, r3
 800a842:	4610      	mov	r0, r2
 800a844:	f7fe faf5 	bl	8008e32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a84c:	4b23      	ldr	r3, [pc, #140]	@ (800a8dc <xTaskResumeAll+0x130>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a852:	429a      	cmp	r2, r3
 800a854:	d302      	bcc.n	800a85c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800a856:	4b22      	ldr	r3, [pc, #136]	@ (800a8e0 <xTaskResumeAll+0x134>)
 800a858:	2201      	movs	r2, #1
 800a85a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a85c:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d0 <xTaskResumeAll+0x124>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d1cc      	bne.n	800a7fe <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d001      	beq.n	800a86e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a86a:	f000 fb59 	bl	800af20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a86e:	4b1d      	ldr	r3, [pc, #116]	@ (800a8e4 <xTaskResumeAll+0x138>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d010      	beq.n	800a89c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a87a:	f000 f859 	bl	800a930 <xTaskIncrementTick>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d002      	beq.n	800a88a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800a884:	4b16      	ldr	r3, [pc, #88]	@ (800a8e0 <xTaskResumeAll+0x134>)
 800a886:	2201      	movs	r2, #1
 800a888:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	3b01      	subs	r3, #1
 800a88e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d1f1      	bne.n	800a87a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800a896:	4b13      	ldr	r3, [pc, #76]	@ (800a8e4 <xTaskResumeAll+0x138>)
 800a898:	2200      	movs	r2, #0
 800a89a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a89c:	4b10      	ldr	r3, [pc, #64]	@ (800a8e0 <xTaskResumeAll+0x134>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d009      	beq.n	800a8b8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a8e8 <xTaskResumeAll+0x13c>)
 800a8aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8ae:	601a      	str	r2, [r3, #0]
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8b8:	f000 fede 	bl	800b678 <vPortExitCritical>

	return xAlreadyYielded;
 800a8bc:	68bb      	ldr	r3, [r7, #8]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20005af0 	.word	0x20005af0
 800a8cc:	20005ac8 	.word	0x20005ac8
 800a8d0:	20005a88 	.word	0x20005a88
 800a8d4:	20005ad0 	.word	0x20005ad0
 800a8d8:	200059cc 	.word	0x200059cc
 800a8dc:	200059c8 	.word	0x200059c8
 800a8e0:	20005adc 	.word	0x20005adc
 800a8e4:	20005ad8 	.word	0x20005ad8
 800a8e8:	e000ed04 	.word	0xe000ed04

0800a8ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a8f2:	4b05      	ldr	r3, [pc, #20]	@ (800a908 <xTaskGetTickCount+0x1c>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a8f8:	687b      	ldr	r3, [r7, #4]
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	370c      	adds	r7, #12
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	20005acc 	.word	0x20005acc

0800a90c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a912:	f000 ff63 	bl	800b7dc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a916:	2300      	movs	r3, #0
 800a918:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a91a:	4b04      	ldr	r3, [pc, #16]	@ (800a92c <xTaskGetTickCountFromISR+0x20>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a920:	683b      	ldr	r3, [r7, #0]
}
 800a922:	4618      	mov	r0, r3
 800a924:	3708      	adds	r7, #8
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	bf00      	nop
 800a92c:	20005acc 	.word	0x20005acc

0800a930 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b086      	sub	sp, #24
 800a934:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a936:	2300      	movs	r3, #0
 800a938:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a93a:	4b50      	ldr	r3, [pc, #320]	@ (800aa7c <xTaskIncrementTick+0x14c>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	f040 808b 	bne.w	800aa5a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a944:	4b4e      	ldr	r3, [pc, #312]	@ (800aa80 <xTaskIncrementTick+0x150>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	3301      	adds	r3, #1
 800a94a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a94c:	4a4c      	ldr	r2, [pc, #304]	@ (800aa80 <xTaskIncrementTick+0x150>)
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d123      	bne.n	800a9a0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800a958:	4b4a      	ldr	r3, [pc, #296]	@ (800aa84 <xTaskIncrementTick+0x154>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00d      	beq.n	800a97e <xTaskIncrementTick+0x4e>
	__asm volatile
 800a962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a966:	b672      	cpsid	i
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	b662      	cpsie	i
 800a976:	603b      	str	r3, [r7, #0]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <xTaskIncrementTick+0x4a>
 800a97e:	4b41      	ldr	r3, [pc, #260]	@ (800aa84 <xTaskIncrementTick+0x154>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	60fb      	str	r3, [r7, #12]
 800a984:	4b40      	ldr	r3, [pc, #256]	@ (800aa88 <xTaskIncrementTick+0x158>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a3e      	ldr	r2, [pc, #248]	@ (800aa84 <xTaskIncrementTick+0x154>)
 800a98a:	6013      	str	r3, [r2, #0]
 800a98c:	4a3e      	ldr	r2, [pc, #248]	@ (800aa88 <xTaskIncrementTick+0x158>)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	6013      	str	r3, [r2, #0]
 800a992:	4b3e      	ldr	r3, [pc, #248]	@ (800aa8c <xTaskIncrementTick+0x15c>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3301      	adds	r3, #1
 800a998:	4a3c      	ldr	r2, [pc, #240]	@ (800aa8c <xTaskIncrementTick+0x15c>)
 800a99a:	6013      	str	r3, [r2, #0]
 800a99c:	f000 fac0 	bl	800af20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a9a0:	4b3b      	ldr	r3, [pc, #236]	@ (800aa90 <xTaskIncrementTick+0x160>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d348      	bcc.n	800aa3c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9aa:	4b36      	ldr	r3, [pc, #216]	@ (800aa84 <xTaskIncrementTick+0x154>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d104      	bne.n	800a9be <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9b4:	4b36      	ldr	r3, [pc, #216]	@ (800aa90 <xTaskIncrementTick+0x160>)
 800a9b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ba:	601a      	str	r2, [r3, #0]
					break;
 800a9bc:	e03e      	b.n	800aa3c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9be:	4b31      	ldr	r3, [pc, #196]	@ (800aa84 <xTaskIncrementTick+0x154>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68db      	ldr	r3, [r3, #12]
 800a9c4:	68db      	ldr	r3, [r3, #12]
 800a9c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9ce:	693a      	ldr	r2, [r7, #16]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d203      	bcs.n	800a9de <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9d6:	4a2e      	ldr	r2, [pc, #184]	@ (800aa90 <xTaskIncrementTick+0x160>)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9dc:	e02e      	b.n	800aa3c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7fe fa82 	bl	8008eec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d004      	beq.n	800a9fa <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	3318      	adds	r3, #24
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f7fe fa79 	bl	8008eec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fe:	2201      	movs	r2, #1
 800aa00:	409a      	lsls	r2, r3
 800aa02:	4b24      	ldr	r3, [pc, #144]	@ (800aa94 <xTaskIncrementTick+0x164>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4313      	orrs	r3, r2
 800aa08:	4a22      	ldr	r2, [pc, #136]	@ (800aa94 <xTaskIncrementTick+0x164>)
 800aa0a:	6013      	str	r3, [r2, #0]
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa10:	4613      	mov	r3, r2
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	4413      	add	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4a1f      	ldr	r2, [pc, #124]	@ (800aa98 <xTaskIncrementTick+0x168>)
 800aa1a:	441a      	add	r2, r3
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	3304      	adds	r3, #4
 800aa20:	4619      	mov	r1, r3
 800aa22:	4610      	mov	r0, r2
 800aa24:	f7fe fa05 	bl	8008e32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa2c:	4b1b      	ldr	r3, [pc, #108]	@ (800aa9c <xTaskIncrementTick+0x16c>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d3b9      	bcc.n	800a9aa <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800aa36:	2301      	movs	r3, #1
 800aa38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa3a:	e7b6      	b.n	800a9aa <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa3c:	4b17      	ldr	r3, [pc, #92]	@ (800aa9c <xTaskIncrementTick+0x16c>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa42:	4915      	ldr	r1, [pc, #84]	@ (800aa98 <xTaskIncrementTick+0x168>)
 800aa44:	4613      	mov	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4413      	add	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	440b      	add	r3, r1
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d907      	bls.n	800aa64 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800aa54:	2301      	movs	r3, #1
 800aa56:	617b      	str	r3, [r7, #20]
 800aa58:	e004      	b.n	800aa64 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800aa5a:	4b11      	ldr	r3, [pc, #68]	@ (800aaa0 <xTaskIncrementTick+0x170>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	4a0f      	ldr	r2, [pc, #60]	@ (800aaa0 <xTaskIncrementTick+0x170>)
 800aa62:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800aa64:	4b0f      	ldr	r3, [pc, #60]	@ (800aaa4 <xTaskIncrementTick+0x174>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d001      	beq.n	800aa70 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800aa70:	697b      	ldr	r3, [r7, #20]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3718      	adds	r7, #24
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	20005af0 	.word	0x20005af0
 800aa80:	20005acc 	.word	0x20005acc
 800aa84:	20005a80 	.word	0x20005a80
 800aa88:	20005a84 	.word	0x20005a84
 800aa8c:	20005ae0 	.word	0x20005ae0
 800aa90:	20005ae8 	.word	0x20005ae8
 800aa94:	20005ad0 	.word	0x20005ad0
 800aa98:	200059cc 	.word	0x200059cc
 800aa9c:	200059c8 	.word	0x200059c8
 800aaa0:	20005ad8 	.word	0x20005ad8
 800aaa4:	20005adc 	.word	0x20005adc

0800aaa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b087      	sub	sp, #28
 800aaac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aaae:	4b2b      	ldr	r3, [pc, #172]	@ (800ab5c <vTaskSwitchContext+0xb4>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d003      	beq.n	800aabe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aab6:	4b2a      	ldr	r3, [pc, #168]	@ (800ab60 <vTaskSwitchContext+0xb8>)
 800aab8:	2201      	movs	r2, #1
 800aaba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aabc:	e047      	b.n	800ab4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800aabe:	4b28      	ldr	r3, [pc, #160]	@ (800ab60 <vTaskSwitchContext+0xb8>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aac4:	4b27      	ldr	r3, [pc, #156]	@ (800ab64 <vTaskSwitchContext+0xbc>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	fab3 f383 	clz	r3, r3
 800aad0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aad2:	7afb      	ldrb	r3, [r7, #11]
 800aad4:	f1c3 031f 	rsb	r3, r3, #31
 800aad8:	617b      	str	r3, [r7, #20]
 800aada:	4923      	ldr	r1, [pc, #140]	@ (800ab68 <vTaskSwitchContext+0xc0>)
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	4613      	mov	r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4413      	add	r3, r2
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	440b      	add	r3, r1
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d10d      	bne.n	800ab0a <vTaskSwitchContext+0x62>
	__asm volatile
 800aaee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaf2:	b672      	cpsid	i
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	b662      	cpsie	i
 800ab02:	607b      	str	r3, [r7, #4]
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop
 800ab08:	e7fd      	b.n	800ab06 <vTaskSwitchContext+0x5e>
 800ab0a:	697a      	ldr	r2, [r7, #20]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	4a14      	ldr	r2, [pc, #80]	@ (800ab68 <vTaskSwitchContext+0xc0>)
 800ab16:	4413      	add	r3, r2
 800ab18:	613b      	str	r3, [r7, #16]
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	685a      	ldr	r2, [r3, #4]
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	605a      	str	r2, [r3, #4]
 800ab24:	693b      	ldr	r3, [r7, #16]
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	3308      	adds	r3, #8
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d104      	bne.n	800ab3a <vTaskSwitchContext+0x92>
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	685a      	ldr	r2, [r3, #4]
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	605a      	str	r2, [r3, #4]
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	68db      	ldr	r3, [r3, #12]
 800ab40:	4a0a      	ldr	r2, [pc, #40]	@ (800ab6c <vTaskSwitchContext+0xc4>)
 800ab42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ab44:	4b09      	ldr	r3, [pc, #36]	@ (800ab6c <vTaskSwitchContext+0xc4>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	334c      	adds	r3, #76	@ 0x4c
 800ab4a:	4a09      	ldr	r2, [pc, #36]	@ (800ab70 <vTaskSwitchContext+0xc8>)
 800ab4c:	6013      	str	r3, [r2, #0]
}
 800ab4e:	bf00      	nop
 800ab50:	371c      	adds	r7, #28
 800ab52:	46bd      	mov	sp, r7
 800ab54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab58:	4770      	bx	lr
 800ab5a:	bf00      	nop
 800ab5c:	20005af0 	.word	0x20005af0
 800ab60:	20005adc 	.word	0x20005adc
 800ab64:	20005ad0 	.word	0x20005ad0
 800ab68:	200059cc 	.word	0x200059cc
 800ab6c:	200059c8 	.word	0x200059c8
 800ab70:	2000003c 	.word	0x2000003c

0800ab74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d10d      	bne.n	800aba0 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800ab84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab88:	b672      	cpsid	i
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	b662      	cpsie	i
 800ab98:	60fb      	str	r3, [r7, #12]
}
 800ab9a:	bf00      	nop
 800ab9c:	bf00      	nop
 800ab9e:	e7fd      	b.n	800ab9c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aba0:	4b07      	ldr	r3, [pc, #28]	@ (800abc0 <vTaskPlaceOnEventList+0x4c>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	3318      	adds	r3, #24
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7fe f966 	bl	8008e7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800abae:	2101      	movs	r1, #1
 800abb0:	6838      	ldr	r0, [r7, #0]
 800abb2:	f000 fbb3 	bl	800b31c <prvAddCurrentTaskToDelayedList>
}
 800abb6:	bf00      	nop
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	200059c8 	.word	0x200059c8

0800abc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b086      	sub	sp, #24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	68db      	ldr	r3, [r3, #12]
 800abd0:	68db      	ldr	r3, [r3, #12]
 800abd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10d      	bne.n	800abf6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800abda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abde:	b672      	cpsid	i
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	b662      	cpsie	i
 800abee:	60fb      	str	r3, [r7, #12]
}
 800abf0:	bf00      	nop
 800abf2:	bf00      	nop
 800abf4:	e7fd      	b.n	800abf2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	3318      	adds	r3, #24
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7fe f976 	bl	8008eec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac00:	4b1d      	ldr	r3, [pc, #116]	@ (800ac78 <xTaskRemoveFromEventList+0xb4>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d11c      	bne.n	800ac42 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7fe f96d 	bl	8008eec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac16:	2201      	movs	r2, #1
 800ac18:	409a      	lsls	r2, r3
 800ac1a:	4b18      	ldr	r3, [pc, #96]	@ (800ac7c <xTaskRemoveFromEventList+0xb8>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	4a16      	ldr	r2, [pc, #88]	@ (800ac7c <xTaskRemoveFromEventList+0xb8>)
 800ac22:	6013      	str	r3, [r2, #0]
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac28:	4613      	mov	r3, r2
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	4413      	add	r3, r2
 800ac2e:	009b      	lsls	r3, r3, #2
 800ac30:	4a13      	ldr	r2, [pc, #76]	@ (800ac80 <xTaskRemoveFromEventList+0xbc>)
 800ac32:	441a      	add	r2, r3
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	3304      	adds	r3, #4
 800ac38:	4619      	mov	r1, r3
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	f7fe f8f9 	bl	8008e32 <vListInsertEnd>
 800ac40:	e005      	b.n	800ac4e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	3318      	adds	r3, #24
 800ac46:	4619      	mov	r1, r3
 800ac48:	480e      	ldr	r0, [pc, #56]	@ (800ac84 <xTaskRemoveFromEventList+0xc0>)
 800ac4a:	f7fe f8f2 	bl	8008e32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac52:	4b0d      	ldr	r3, [pc, #52]	@ (800ac88 <xTaskRemoveFromEventList+0xc4>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d905      	bls.n	800ac68 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac60:	4b0a      	ldr	r3, [pc, #40]	@ (800ac8c <xTaskRemoveFromEventList+0xc8>)
 800ac62:	2201      	movs	r2, #1
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	e001      	b.n	800ac6c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ac6c:	697b      	ldr	r3, [r7, #20]
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3718      	adds	r7, #24
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	20005af0 	.word	0x20005af0
 800ac7c:	20005ad0 	.word	0x20005ad0
 800ac80:	200059cc 	.word	0x200059cc
 800ac84:	20005a88 	.word	0x20005a88
 800ac88:	200059c8 	.word	0x200059c8
 800ac8c:	20005adc 	.word	0x20005adc

0800ac90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ac98:	4b06      	ldr	r3, [pc, #24]	@ (800acb4 <vTaskInternalSetTimeOutState+0x24>)
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800aca0:	4b05      	ldr	r3, [pc, #20]	@ (800acb8 <vTaskInternalSetTimeOutState+0x28>)
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	605a      	str	r2, [r3, #4]
}
 800aca8:	bf00      	nop
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	20005ae0 	.word	0x20005ae0
 800acb8:	20005acc 	.word	0x20005acc

0800acbc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b088      	sub	sp, #32
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10d      	bne.n	800ace8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800accc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd0:	b672      	cpsid	i
 800acd2:	f383 8811 	msr	BASEPRI, r3
 800acd6:	f3bf 8f6f 	isb	sy
 800acda:	f3bf 8f4f 	dsb	sy
 800acde:	b662      	cpsie	i
 800ace0:	613b      	str	r3, [r7, #16]
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	e7fd      	b.n	800ace4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d10d      	bne.n	800ad0a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf2:	b672      	cpsid	i
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	b662      	cpsie	i
 800ad02:	60fb      	str	r3, [r7, #12]
}
 800ad04:	bf00      	nop
 800ad06:	bf00      	nop
 800ad08:	e7fd      	b.n	800ad06 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800ad0a:	f000 fc7f 	bl	800b60c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ad0e:	4b1d      	ldr	r3, [pc, #116]	@ (800ad84 <xTaskCheckForTimeOut+0xc8>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	69ba      	ldr	r2, [r7, #24]
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad26:	d102      	bne.n	800ad2e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	61fb      	str	r3, [r7, #28]
 800ad2c:	e023      	b.n	800ad76 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	4b15      	ldr	r3, [pc, #84]	@ (800ad88 <xTaskCheckForTimeOut+0xcc>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d007      	beq.n	800ad4a <xTaskCheckForTimeOut+0x8e>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	69ba      	ldr	r2, [r7, #24]
 800ad40:	429a      	cmp	r2, r3
 800ad42:	d302      	bcc.n	800ad4a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ad44:	2301      	movs	r3, #1
 800ad46:	61fb      	str	r3, [r7, #28]
 800ad48:	e015      	b.n	800ad76 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	697a      	ldr	r2, [r7, #20]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d20b      	bcs.n	800ad6c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	681a      	ldr	r2, [r3, #0]
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	1ad2      	subs	r2, r2, r3
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f7ff ff95 	bl	800ac90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad66:	2300      	movs	r3, #0
 800ad68:	61fb      	str	r3, [r7, #28]
 800ad6a:	e004      	b.n	800ad76 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ad72:	2301      	movs	r3, #1
 800ad74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ad76:	f000 fc7f 	bl	800b678 <vPortExitCritical>

	return xReturn;
 800ad7a:	69fb      	ldr	r3, [r7, #28]
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3720      	adds	r7, #32
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}
 800ad84:	20005acc 	.word	0x20005acc
 800ad88:	20005ae0 	.word	0x20005ae0

0800ad8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ad90:	4b03      	ldr	r3, [pc, #12]	@ (800ada0 <vTaskMissedYield+0x14>)
 800ad92:	2201      	movs	r2, #1
 800ad94:	601a      	str	r2, [r3, #0]
}
 800ad96:	bf00      	nop
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr
 800ada0:	20005adc 	.word	0x20005adc

0800ada4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800adac:	f000 f852 	bl	800ae54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800adb0:	4b06      	ldr	r3, [pc, #24]	@ (800adcc <prvIdleTask+0x28>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d9f9      	bls.n	800adac <prvIdleTask+0x8>
			{
				taskYIELD();
 800adb8:	4b05      	ldr	r3, [pc, #20]	@ (800add0 <prvIdleTask+0x2c>)
 800adba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adbe:	601a      	str	r2, [r3, #0]
 800adc0:	f3bf 8f4f 	dsb	sy
 800adc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800adc8:	e7f0      	b.n	800adac <prvIdleTask+0x8>
 800adca:	bf00      	nop
 800adcc:	200059cc 	.word	0x200059cc
 800add0:	e000ed04 	.word	0xe000ed04

0800add4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800adda:	2300      	movs	r3, #0
 800addc:	607b      	str	r3, [r7, #4]
 800adde:	e00c      	b.n	800adfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	4613      	mov	r3, r2
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	4413      	add	r3, r2
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	4a12      	ldr	r2, [pc, #72]	@ (800ae34 <prvInitialiseTaskLists+0x60>)
 800adec:	4413      	add	r3, r2
 800adee:	4618      	mov	r0, r3
 800adf0:	f7fd fff2 	bl	8008dd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	3301      	adds	r3, #1
 800adf8:	607b      	str	r3, [r7, #4]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b06      	cmp	r3, #6
 800adfe:	d9ef      	bls.n	800ade0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ae00:	480d      	ldr	r0, [pc, #52]	@ (800ae38 <prvInitialiseTaskLists+0x64>)
 800ae02:	f7fd ffe9 	bl	8008dd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ae06:	480d      	ldr	r0, [pc, #52]	@ (800ae3c <prvInitialiseTaskLists+0x68>)
 800ae08:	f7fd ffe6 	bl	8008dd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ae0c:	480c      	ldr	r0, [pc, #48]	@ (800ae40 <prvInitialiseTaskLists+0x6c>)
 800ae0e:	f7fd ffe3 	bl	8008dd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ae12:	480c      	ldr	r0, [pc, #48]	@ (800ae44 <prvInitialiseTaskLists+0x70>)
 800ae14:	f7fd ffe0 	bl	8008dd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ae18:	480b      	ldr	r0, [pc, #44]	@ (800ae48 <prvInitialiseTaskLists+0x74>)
 800ae1a:	f7fd ffdd 	bl	8008dd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ae1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae4c <prvInitialiseTaskLists+0x78>)
 800ae20:	4a05      	ldr	r2, [pc, #20]	@ (800ae38 <prvInitialiseTaskLists+0x64>)
 800ae22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae24:	4b0a      	ldr	r3, [pc, #40]	@ (800ae50 <prvInitialiseTaskLists+0x7c>)
 800ae26:	4a05      	ldr	r2, [pc, #20]	@ (800ae3c <prvInitialiseTaskLists+0x68>)
 800ae28:	601a      	str	r2, [r3, #0]
}
 800ae2a:	bf00      	nop
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	200059cc 	.word	0x200059cc
 800ae38:	20005a58 	.word	0x20005a58
 800ae3c:	20005a6c 	.word	0x20005a6c
 800ae40:	20005a88 	.word	0x20005a88
 800ae44:	20005a9c 	.word	0x20005a9c
 800ae48:	20005ab4 	.word	0x20005ab4
 800ae4c:	20005a80 	.word	0x20005a80
 800ae50:	20005a84 	.word	0x20005a84

0800ae54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b082      	sub	sp, #8
 800ae58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae5a:	e019      	b.n	800ae90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae5c:	f000 fbd6 	bl	800b60c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae60:	4b10      	ldr	r3, [pc, #64]	@ (800aea4 <prvCheckTasksWaitingTermination+0x50>)
 800ae62:	68db      	ldr	r3, [r3, #12]
 800ae64:	68db      	ldr	r3, [r3, #12]
 800ae66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	3304      	adds	r3, #4
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe f83d 	bl	8008eec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae72:	4b0d      	ldr	r3, [pc, #52]	@ (800aea8 <prvCheckTasksWaitingTermination+0x54>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	4a0b      	ldr	r2, [pc, #44]	@ (800aea8 <prvCheckTasksWaitingTermination+0x54>)
 800ae7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ae7c:	4b0b      	ldr	r3, [pc, #44]	@ (800aeac <prvCheckTasksWaitingTermination+0x58>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	4a0a      	ldr	r2, [pc, #40]	@ (800aeac <prvCheckTasksWaitingTermination+0x58>)
 800ae84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae86:	f000 fbf7 	bl	800b678 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f000 f810 	bl	800aeb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae90:	4b06      	ldr	r3, [pc, #24]	@ (800aeac <prvCheckTasksWaitingTermination+0x58>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1e1      	bne.n	800ae5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae98:	bf00      	nop
 800ae9a:	bf00      	nop
 800ae9c:	3708      	adds	r7, #8
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20005a9c 	.word	0x20005a9c
 800aea8:	20005ac8 	.word	0x20005ac8
 800aeac:	20005ab0 	.word	0x20005ab0

0800aeb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	334c      	adds	r3, #76	@ 0x4c
 800aebc:	4618      	mov	r0, r3
 800aebe:	f00e f865 	bl	8018f8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d108      	bne.n	800aede <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aed0:	4618      	mov	r0, r3
 800aed2:	f000 fd97 	bl	800ba04 <vPortFree>
				vPortFree( pxTCB );
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fd94 	bl	800ba04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aedc:	e01b      	b.n	800af16 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d103      	bne.n	800aef0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f000 fd8b 	bl	800ba04 <vPortFree>
	}
 800aeee:	e012      	b.n	800af16 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800aef6:	2b02      	cmp	r3, #2
 800aef8:	d00d      	beq.n	800af16 <prvDeleteTCB+0x66>
	__asm volatile
 800aefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aefe:	b672      	cpsid	i
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	b662      	cpsie	i
 800af0e:	60fb      	str	r3, [r7, #12]
}
 800af10:	bf00      	nop
 800af12:	bf00      	nop
 800af14:	e7fd      	b.n	800af12 <prvDeleteTCB+0x62>
	}
 800af16:	bf00      	nop
 800af18:	3710      	adds	r7, #16
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}
	...

0800af20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af26:	4b0c      	ldr	r3, [pc, #48]	@ (800af58 <prvResetNextTaskUnblockTime+0x38>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d104      	bne.n	800af3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af30:	4b0a      	ldr	r3, [pc, #40]	@ (800af5c <prvResetNextTaskUnblockTime+0x3c>)
 800af32:	f04f 32ff 	mov.w	r2, #4294967295
 800af36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af38:	e008      	b.n	800af4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af3a:	4b07      	ldr	r3, [pc, #28]	@ (800af58 <prvResetNextTaskUnblockTime+0x38>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	68db      	ldr	r3, [r3, #12]
 800af42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	4a04      	ldr	r2, [pc, #16]	@ (800af5c <prvResetNextTaskUnblockTime+0x3c>)
 800af4a:	6013      	str	r3, [r2, #0]
}
 800af4c:	bf00      	nop
 800af4e:	370c      	adds	r7, #12
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr
 800af58:	20005a80 	.word	0x20005a80
 800af5c:	20005ae8 	.word	0x20005ae8

0800af60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af60:	b480      	push	{r7}
 800af62:	b083      	sub	sp, #12
 800af64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af66:	4b0b      	ldr	r3, [pc, #44]	@ (800af94 <xTaskGetSchedulerState+0x34>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d102      	bne.n	800af74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af6e:	2301      	movs	r3, #1
 800af70:	607b      	str	r3, [r7, #4]
 800af72:	e008      	b.n	800af86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af74:	4b08      	ldr	r3, [pc, #32]	@ (800af98 <xTaskGetSchedulerState+0x38>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d102      	bne.n	800af82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af7c:	2302      	movs	r3, #2
 800af7e:	607b      	str	r3, [r7, #4]
 800af80:	e001      	b.n	800af86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800af82:	2300      	movs	r3, #0
 800af84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800af86:	687b      	ldr	r3, [r7, #4]
	}
 800af88:	4618      	mov	r0, r3
 800af8a:	370c      	adds	r7, #12
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr
 800af94:	20005ad4 	.word	0x20005ad4
 800af98:	20005af0 	.word	0x20005af0

0800af9c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800afa8:	2300      	movs	r3, #0
 800afaa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d069      	beq.n	800b086 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afb6:	4b36      	ldr	r3, [pc, #216]	@ (800b090 <xTaskPriorityInherit+0xf4>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afbc:	429a      	cmp	r2, r3
 800afbe:	d259      	bcs.n	800b074 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	699b      	ldr	r3, [r3, #24]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	db06      	blt.n	800afd6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afc8:	4b31      	ldr	r3, [pc, #196]	@ (800b090 <xTaskPriorityInherit+0xf4>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afce:	f1c3 0207 	rsb	r2, r3, #7
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	6959      	ldr	r1, [r3, #20]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afde:	4613      	mov	r3, r2
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	4413      	add	r3, r2
 800afe4:	009b      	lsls	r3, r3, #2
 800afe6:	4a2b      	ldr	r2, [pc, #172]	@ (800b094 <xTaskPriorityInherit+0xf8>)
 800afe8:	4413      	add	r3, r2
 800afea:	4299      	cmp	r1, r3
 800afec:	d13a      	bne.n	800b064 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	3304      	adds	r3, #4
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7fd ff7a 	bl	8008eec <uxListRemove>
 800aff8:	4603      	mov	r3, r0
 800affa:	2b00      	cmp	r3, #0
 800affc:	d115      	bne.n	800b02a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b002:	4924      	ldr	r1, [pc, #144]	@ (800b094 <xTaskPriorityInherit+0xf8>)
 800b004:	4613      	mov	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	4413      	add	r3, r2
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	440b      	add	r3, r1
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d10a      	bne.n	800b02a <xTaskPriorityInherit+0x8e>
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b018:	2201      	movs	r2, #1
 800b01a:	fa02 f303 	lsl.w	r3, r2, r3
 800b01e:	43da      	mvns	r2, r3
 800b020:	4b1d      	ldr	r3, [pc, #116]	@ (800b098 <xTaskPriorityInherit+0xfc>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4013      	ands	r3, r2
 800b026:	4a1c      	ldr	r2, [pc, #112]	@ (800b098 <xTaskPriorityInherit+0xfc>)
 800b028:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b02a:	4b19      	ldr	r3, [pc, #100]	@ (800b090 <xTaskPriorityInherit+0xf4>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b038:	2201      	movs	r2, #1
 800b03a:	409a      	lsls	r2, r3
 800b03c:	4b16      	ldr	r3, [pc, #88]	@ (800b098 <xTaskPriorityInherit+0xfc>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	4313      	orrs	r3, r2
 800b042:	4a15      	ldr	r2, [pc, #84]	@ (800b098 <xTaskPriorityInherit+0xfc>)
 800b044:	6013      	str	r3, [r2, #0]
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b04a:	4613      	mov	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	4a10      	ldr	r2, [pc, #64]	@ (800b094 <xTaskPriorityInherit+0xf8>)
 800b054:	441a      	add	r2, r3
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	3304      	adds	r3, #4
 800b05a:	4619      	mov	r1, r3
 800b05c:	4610      	mov	r0, r2
 800b05e:	f7fd fee8 	bl	8008e32 <vListInsertEnd>
 800b062:	e004      	b.n	800b06e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b064:	4b0a      	ldr	r3, [pc, #40]	@ (800b090 <xTaskPriorityInherit+0xf4>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b06e:	2301      	movs	r3, #1
 800b070:	60fb      	str	r3, [r7, #12]
 800b072:	e008      	b.n	800b086 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b078:	4b05      	ldr	r3, [pc, #20]	@ (800b090 <xTaskPriorityInherit+0xf4>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b07e:	429a      	cmp	r2, r3
 800b080:	d201      	bcs.n	800b086 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b082:	2301      	movs	r3, #1
 800b084:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b086:	68fb      	ldr	r3, [r7, #12]
	}
 800b088:	4618      	mov	r0, r3
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	200059c8 	.word	0x200059c8
 800b094:	200059cc 	.word	0x200059cc
 800b098:	20005ad0 	.word	0x20005ad0

0800b09c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b086      	sub	sp, #24
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d074      	beq.n	800b19c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b0b2:	4b3d      	ldr	r3, [pc, #244]	@ (800b1a8 <xTaskPriorityDisinherit+0x10c>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	693a      	ldr	r2, [r7, #16]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d00d      	beq.n	800b0d8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800b0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c0:	b672      	cpsid	i
 800b0c2:	f383 8811 	msr	BASEPRI, r3
 800b0c6:	f3bf 8f6f 	isb	sy
 800b0ca:	f3bf 8f4f 	dsb	sy
 800b0ce:	b662      	cpsie	i
 800b0d0:	60fb      	str	r3, [r7, #12]
}
 800b0d2:	bf00      	nop
 800b0d4:	bf00      	nop
 800b0d6:	e7fd      	b.n	800b0d4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10d      	bne.n	800b0fc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e4:	b672      	cpsid	i
 800b0e6:	f383 8811 	msr	BASEPRI, r3
 800b0ea:	f3bf 8f6f 	isb	sy
 800b0ee:	f3bf 8f4f 	dsb	sy
 800b0f2:	b662      	cpsie	i
 800b0f4:	60bb      	str	r3, [r7, #8]
}
 800b0f6:	bf00      	nop
 800b0f8:	bf00      	nop
 800b0fa:	e7fd      	b.n	800b0f8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b100:	1e5a      	subs	r2, r3, #1
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b10e:	429a      	cmp	r2, r3
 800b110:	d044      	beq.n	800b19c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b116:	2b00      	cmp	r3, #0
 800b118:	d140      	bne.n	800b19c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	3304      	adds	r3, #4
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fd fee4 	bl	8008eec <uxListRemove>
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d115      	bne.n	800b156 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b12e:	491f      	ldr	r1, [pc, #124]	@ (800b1ac <xTaskPriorityDisinherit+0x110>)
 800b130:	4613      	mov	r3, r2
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	4413      	add	r3, r2
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	440b      	add	r3, r1
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d10a      	bne.n	800b156 <xTaskPriorityDisinherit+0xba>
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b144:	2201      	movs	r2, #1
 800b146:	fa02 f303 	lsl.w	r3, r2, r3
 800b14a:	43da      	mvns	r2, r3
 800b14c:	4b18      	ldr	r3, [pc, #96]	@ (800b1b0 <xTaskPriorityDisinherit+0x114>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4013      	ands	r3, r2
 800b152:	4a17      	ldr	r2, [pc, #92]	@ (800b1b0 <xTaskPriorityDisinherit+0x114>)
 800b154:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b162:	f1c3 0207 	rsb	r2, r3, #7
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b16e:	2201      	movs	r2, #1
 800b170:	409a      	lsls	r2, r3
 800b172:	4b0f      	ldr	r3, [pc, #60]	@ (800b1b0 <xTaskPriorityDisinherit+0x114>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4313      	orrs	r3, r2
 800b178:	4a0d      	ldr	r2, [pc, #52]	@ (800b1b0 <xTaskPriorityDisinherit+0x114>)
 800b17a:	6013      	str	r3, [r2, #0]
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b180:	4613      	mov	r3, r2
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	4413      	add	r3, r2
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	4a08      	ldr	r2, [pc, #32]	@ (800b1ac <xTaskPriorityDisinherit+0x110>)
 800b18a:	441a      	add	r2, r3
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	3304      	adds	r3, #4
 800b190:	4619      	mov	r1, r3
 800b192:	4610      	mov	r0, r2
 800b194:	f7fd fe4d 	bl	8008e32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b198:	2301      	movs	r3, #1
 800b19a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b19c:	697b      	ldr	r3, [r7, #20]
	}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3718      	adds	r7, #24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	200059c8 	.word	0x200059c8
 800b1ac:	200059cc 	.word	0x200059cc
 800b1b0:	20005ad0 	.word	0x20005ad0

0800b1b4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b088      	sub	sp, #32
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 8089 	beq.w	800b2e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b1ce:	69bb      	ldr	r3, [r7, #24]
 800b1d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d10d      	bne.n	800b1f2 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800b1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1da:	b672      	cpsid	i
 800b1dc:	f383 8811 	msr	BASEPRI, r3
 800b1e0:	f3bf 8f6f 	isb	sy
 800b1e4:	f3bf 8f4f 	dsb	sy
 800b1e8:	b662      	cpsie	i
 800b1ea:	60fb      	str	r3, [r7, #12]
}
 800b1ec:	bf00      	nop
 800b1ee:	bf00      	nop
 800b1f0:	e7fd      	b.n	800b1ee <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d902      	bls.n	800b202 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	61fb      	str	r3, [r7, #28]
 800b200:	e002      	b.n	800b208 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b206:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b208:	69bb      	ldr	r3, [r7, #24]
 800b20a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b20c:	69fa      	ldr	r2, [r7, #28]
 800b20e:	429a      	cmp	r2, r3
 800b210:	d066      	beq.n	800b2e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b212:	69bb      	ldr	r3, [r7, #24]
 800b214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b216:	697a      	ldr	r2, [r7, #20]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d161      	bne.n	800b2e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b21c:	4b32      	ldr	r3, [pc, #200]	@ (800b2e8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	69ba      	ldr	r2, [r7, #24]
 800b222:	429a      	cmp	r2, r3
 800b224:	d10d      	bne.n	800b242 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800b226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22a:	b672      	cpsid	i
 800b22c:	f383 8811 	msr	BASEPRI, r3
 800b230:	f3bf 8f6f 	isb	sy
 800b234:	f3bf 8f4f 	dsb	sy
 800b238:	b662      	cpsie	i
 800b23a:	60bb      	str	r3, [r7, #8]
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	e7fd      	b.n	800b23e <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b246:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b248:	69bb      	ldr	r3, [r7, #24]
 800b24a:	69fa      	ldr	r2, [r7, #28]
 800b24c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b24e:	69bb      	ldr	r3, [r7, #24]
 800b250:	699b      	ldr	r3, [r3, #24]
 800b252:	2b00      	cmp	r3, #0
 800b254:	db04      	blt.n	800b260 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b256:	69fb      	ldr	r3, [r7, #28]
 800b258:	f1c3 0207 	rsb	r2, r3, #7
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b260:	69bb      	ldr	r3, [r7, #24]
 800b262:	6959      	ldr	r1, [r3, #20]
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	4613      	mov	r3, r2
 800b268:	009b      	lsls	r3, r3, #2
 800b26a:	4413      	add	r3, r2
 800b26c:	009b      	lsls	r3, r3, #2
 800b26e:	4a1f      	ldr	r2, [pc, #124]	@ (800b2ec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b270:	4413      	add	r3, r2
 800b272:	4299      	cmp	r1, r3
 800b274:	d134      	bne.n	800b2e0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	3304      	adds	r3, #4
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7fd fe36 	bl	8008eec <uxListRemove>
 800b280:	4603      	mov	r3, r0
 800b282:	2b00      	cmp	r3, #0
 800b284:	d115      	bne.n	800b2b2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b286:	69bb      	ldr	r3, [r7, #24]
 800b288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b28a:	4918      	ldr	r1, [pc, #96]	@ (800b2ec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b28c:	4613      	mov	r3, r2
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	4413      	add	r3, r2
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	440b      	add	r3, r1
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d10a      	bne.n	800b2b2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800b29c:	69bb      	ldr	r3, [r7, #24]
 800b29e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a6:	43da      	mvns	r2, r3
 800b2a8:	4b11      	ldr	r3, [pc, #68]	@ (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4013      	ands	r3, r2
 800b2ae:	4a10      	ldr	r2, [pc, #64]	@ (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800b2b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	409a      	lsls	r2, r3
 800b2ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	4a0b      	ldr	r2, [pc, #44]	@ (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800b2c2:	6013      	str	r3, [r2, #0]
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2c8:	4613      	mov	r3, r2
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	4413      	add	r3, r2
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	4a06      	ldr	r2, [pc, #24]	@ (800b2ec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800b2d2:	441a      	add	r2, r3
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	3304      	adds	r3, #4
 800b2d8:	4619      	mov	r1, r3
 800b2da:	4610      	mov	r0, r2
 800b2dc:	f7fd fda9 	bl	8008e32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2e0:	bf00      	nop
 800b2e2:	3720      	adds	r7, #32
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}
 800b2e8:	200059c8 	.word	0x200059c8
 800b2ec:	200059cc 	.word	0x200059cc
 800b2f0:	20005ad0 	.word	0x20005ad0

0800b2f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b2f4:	b480      	push	{r7}
 800b2f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b2f8:	4b07      	ldr	r3, [pc, #28]	@ (800b318 <pvTaskIncrementMutexHeldCount+0x24>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d004      	beq.n	800b30a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b300:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <pvTaskIncrementMutexHeldCount+0x24>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b306:	3201      	adds	r2, #1
 800b308:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800b30a:	4b03      	ldr	r3, [pc, #12]	@ (800b318 <pvTaskIncrementMutexHeldCount+0x24>)
 800b30c:	681b      	ldr	r3, [r3, #0]
	}
 800b30e:	4618      	mov	r0, r3
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr
 800b318:	200059c8 	.word	0x200059c8

0800b31c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b326:	4b29      	ldr	r3, [pc, #164]	@ (800b3cc <prvAddCurrentTaskToDelayedList+0xb0>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b32c:	4b28      	ldr	r3, [pc, #160]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	3304      	adds	r3, #4
 800b332:	4618      	mov	r0, r3
 800b334:	f7fd fdda 	bl	8008eec <uxListRemove>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d10b      	bne.n	800b356 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b33e:	4b24      	ldr	r3, [pc, #144]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b344:	2201      	movs	r2, #1
 800b346:	fa02 f303 	lsl.w	r3, r2, r3
 800b34a:	43da      	mvns	r2, r3
 800b34c:	4b21      	ldr	r3, [pc, #132]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4013      	ands	r3, r2
 800b352:	4a20      	ldr	r2, [pc, #128]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b354:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b35c:	d10a      	bne.n	800b374 <prvAddCurrentTaskToDelayedList+0x58>
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d007      	beq.n	800b374 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b364:	4b1a      	ldr	r3, [pc, #104]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	3304      	adds	r3, #4
 800b36a:	4619      	mov	r1, r3
 800b36c:	481a      	ldr	r0, [pc, #104]	@ (800b3d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b36e:	f7fd fd60 	bl	8008e32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b372:	e026      	b.n	800b3c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	4413      	add	r3, r2
 800b37a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b37c:	4b14      	ldr	r3, [pc, #80]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	68ba      	ldr	r2, [r7, #8]
 800b382:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	429a      	cmp	r2, r3
 800b38a:	d209      	bcs.n	800b3a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b38c:	4b13      	ldr	r3, [pc, #76]	@ (800b3dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3304      	adds	r3, #4
 800b396:	4619      	mov	r1, r3
 800b398:	4610      	mov	r0, r2
 800b39a:	f7fd fd6e 	bl	8008e7a <vListInsert>
}
 800b39e:	e010      	b.n	800b3c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3a0:	4b0f      	ldr	r3, [pc, #60]	@ (800b3e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	4b0a      	ldr	r3, [pc, #40]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	4610      	mov	r0, r2
 800b3ae:	f7fd fd64 	bl	8008e7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	68ba      	ldr	r2, [r7, #8]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d202      	bcs.n	800b3c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b3bc:	4a09      	ldr	r2, [pc, #36]	@ (800b3e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	6013      	str	r3, [r2, #0]
}
 800b3c2:	bf00      	nop
 800b3c4:	3710      	adds	r7, #16
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
 800b3ca:	bf00      	nop
 800b3cc:	20005acc 	.word	0x20005acc
 800b3d0:	200059c8 	.word	0x200059c8
 800b3d4:	20005ad0 	.word	0x20005ad0
 800b3d8:	20005ab4 	.word	0x20005ab4
 800b3dc:	20005a84 	.word	0x20005a84
 800b3e0:	20005a80 	.word	0x20005a80
 800b3e4:	20005ae8 	.word	0x20005ae8

0800b3e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	60b9      	str	r1, [r7, #8]
 800b3f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	3b04      	subs	r3, #4
 800b3f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b400:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	3b04      	subs	r3, #4
 800b406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	f023 0201 	bic.w	r2, r3, #1
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	3b04      	subs	r3, #4
 800b416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b418:	4a0c      	ldr	r2, [pc, #48]	@ (800b44c <pxPortInitialiseStack+0x64>)
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	3b14      	subs	r3, #20
 800b422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	3b04      	subs	r3, #4
 800b42e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f06f 0202 	mvn.w	r2, #2
 800b436:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	3b20      	subs	r3, #32
 800b43c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b43e:	68fb      	ldr	r3, [r7, #12]
}
 800b440:	4618      	mov	r0, r3
 800b442:	3714      	adds	r7, #20
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr
 800b44c:	0800b451 	.word	0x0800b451

0800b450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b456:	2300      	movs	r3, #0
 800b458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b45a:	4b15      	ldr	r3, [pc, #84]	@ (800b4b0 <prvTaskExitError+0x60>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b462:	d00d      	beq.n	800b480 <prvTaskExitError+0x30>
	__asm volatile
 800b464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b468:	b672      	cpsid	i
 800b46a:	f383 8811 	msr	BASEPRI, r3
 800b46e:	f3bf 8f6f 	isb	sy
 800b472:	f3bf 8f4f 	dsb	sy
 800b476:	b662      	cpsie	i
 800b478:	60fb      	str	r3, [r7, #12]
}
 800b47a:	bf00      	nop
 800b47c:	bf00      	nop
 800b47e:	e7fd      	b.n	800b47c <prvTaskExitError+0x2c>
	__asm volatile
 800b480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b484:	b672      	cpsid	i
 800b486:	f383 8811 	msr	BASEPRI, r3
 800b48a:	f3bf 8f6f 	isb	sy
 800b48e:	f3bf 8f4f 	dsb	sy
 800b492:	b662      	cpsie	i
 800b494:	60bb      	str	r3, [r7, #8]
}
 800b496:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b498:	bf00      	nop
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d0fc      	beq.n	800b49a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b4a0:	bf00      	nop
 800b4a2:	bf00      	nop
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	20000020 	.word	0x20000020
	...

0800b4c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b4c0:	4b07      	ldr	r3, [pc, #28]	@ (800b4e0 <pxCurrentTCBConst2>)
 800b4c2:	6819      	ldr	r1, [r3, #0]
 800b4c4:	6808      	ldr	r0, [r1, #0]
 800b4c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ca:	f380 8809 	msr	PSP, r0
 800b4ce:	f3bf 8f6f 	isb	sy
 800b4d2:	f04f 0000 	mov.w	r0, #0
 800b4d6:	f380 8811 	msr	BASEPRI, r0
 800b4da:	4770      	bx	lr
 800b4dc:	f3af 8000 	nop.w

0800b4e0 <pxCurrentTCBConst2>:
 800b4e0:	200059c8 	.word	0x200059c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b4e4:	bf00      	nop
 800b4e6:	bf00      	nop

0800b4e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b4e8:	4808      	ldr	r0, [pc, #32]	@ (800b50c <prvPortStartFirstTask+0x24>)
 800b4ea:	6800      	ldr	r0, [r0, #0]
 800b4ec:	6800      	ldr	r0, [r0, #0]
 800b4ee:	f380 8808 	msr	MSP, r0
 800b4f2:	f04f 0000 	mov.w	r0, #0
 800b4f6:	f380 8814 	msr	CONTROL, r0
 800b4fa:	b662      	cpsie	i
 800b4fc:	b661      	cpsie	f
 800b4fe:	f3bf 8f4f 	dsb	sy
 800b502:	f3bf 8f6f 	isb	sy
 800b506:	df00      	svc	0
 800b508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b50a:	bf00      	nop
 800b50c:	e000ed08 	.word	0xe000ed08

0800b510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b516:	4b37      	ldr	r3, [pc, #220]	@ (800b5f4 <xPortStartScheduler+0xe4>)
 800b518:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	b2db      	uxtb	r3, r3
 800b520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	22ff      	movs	r2, #255	@ 0xff
 800b526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	781b      	ldrb	r3, [r3, #0]
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b530:	78fb      	ldrb	r3, [r7, #3]
 800b532:	b2db      	uxtb	r3, r3
 800b534:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b538:	b2da      	uxtb	r2, r3
 800b53a:	4b2f      	ldr	r3, [pc, #188]	@ (800b5f8 <xPortStartScheduler+0xe8>)
 800b53c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b53e:	4b2f      	ldr	r3, [pc, #188]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b540:	2207      	movs	r2, #7
 800b542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b544:	e009      	b.n	800b55a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b546:	4b2d      	ldr	r3, [pc, #180]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	3b01      	subs	r3, #1
 800b54c:	4a2b      	ldr	r2, [pc, #172]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b54e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b550:	78fb      	ldrb	r3, [r7, #3]
 800b552:	b2db      	uxtb	r3, r3
 800b554:	005b      	lsls	r3, r3, #1
 800b556:	b2db      	uxtb	r3, r3
 800b558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b55a:	78fb      	ldrb	r3, [r7, #3]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b562:	2b80      	cmp	r3, #128	@ 0x80
 800b564:	d0ef      	beq.n	800b546 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b566:	4b25      	ldr	r3, [pc, #148]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f1c3 0307 	rsb	r3, r3, #7
 800b56e:	2b04      	cmp	r3, #4
 800b570:	d00d      	beq.n	800b58e <xPortStartScheduler+0x7e>
	__asm volatile
 800b572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b576:	b672      	cpsid	i
 800b578:	f383 8811 	msr	BASEPRI, r3
 800b57c:	f3bf 8f6f 	isb	sy
 800b580:	f3bf 8f4f 	dsb	sy
 800b584:	b662      	cpsie	i
 800b586:	60bb      	str	r3, [r7, #8]
}
 800b588:	bf00      	nop
 800b58a:	bf00      	nop
 800b58c:	e7fd      	b.n	800b58a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b58e:	4b1b      	ldr	r3, [pc, #108]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	021b      	lsls	r3, r3, #8
 800b594:	4a19      	ldr	r2, [pc, #100]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b596:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b598:	4b18      	ldr	r3, [pc, #96]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b5a0:	4a16      	ldr	r2, [pc, #88]	@ (800b5fc <xPortStartScheduler+0xec>)
 800b5a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	b2da      	uxtb	r2, r3
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b5ac:	4b14      	ldr	r3, [pc, #80]	@ (800b600 <xPortStartScheduler+0xf0>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a13      	ldr	r2, [pc, #76]	@ (800b600 <xPortStartScheduler+0xf0>)
 800b5b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b5b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b5b8:	4b11      	ldr	r3, [pc, #68]	@ (800b600 <xPortStartScheduler+0xf0>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a10      	ldr	r2, [pc, #64]	@ (800b600 <xPortStartScheduler+0xf0>)
 800b5be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b5c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b5c4:	f000 f8dc 	bl	800b780 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b5c8:	4b0e      	ldr	r3, [pc, #56]	@ (800b604 <xPortStartScheduler+0xf4>)
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b5ce:	f000 f8fb 	bl	800b7c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b5d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b608 <xPortStartScheduler+0xf8>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4a0c      	ldr	r2, [pc, #48]	@ (800b608 <xPortStartScheduler+0xf8>)
 800b5d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b5dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b5de:	f7ff ff83 	bl	800b4e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b5e2:	f7ff fa61 	bl	800aaa8 <vTaskSwitchContext>
	prvTaskExitError();
 800b5e6:	f7ff ff33 	bl	800b450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b5ea:	2300      	movs	r3, #0
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}
 800b5f4:	e000e400 	.word	0xe000e400
 800b5f8:	20005af4 	.word	0x20005af4
 800b5fc:	20005af8 	.word	0x20005af8
 800b600:	e000ed20 	.word	0xe000ed20
 800b604:	20000020 	.word	0x20000020
 800b608:	e000ef34 	.word	0xe000ef34

0800b60c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b60c:	b480      	push	{r7}
 800b60e:	b083      	sub	sp, #12
 800b610:	af00      	add	r7, sp, #0
	__asm volatile
 800b612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b616:	b672      	cpsid	i
 800b618:	f383 8811 	msr	BASEPRI, r3
 800b61c:	f3bf 8f6f 	isb	sy
 800b620:	f3bf 8f4f 	dsb	sy
 800b624:	b662      	cpsie	i
 800b626:	607b      	str	r3, [r7, #4]
}
 800b628:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b62a:	4b11      	ldr	r3, [pc, #68]	@ (800b670 <vPortEnterCritical+0x64>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	3301      	adds	r3, #1
 800b630:	4a0f      	ldr	r2, [pc, #60]	@ (800b670 <vPortEnterCritical+0x64>)
 800b632:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b634:	4b0e      	ldr	r3, [pc, #56]	@ (800b670 <vPortEnterCritical+0x64>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2b01      	cmp	r3, #1
 800b63a:	d112      	bne.n	800b662 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b63c:	4b0d      	ldr	r3, [pc, #52]	@ (800b674 <vPortEnterCritical+0x68>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	b2db      	uxtb	r3, r3
 800b642:	2b00      	cmp	r3, #0
 800b644:	d00d      	beq.n	800b662 <vPortEnterCritical+0x56>
	__asm volatile
 800b646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64a:	b672      	cpsid	i
 800b64c:	f383 8811 	msr	BASEPRI, r3
 800b650:	f3bf 8f6f 	isb	sy
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	b662      	cpsie	i
 800b65a:	603b      	str	r3, [r7, #0]
}
 800b65c:	bf00      	nop
 800b65e:	bf00      	nop
 800b660:	e7fd      	b.n	800b65e <vPortEnterCritical+0x52>
	}
}
 800b662:	bf00      	nop
 800b664:	370c      	adds	r7, #12
 800b666:	46bd      	mov	sp, r7
 800b668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66c:	4770      	bx	lr
 800b66e:	bf00      	nop
 800b670:	20000020 	.word	0x20000020
 800b674:	e000ed04 	.word	0xe000ed04

0800b678 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b678:	b480      	push	{r7}
 800b67a:	b083      	sub	sp, #12
 800b67c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b67e:	4b13      	ldr	r3, [pc, #76]	@ (800b6cc <vPortExitCritical+0x54>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d10d      	bne.n	800b6a2 <vPortExitCritical+0x2a>
	__asm volatile
 800b686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b68a:	b672      	cpsid	i
 800b68c:	f383 8811 	msr	BASEPRI, r3
 800b690:	f3bf 8f6f 	isb	sy
 800b694:	f3bf 8f4f 	dsb	sy
 800b698:	b662      	cpsie	i
 800b69a:	607b      	str	r3, [r7, #4]
}
 800b69c:	bf00      	nop
 800b69e:	bf00      	nop
 800b6a0:	e7fd      	b.n	800b69e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800b6a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b6cc <vPortExitCritical+0x54>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	4a08      	ldr	r2, [pc, #32]	@ (800b6cc <vPortExitCritical+0x54>)
 800b6aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b6ac:	4b07      	ldr	r3, [pc, #28]	@ (800b6cc <vPortExitCritical+0x54>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d105      	bne.n	800b6c0 <vPortExitCritical+0x48>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	f383 8811 	msr	BASEPRI, r3
}
 800b6be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b6c0:	bf00      	nop
 800b6c2:	370c      	adds	r7, #12
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr
 800b6cc:	20000020 	.word	0x20000020

0800b6d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b6d0:	f3ef 8009 	mrs	r0, PSP
 800b6d4:	f3bf 8f6f 	isb	sy
 800b6d8:	4b15      	ldr	r3, [pc, #84]	@ (800b730 <pxCurrentTCBConst>)
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	f01e 0f10 	tst.w	lr, #16
 800b6e0:	bf08      	it	eq
 800b6e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b6e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ea:	6010      	str	r0, [r2, #0]
 800b6ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b6f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b6f4:	b672      	cpsid	i
 800b6f6:	f380 8811 	msr	BASEPRI, r0
 800b6fa:	f3bf 8f4f 	dsb	sy
 800b6fe:	f3bf 8f6f 	isb	sy
 800b702:	b662      	cpsie	i
 800b704:	f7ff f9d0 	bl	800aaa8 <vTaskSwitchContext>
 800b708:	f04f 0000 	mov.w	r0, #0
 800b70c:	f380 8811 	msr	BASEPRI, r0
 800b710:	bc09      	pop	{r0, r3}
 800b712:	6819      	ldr	r1, [r3, #0]
 800b714:	6808      	ldr	r0, [r1, #0]
 800b716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b71a:	f01e 0f10 	tst.w	lr, #16
 800b71e:	bf08      	it	eq
 800b720:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b724:	f380 8809 	msr	PSP, r0
 800b728:	f3bf 8f6f 	isb	sy
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop

0800b730 <pxCurrentTCBConst>:
 800b730:	200059c8 	.word	0x200059c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b734:	bf00      	nop
 800b736:	bf00      	nop

0800b738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
	__asm volatile
 800b73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b742:	b672      	cpsid	i
 800b744:	f383 8811 	msr	BASEPRI, r3
 800b748:	f3bf 8f6f 	isb	sy
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	b662      	cpsie	i
 800b752:	607b      	str	r3, [r7, #4]
}
 800b754:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b756:	f7ff f8eb 	bl	800a930 <xTaskIncrementTick>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d003      	beq.n	800b768 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b760:	4b06      	ldr	r3, [pc, #24]	@ (800b77c <SysTick_Handler+0x44>)
 800b762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b766:	601a      	str	r2, [r3, #0]
 800b768:	2300      	movs	r3, #0
 800b76a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	f383 8811 	msr	BASEPRI, r3
}
 800b772:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b774:	bf00      	nop
 800b776:	3708      	adds	r7, #8
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	e000ed04 	.word	0xe000ed04

0800b780 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b780:	b480      	push	{r7}
 800b782:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b784:	4b0b      	ldr	r3, [pc, #44]	@ (800b7b4 <vPortSetupTimerInterrupt+0x34>)
 800b786:	2200      	movs	r2, #0
 800b788:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b78a:	4b0b      	ldr	r3, [pc, #44]	@ (800b7b8 <vPortSetupTimerInterrupt+0x38>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b790:	4b0a      	ldr	r3, [pc, #40]	@ (800b7bc <vPortSetupTimerInterrupt+0x3c>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a0a      	ldr	r2, [pc, #40]	@ (800b7c0 <vPortSetupTimerInterrupt+0x40>)
 800b796:	fba2 2303 	umull	r2, r3, r2, r3
 800b79a:	099b      	lsrs	r3, r3, #6
 800b79c:	4a09      	ldr	r2, [pc, #36]	@ (800b7c4 <vPortSetupTimerInterrupt+0x44>)
 800b79e:	3b01      	subs	r3, #1
 800b7a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b7a2:	4b04      	ldr	r3, [pc, #16]	@ (800b7b4 <vPortSetupTimerInterrupt+0x34>)
 800b7a4:	2207      	movs	r2, #7
 800b7a6:	601a      	str	r2, [r3, #0]
}
 800b7a8:	bf00      	nop
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
 800b7b2:	bf00      	nop
 800b7b4:	e000e010 	.word	0xe000e010
 800b7b8:	e000e018 	.word	0xe000e018
 800b7bc:	20000000 	.word	0x20000000
 800b7c0:	10624dd3 	.word	0x10624dd3
 800b7c4:	e000e014 	.word	0xe000e014

0800b7c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b7c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b7d8 <vPortEnableVFP+0x10>
 800b7cc:	6801      	ldr	r1, [r0, #0]
 800b7ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b7d2:	6001      	str	r1, [r0, #0]
 800b7d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b7d6:	bf00      	nop
 800b7d8:	e000ed88 	.word	0xe000ed88

0800b7dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b7dc:	b480      	push	{r7}
 800b7de:	b085      	sub	sp, #20
 800b7e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b7e2:	f3ef 8305 	mrs	r3, IPSR
 800b7e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2b0f      	cmp	r3, #15
 800b7ec:	d917      	bls.n	800b81e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b7ee:	4a1a      	ldr	r2, [pc, #104]	@ (800b858 <vPortValidateInterruptPriority+0x7c>)
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	4413      	add	r3, r2
 800b7f4:	781b      	ldrb	r3, [r3, #0]
 800b7f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b7f8:	4b18      	ldr	r3, [pc, #96]	@ (800b85c <vPortValidateInterruptPriority+0x80>)
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	7afa      	ldrb	r2, [r7, #11]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d20d      	bcs.n	800b81e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800b802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b806:	b672      	cpsid	i
 800b808:	f383 8811 	msr	BASEPRI, r3
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	f3bf 8f4f 	dsb	sy
 800b814:	b662      	cpsie	i
 800b816:	607b      	str	r3, [r7, #4]
}
 800b818:	bf00      	nop
 800b81a:	bf00      	nop
 800b81c:	e7fd      	b.n	800b81a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b81e:	4b10      	ldr	r3, [pc, #64]	@ (800b860 <vPortValidateInterruptPriority+0x84>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b826:	4b0f      	ldr	r3, [pc, #60]	@ (800b864 <vPortValidateInterruptPriority+0x88>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d90d      	bls.n	800b84a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800b82e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b832:	b672      	cpsid	i
 800b834:	f383 8811 	msr	BASEPRI, r3
 800b838:	f3bf 8f6f 	isb	sy
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	b662      	cpsie	i
 800b842:	603b      	str	r3, [r7, #0]
}
 800b844:	bf00      	nop
 800b846:	bf00      	nop
 800b848:	e7fd      	b.n	800b846 <vPortValidateInterruptPriority+0x6a>
	}
 800b84a:	bf00      	nop
 800b84c:	3714      	adds	r7, #20
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr
 800b856:	bf00      	nop
 800b858:	e000e3f0 	.word	0xe000e3f0
 800b85c:	20005af4 	.word	0x20005af4
 800b860:	e000ed0c 	.word	0xe000ed0c
 800b864:	20005af8 	.word	0x20005af8

0800b868 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b08a      	sub	sp, #40	@ 0x28
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b870:	2300      	movs	r3, #0
 800b872:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b874:	f7fe ff8c 	bl	800a790 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b878:	4b5d      	ldr	r3, [pc, #372]	@ (800b9f0 <pvPortMalloc+0x188>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d101      	bne.n	800b884 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b880:	f000 f920 	bl	800bac4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b884:	4b5b      	ldr	r3, [pc, #364]	@ (800b9f4 <pvPortMalloc+0x18c>)
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	4013      	ands	r3, r2
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	f040 8094 	bne.w	800b9ba <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d020      	beq.n	800b8da <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800b898:	2208      	movs	r2, #8
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	4413      	add	r3, r2
 800b89e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	f003 0307 	and.w	r3, r3, #7
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d017      	beq.n	800b8da <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f023 0307 	bic.w	r3, r3, #7
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f003 0307 	and.w	r3, r3, #7
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d00d      	beq.n	800b8da <pvPortMalloc+0x72>
	__asm volatile
 800b8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c2:	b672      	cpsid	i
 800b8c4:	f383 8811 	msr	BASEPRI, r3
 800b8c8:	f3bf 8f6f 	isb	sy
 800b8cc:	f3bf 8f4f 	dsb	sy
 800b8d0:	b662      	cpsie	i
 800b8d2:	617b      	str	r3, [r7, #20]
}
 800b8d4:	bf00      	nop
 800b8d6:	bf00      	nop
 800b8d8:	e7fd      	b.n	800b8d6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d06c      	beq.n	800b9ba <pvPortMalloc+0x152>
 800b8e0:	4b45      	ldr	r3, [pc, #276]	@ (800b9f8 <pvPortMalloc+0x190>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d867      	bhi.n	800b9ba <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b8ea:	4b44      	ldr	r3, [pc, #272]	@ (800b9fc <pvPortMalloc+0x194>)
 800b8ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b8ee:	4b43      	ldr	r3, [pc, #268]	@ (800b9fc <pvPortMalloc+0x194>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8f4:	e004      	b.n	800b900 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800b8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	687a      	ldr	r2, [r7, #4]
 800b906:	429a      	cmp	r2, r3
 800b908:	d903      	bls.n	800b912 <pvPortMalloc+0xaa>
 800b90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d1f1      	bne.n	800b8f6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b912:	4b37      	ldr	r3, [pc, #220]	@ (800b9f0 <pvPortMalloc+0x188>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b918:	429a      	cmp	r2, r3
 800b91a:	d04e      	beq.n	800b9ba <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b91c:	6a3b      	ldr	r3, [r7, #32]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2208      	movs	r2, #8
 800b922:	4413      	add	r3, r2
 800b924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b928:	681a      	ldr	r2, [r3, #0]
 800b92a:	6a3b      	ldr	r3, [r7, #32]
 800b92c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b930:	685a      	ldr	r2, [r3, #4]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	1ad2      	subs	r2, r2, r3
 800b936:	2308      	movs	r3, #8
 800b938:	005b      	lsls	r3, r3, #1
 800b93a:	429a      	cmp	r2, r3
 800b93c:	d922      	bls.n	800b984 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b93e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	4413      	add	r3, r2
 800b944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b946:	69bb      	ldr	r3, [r7, #24]
 800b948:	f003 0307 	and.w	r3, r3, #7
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00d      	beq.n	800b96c <pvPortMalloc+0x104>
	__asm volatile
 800b950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b954:	b672      	cpsid	i
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	b662      	cpsie	i
 800b964:	613b      	str	r3, [r7, #16]
}
 800b966:	bf00      	nop
 800b968:	bf00      	nop
 800b96a:	e7fd      	b.n	800b968 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96e:	685a      	ldr	r2, [r3, #4]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	1ad2      	subs	r2, r2, r3
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97a:	687a      	ldr	r2, [r7, #4]
 800b97c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b97e:	69b8      	ldr	r0, [r7, #24]
 800b980:	f000 f904 	bl	800bb8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b984:	4b1c      	ldr	r3, [pc, #112]	@ (800b9f8 <pvPortMalloc+0x190>)
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98a:	685b      	ldr	r3, [r3, #4]
 800b98c:	1ad3      	subs	r3, r2, r3
 800b98e:	4a1a      	ldr	r2, [pc, #104]	@ (800b9f8 <pvPortMalloc+0x190>)
 800b990:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b992:	4b19      	ldr	r3, [pc, #100]	@ (800b9f8 <pvPortMalloc+0x190>)
 800b994:	681a      	ldr	r2, [r3, #0]
 800b996:	4b1a      	ldr	r3, [pc, #104]	@ (800ba00 <pvPortMalloc+0x198>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	429a      	cmp	r2, r3
 800b99c:	d203      	bcs.n	800b9a6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b99e:	4b16      	ldr	r3, [pc, #88]	@ (800b9f8 <pvPortMalloc+0x190>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4a17      	ldr	r2, [pc, #92]	@ (800ba00 <pvPortMalloc+0x198>)
 800b9a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a8:	685a      	ldr	r2, [r3, #4]
 800b9aa:	4b12      	ldr	r3, [pc, #72]	@ (800b9f4 <pvPortMalloc+0x18c>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	431a      	orrs	r2, r3
 800b9b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b9ba:	f7fe fef7 	bl	800a7ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	f003 0307 	and.w	r3, r3, #7
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d00d      	beq.n	800b9e4 <pvPortMalloc+0x17c>
	__asm volatile
 800b9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9cc:	b672      	cpsid	i
 800b9ce:	f383 8811 	msr	BASEPRI, r3
 800b9d2:	f3bf 8f6f 	isb	sy
 800b9d6:	f3bf 8f4f 	dsb	sy
 800b9da:	b662      	cpsie	i
 800b9dc:	60fb      	str	r3, [r7, #12]
}
 800b9de:	bf00      	nop
 800b9e0:	bf00      	nop
 800b9e2:	e7fd      	b.n	800b9e0 <pvPortMalloc+0x178>
	return pvReturn;
 800b9e4:	69fb      	ldr	r3, [r7, #28]
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	3728      	adds	r7, #40	@ 0x28
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
 800b9ee:	bf00      	nop
 800b9f0:	20063704 	.word	0x20063704
 800b9f4:	20063710 	.word	0x20063710
 800b9f8:	20063708 	.word	0x20063708
 800b9fc:	200636fc 	.word	0x200636fc
 800ba00:	2006370c 	.word	0x2006370c

0800ba04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b086      	sub	sp, #24
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d04e      	beq.n	800bab4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ba16:	2308      	movs	r3, #8
 800ba18:	425b      	negs	r3, r3
 800ba1a:	697a      	ldr	r2, [r7, #20]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	685a      	ldr	r2, [r3, #4]
 800ba28:	4b24      	ldr	r3, [pc, #144]	@ (800babc <vPortFree+0xb8>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4013      	ands	r3, r2
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10d      	bne.n	800ba4e <vPortFree+0x4a>
	__asm volatile
 800ba32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba36:	b672      	cpsid	i
 800ba38:	f383 8811 	msr	BASEPRI, r3
 800ba3c:	f3bf 8f6f 	isb	sy
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	b662      	cpsie	i
 800ba46:	60fb      	str	r3, [r7, #12]
}
 800ba48:	bf00      	nop
 800ba4a:	bf00      	nop
 800ba4c:	e7fd      	b.n	800ba4a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d00d      	beq.n	800ba72 <vPortFree+0x6e>
	__asm volatile
 800ba56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba5a:	b672      	cpsid	i
 800ba5c:	f383 8811 	msr	BASEPRI, r3
 800ba60:	f3bf 8f6f 	isb	sy
 800ba64:	f3bf 8f4f 	dsb	sy
 800ba68:	b662      	cpsie	i
 800ba6a:	60bb      	str	r3, [r7, #8]
}
 800ba6c:	bf00      	nop
 800ba6e:	bf00      	nop
 800ba70:	e7fd      	b.n	800ba6e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	685a      	ldr	r2, [r3, #4]
 800ba76:	4b11      	ldr	r3, [pc, #68]	@ (800babc <vPortFree+0xb8>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4013      	ands	r3, r2
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d019      	beq.n	800bab4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d115      	bne.n	800bab4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba88:	693b      	ldr	r3, [r7, #16]
 800ba8a:	685a      	ldr	r2, [r3, #4]
 800ba8c:	4b0b      	ldr	r3, [pc, #44]	@ (800babc <vPortFree+0xb8>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	43db      	mvns	r3, r3
 800ba92:	401a      	ands	r2, r3
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ba98:	f7fe fe7a 	bl	800a790 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	685a      	ldr	r2, [r3, #4]
 800baa0:	4b07      	ldr	r3, [pc, #28]	@ (800bac0 <vPortFree+0xbc>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	4413      	add	r3, r2
 800baa6:	4a06      	ldr	r2, [pc, #24]	@ (800bac0 <vPortFree+0xbc>)
 800baa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800baaa:	6938      	ldr	r0, [r7, #16]
 800baac:	f000 f86e 	bl	800bb8c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800bab0:	f7fe fe7c 	bl	800a7ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bab4:	bf00      	nop
 800bab6:	3718      	adds	r7, #24
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}
 800babc:	20063710 	.word	0x20063710
 800bac0:	20063708 	.word	0x20063708

0800bac4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800baca:	4b29      	ldr	r3, [pc, #164]	@ (800bb70 <prvHeapInit+0xac>)
 800bacc:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bace:	4b29      	ldr	r3, [pc, #164]	@ (800bb74 <prvHeapInit+0xb0>)
 800bad0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	f003 0307 	and.w	r3, r3, #7
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d00c      	beq.n	800baf6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	3307      	adds	r3, #7
 800bae0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f023 0307 	bic.w	r3, r3, #7
 800bae8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800baea:	68ba      	ldr	r2, [r7, #8]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	1ad3      	subs	r3, r2, r3
 800baf0:	4a20      	ldr	r2, [pc, #128]	@ (800bb74 <prvHeapInit+0xb0>)
 800baf2:	4413      	add	r3, r2
 800baf4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bafa:	4a1f      	ldr	r2, [pc, #124]	@ (800bb78 <prvHeapInit+0xb4>)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bb00:	4b1d      	ldr	r3, [pc, #116]	@ (800bb78 <prvHeapInit+0xb4>)
 800bb02:	2200      	movs	r2, #0
 800bb04:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	68ba      	ldr	r2, [r7, #8]
 800bb0a:	4413      	add	r3, r2
 800bb0c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bb0e:	2208      	movs	r2, #8
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	1a9b      	subs	r3, r3, r2
 800bb14:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	f023 0307 	bic.w	r3, r3, #7
 800bb1c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	4a16      	ldr	r2, [pc, #88]	@ (800bb7c <prvHeapInit+0xb8>)
 800bb22:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bb24:	4b15      	ldr	r3, [pc, #84]	@ (800bb7c <prvHeapInit+0xb8>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	2200      	movs	r2, #0
 800bb2a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bb2c:	4b13      	ldr	r3, [pc, #76]	@ (800bb7c <prvHeapInit+0xb8>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2200      	movs	r2, #0
 800bb32:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	68fa      	ldr	r2, [r7, #12]
 800bb3c:	1ad2      	subs	r2, r2, r3
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb42:	4b0e      	ldr	r3, [pc, #56]	@ (800bb7c <prvHeapInit+0xb8>)
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	4a0c      	ldr	r2, [pc, #48]	@ (800bb80 <prvHeapInit+0xbc>)
 800bb50:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	4a0b      	ldr	r2, [pc, #44]	@ (800bb84 <prvHeapInit+0xc0>)
 800bb58:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb5a:	4b0b      	ldr	r3, [pc, #44]	@ (800bb88 <prvHeapInit+0xc4>)
 800bb5c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bb60:	601a      	str	r2, [r3, #0]
}
 800bb62:	bf00      	nop
 800bb64:	3714      	adds	r7, #20
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr
 800bb6e:	bf00      	nop
 800bb70:	0005dc00 	.word	0x0005dc00
 800bb74:	20005afc 	.word	0x20005afc
 800bb78:	200636fc 	.word	0x200636fc
 800bb7c:	20063704 	.word	0x20063704
 800bb80:	2006370c 	.word	0x2006370c
 800bb84:	20063708 	.word	0x20063708
 800bb88:	20063710 	.word	0x20063710

0800bb8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b085      	sub	sp, #20
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb94:	4b28      	ldr	r3, [pc, #160]	@ (800bc38 <prvInsertBlockIntoFreeList+0xac>)
 800bb96:	60fb      	str	r3, [r7, #12]
 800bb98:	e002      	b.n	800bba0 <prvInsertBlockIntoFreeList+0x14>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	60fb      	str	r3, [r7, #12]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	687a      	ldr	r2, [r7, #4]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d8f7      	bhi.n	800bb9a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	685b      	ldr	r3, [r3, #4]
 800bbb2:	68ba      	ldr	r2, [r7, #8]
 800bbb4:	4413      	add	r3, r2
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d108      	bne.n	800bbce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	441a      	add	r2, r3
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	68ba      	ldr	r2, [r7, #8]
 800bbd8:	441a      	add	r2, r3
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d118      	bne.n	800bc14 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	681a      	ldr	r2, [r3, #0]
 800bbe6:	4b15      	ldr	r3, [pc, #84]	@ (800bc3c <prvInsertBlockIntoFreeList+0xb0>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d00d      	beq.n	800bc0a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	685a      	ldr	r2, [r3, #4]
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	685b      	ldr	r3, [r3, #4]
 800bbf8:	441a      	add	r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	681a      	ldr	r2, [r3, #0]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	601a      	str	r2, [r3, #0]
 800bc08:	e008      	b.n	800bc1c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bc0a:	4b0c      	ldr	r3, [pc, #48]	@ (800bc3c <prvInsertBlockIntoFreeList+0xb0>)
 800bc0c:	681a      	ldr	r2, [r3, #0]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	601a      	str	r2, [r3, #0]
 800bc12:	e003      	b.n	800bc1c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	429a      	cmp	r2, r3
 800bc22:	d002      	beq.n	800bc2a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bc2a:	bf00      	nop
 800bc2c:	3714      	adds	r7, #20
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	200636fc 	.word	0x200636fc
 800bc3c:	20063704 	.word	0x20063704

0800bc40 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800bc4a:	f008 fe5d 	bl	8014908 <sys_timeouts_sleeptime>
 800bc4e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc56:	d10b      	bne.n	800bc70 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800bc58:	4813      	ldr	r0, [pc, #76]	@ (800bca8 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc5a:	f00c f874 	bl	8017d46 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800bc5e:	2200      	movs	r2, #0
 800bc60:	6839      	ldr	r1, [r7, #0]
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f00b ffe6 	bl	8017c34 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800bc68:	480f      	ldr	r0, [pc, #60]	@ (800bca8 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc6a:	f00c f85d 	bl	8017d28 <sys_mutex_lock>
    return;
 800bc6e:	e018      	b.n	800bca2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d102      	bne.n	800bc7c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800bc76:	f008 fe0d 	bl	8014894 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800bc7a:	e7e6      	b.n	800bc4a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800bc7c:	480a      	ldr	r0, [pc, #40]	@ (800bca8 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc7e:	f00c f862 	bl	8017d46 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	6839      	ldr	r1, [r7, #0]
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f00b ffd4 	bl	8017c34 <sys_arch_mbox_fetch>
 800bc8c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800bc8e:	4806      	ldr	r0, [pc, #24]	@ (800bca8 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc90:	f00c f84a 	bl	8017d28 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc9a:	d102      	bne.n	800bca2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800bc9c:	f008 fdfa 	bl	8014894 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800bca0:	e7d3      	b.n	800bc4a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	20063720 	.word	0x20063720

0800bcac <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800bcb4:	4810      	ldr	r0, [pc, #64]	@ (800bcf8 <tcpip_thread+0x4c>)
 800bcb6:	f00c f837 	bl	8017d28 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800bcba:	4b10      	ldr	r3, [pc, #64]	@ (800bcfc <tcpip_thread+0x50>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d005      	beq.n	800bcce <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800bcc2:	4b0e      	ldr	r3, [pc, #56]	@ (800bcfc <tcpip_thread+0x50>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a0e      	ldr	r2, [pc, #56]	@ (800bd00 <tcpip_thread+0x54>)
 800bcc8:	6812      	ldr	r2, [r2, #0]
 800bcca:	4610      	mov	r0, r2
 800bccc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bcce:	f107 030c 	add.w	r3, r7, #12
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	480b      	ldr	r0, [pc, #44]	@ (800bd04 <tcpip_thread+0x58>)
 800bcd6:	f7ff ffb3 	bl	800bc40 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d106      	bne.n	800bcee <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bce0:	4b09      	ldr	r3, [pc, #36]	@ (800bd08 <tcpip_thread+0x5c>)
 800bce2:	2291      	movs	r2, #145	@ 0x91
 800bce4:	4909      	ldr	r1, [pc, #36]	@ (800bd0c <tcpip_thread+0x60>)
 800bce6:	480a      	ldr	r0, [pc, #40]	@ (800bd10 <tcpip_thread+0x64>)
 800bce8:	f00d f834 	bl	8018d54 <iprintf>
      continue;
 800bcec:	e003      	b.n	800bcf6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f000 f80f 	bl	800bd14 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bcf6:	e7ea      	b.n	800bcce <tcpip_thread+0x22>
 800bcf8:	20063720 	.word	0x20063720
 800bcfc:	20063714 	.word	0x20063714
 800bd00:	20063718 	.word	0x20063718
 800bd04:	2006371c 	.word	0x2006371c
 800bd08:	0801ca68 	.word	0x0801ca68
 800bd0c:	0801ca98 	.word	0x0801ca98
 800bd10:	0801cab8 	.word	0x0801cab8

0800bd14 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b082      	sub	sp, #8
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	2b02      	cmp	r3, #2
 800bd22:	d026      	beq.n	800bd72 <tcpip_thread_handle_msg+0x5e>
 800bd24:	2b02      	cmp	r3, #2
 800bd26:	dc2b      	bgt.n	800bd80 <tcpip_thread_handle_msg+0x6c>
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d002      	beq.n	800bd32 <tcpip_thread_handle_msg+0x1e>
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d015      	beq.n	800bd5c <tcpip_thread_handle_msg+0x48>
 800bd30:	e026      	b.n	800bd80 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	68db      	ldr	r3, [r3, #12]
 800bd36:	687a      	ldr	r2, [r7, #4]
 800bd38:	6850      	ldr	r0, [r2, #4]
 800bd3a:	687a      	ldr	r2, [r7, #4]
 800bd3c:	6892      	ldr	r2, [r2, #8]
 800bd3e:	4611      	mov	r1, r2
 800bd40:	4798      	blx	r3
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d004      	beq.n	800bd52 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	f001 ffd1 	bl	800dcf4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800bd52:	6879      	ldr	r1, [r7, #4]
 800bd54:	2009      	movs	r0, #9
 800bd56:	f001 f929 	bl	800cfac <memp_free>
      break;
 800bd5a:	e018      	b.n	800bd8e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	687a      	ldr	r2, [r7, #4]
 800bd62:	6892      	ldr	r2, [r2, #8]
 800bd64:	4610      	mov	r0, r2
 800bd66:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800bd68:	6879      	ldr	r1, [r7, #4]
 800bd6a:	2008      	movs	r0, #8
 800bd6c:	f001 f91e 	bl	800cfac <memp_free>
      break;
 800bd70:	e00d      	b.n	800bd8e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	685b      	ldr	r3, [r3, #4]
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	6892      	ldr	r2, [r2, #8]
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	4798      	blx	r3
      break;
 800bd7e:	e006      	b.n	800bd8e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bd80:	4b05      	ldr	r3, [pc, #20]	@ (800bd98 <tcpip_thread_handle_msg+0x84>)
 800bd82:	22cf      	movs	r2, #207	@ 0xcf
 800bd84:	4905      	ldr	r1, [pc, #20]	@ (800bd9c <tcpip_thread_handle_msg+0x88>)
 800bd86:	4806      	ldr	r0, [pc, #24]	@ (800bda0 <tcpip_thread_handle_msg+0x8c>)
 800bd88:	f00c ffe4 	bl	8018d54 <iprintf>
      break;
 800bd8c:	bf00      	nop
  }
}
 800bd8e:	bf00      	nop
 800bd90:	3708      	adds	r7, #8
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}
 800bd96:	bf00      	nop
 800bd98:	0801ca68 	.word	0x0801ca68
 800bd9c:	0801ca98 	.word	0x0801ca98
 800bda0:	0801cab8 	.word	0x0801cab8

0800bda4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b086      	sub	sp, #24
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	60f8      	str	r0, [r7, #12]
 800bdac:	60b9      	str	r1, [r7, #8]
 800bdae:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bdb0:	481a      	ldr	r0, [pc, #104]	@ (800be1c <tcpip_inpkt+0x78>)
 800bdb2:	f00b ff7e 	bl	8017cb2 <sys_mbox_valid>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d105      	bne.n	800bdc8 <tcpip_inpkt+0x24>
 800bdbc:	4b18      	ldr	r3, [pc, #96]	@ (800be20 <tcpip_inpkt+0x7c>)
 800bdbe:	22fc      	movs	r2, #252	@ 0xfc
 800bdc0:	4918      	ldr	r1, [pc, #96]	@ (800be24 <tcpip_inpkt+0x80>)
 800bdc2:	4819      	ldr	r0, [pc, #100]	@ (800be28 <tcpip_inpkt+0x84>)
 800bdc4:	f00c ffc6 	bl	8018d54 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800bdc8:	2009      	movs	r0, #9
 800bdca:	f001 f879 	bl	800cec0 <memp_malloc>
 800bdce:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800bdd0:	697b      	ldr	r3, [r7, #20]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d102      	bne.n	800bddc <tcpip_inpkt+0x38>
    return ERR_MEM;
 800bdd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bdda:	e01a      	b.n	800be12 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	2200      	movs	r2, #0
 800bde0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	68ba      	ldr	r2, [r7, #8]
 800bdec:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bdf4:	6979      	ldr	r1, [r7, #20]
 800bdf6:	4809      	ldr	r0, [pc, #36]	@ (800be1c <tcpip_inpkt+0x78>)
 800bdf8:	f00b ff02 	bl	8017c00 <sys_mbox_trypost>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d006      	beq.n	800be10 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800be02:	6979      	ldr	r1, [r7, #20]
 800be04:	2009      	movs	r0, #9
 800be06:	f001 f8d1 	bl	800cfac <memp_free>
    return ERR_MEM;
 800be0a:	f04f 33ff 	mov.w	r3, #4294967295
 800be0e:	e000      	b.n	800be12 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800be10:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800be12:	4618      	mov	r0, r3
 800be14:	3718      	adds	r7, #24
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	bf00      	nop
 800be1c:	2006371c 	.word	0x2006371c
 800be20:	0801ca68 	.word	0x0801ca68
 800be24:	0801cae0 	.word	0x0801cae0
 800be28:	0801cab8 	.word	0x0801cab8

0800be2c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be3c:	f003 0318 	and.w	r3, r3, #24
 800be40:	2b00      	cmp	r3, #0
 800be42:	d006      	beq.n	800be52 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800be44:	4a08      	ldr	r2, [pc, #32]	@ (800be68 <tcpip_input+0x3c>)
 800be46:	6839      	ldr	r1, [r7, #0]
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f7ff ffab 	bl	800bda4 <tcpip_inpkt>
 800be4e:	4603      	mov	r3, r0
 800be50:	e005      	b.n	800be5e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800be52:	4a06      	ldr	r2, [pc, #24]	@ (800be6c <tcpip_input+0x40>)
 800be54:	6839      	ldr	r1, [r7, #0]
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f7ff ffa4 	bl	800bda4 <tcpip_inpkt>
 800be5c:	4603      	mov	r3, r0
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3708      	adds	r7, #8
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	08017a11 	.word	0x08017a11
 800be6c:	080165a5 	.word	0x080165a5

0800be70 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b084      	sub	sp, #16
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800be7a:	4819      	ldr	r0, [pc, #100]	@ (800bee0 <tcpip_try_callback+0x70>)
 800be7c:	f00b ff19 	bl	8017cb2 <sys_mbox_valid>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d106      	bne.n	800be94 <tcpip_try_callback+0x24>
 800be86:	4b17      	ldr	r3, [pc, #92]	@ (800bee4 <tcpip_try_callback+0x74>)
 800be88:	f240 125d 	movw	r2, #349	@ 0x15d
 800be8c:	4916      	ldr	r1, [pc, #88]	@ (800bee8 <tcpip_try_callback+0x78>)
 800be8e:	4817      	ldr	r0, [pc, #92]	@ (800beec <tcpip_try_callback+0x7c>)
 800be90:	f00c ff60 	bl	8018d54 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800be94:	2008      	movs	r0, #8
 800be96:	f001 f813 	bl	800cec0 <memp_malloc>
 800be9a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d102      	bne.n	800bea8 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800bea2:	f04f 33ff 	mov.w	r3, #4294967295
 800bea6:	e017      	b.n	800bed8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2201      	movs	r2, #1
 800beac:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	683a      	ldr	r2, [r7, #0]
 800beb8:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800beba:	68f9      	ldr	r1, [r7, #12]
 800bebc:	4808      	ldr	r0, [pc, #32]	@ (800bee0 <tcpip_try_callback+0x70>)
 800bebe:	f00b fe9f 	bl	8017c00 <sys_mbox_trypost>
 800bec2:	4603      	mov	r3, r0
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d006      	beq.n	800bed6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800bec8:	68f9      	ldr	r1, [r7, #12]
 800beca:	2008      	movs	r0, #8
 800becc:	f001 f86e 	bl	800cfac <memp_free>
    return ERR_MEM;
 800bed0:	f04f 33ff 	mov.w	r3, #4294967295
 800bed4:	e000      	b.n	800bed8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	2006371c 	.word	0x2006371c
 800bee4:	0801ca68 	.word	0x0801ca68
 800bee8:	0801cae0 	.word	0x0801cae0
 800beec:	0801cab8 	.word	0x0801cab8

0800bef0 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b084      	sub	sp, #16
 800bef4:	af02      	add	r7, sp, #8
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  lwip_init();
 800befa:	f000 fb3a 	bl	800c572 <lwip_init>

  tcpip_init_done = initfunc;
 800befe:	4a17      	ldr	r2, [pc, #92]	@ (800bf5c <tcpip_init+0x6c>)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800bf04:	4a16      	ldr	r2, [pc, #88]	@ (800bf60 <tcpip_init+0x70>)
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800bf0a:	2106      	movs	r1, #6
 800bf0c:	4815      	ldr	r0, [pc, #84]	@ (800bf64 <tcpip_init+0x74>)
 800bf0e:	f00b fe55 	bl	8017bbc <sys_mbox_new>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d006      	beq.n	800bf26 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800bf18:	4b13      	ldr	r3, [pc, #76]	@ (800bf68 <tcpip_init+0x78>)
 800bf1a:	f240 2261 	movw	r2, #609	@ 0x261
 800bf1e:	4913      	ldr	r1, [pc, #76]	@ (800bf6c <tcpip_init+0x7c>)
 800bf20:	4813      	ldr	r0, [pc, #76]	@ (800bf70 <tcpip_init+0x80>)
 800bf22:	f00c ff17 	bl	8018d54 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800bf26:	4813      	ldr	r0, [pc, #76]	@ (800bf74 <tcpip_init+0x84>)
 800bf28:	f00b fee2 	bl	8017cf0 <sys_mutex_new>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d006      	beq.n	800bf40 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800bf32:	4b0d      	ldr	r3, [pc, #52]	@ (800bf68 <tcpip_init+0x78>)
 800bf34:	f240 2265 	movw	r2, #613	@ 0x265
 800bf38:	490f      	ldr	r1, [pc, #60]	@ (800bf78 <tcpip_init+0x88>)
 800bf3a:	480d      	ldr	r0, [pc, #52]	@ (800bf70 <tcpip_init+0x80>)
 800bf3c:	f00c ff0a 	bl	8018d54 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800bf40:	2300      	movs	r3, #0
 800bf42:	9300      	str	r3, [sp, #0]
 800bf44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf48:	2200      	movs	r2, #0
 800bf4a:	490c      	ldr	r1, [pc, #48]	@ (800bf7c <tcpip_init+0x8c>)
 800bf4c:	480c      	ldr	r0, [pc, #48]	@ (800bf80 <tcpip_init+0x90>)
 800bf4e:	f00b ff07 	bl	8017d60 <sys_thread_new>
}
 800bf52:	bf00      	nop
 800bf54:	3708      	adds	r7, #8
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	20063714 	.word	0x20063714
 800bf60:	20063718 	.word	0x20063718
 800bf64:	2006371c 	.word	0x2006371c
 800bf68:	0801ca68 	.word	0x0801ca68
 800bf6c:	0801caf0 	.word	0x0801caf0
 800bf70:	0801cab8 	.word	0x0801cab8
 800bf74:	20063720 	.word	0x20063720
 800bf78:	0801cb14 	.word	0x0801cb14
 800bf7c:	0800bcad 	.word	0x0800bcad
 800bf80:	0801cb38 	.word	0x0801cb38

0800bf84 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800bf8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bf92:	021b      	lsls	r3, r3, #8
 800bf94:	b21a      	sxth	r2, r3
 800bf96:	88fb      	ldrh	r3, [r7, #6]
 800bf98:	0a1b      	lsrs	r3, r3, #8
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	b21b      	sxth	r3, r3
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	b21b      	sxth	r3, r3
 800bfa2:	b29b      	uxth	r3, r3
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	370c      	adds	r7, #12
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr

0800bfb0 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b083      	sub	sp, #12
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	061a      	lsls	r2, r3, #24
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	021b      	lsls	r3, r3, #8
 800bfc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bfc4:	431a      	orrs	r2, r3
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	0a1b      	lsrs	r3, r3, #8
 800bfca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bfce:	431a      	orrs	r2, r3
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	0e1b      	lsrs	r3, r3, #24
 800bfd4:	4313      	orrs	r3, r2
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	370c      	adds	r7, #12
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe0:	4770      	bx	lr

0800bfe2 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 800bfe2:	b480      	push	{r7}
 800bfe4:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 800bfe6:	bf00      	nop
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr

0800bff0 <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 800bff4:	f000 faa8 	bl	800c548 <dns_check_entries>
}
 800bff8:	bf00      	nop
 800bffa:	bd80      	pop	{r7, pc}

0800bffc <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b090      	sub	sp, #64	@ 0x40
 800c000:	af00      	add	r7, sp, #0
 800c002:	4603      	mov	r3, r0
 800c004:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 800c006:	79fa      	ldrb	r2, [r7, #7]
 800c008:	4613      	mov	r3, r2
 800c00a:	011b      	lsls	r3, r3, #4
 800c00c:	4413      	add	r3, r2
 800c00e:	011b      	lsls	r3, r3, #4
 800c010:	4a6c      	ldr	r2, [pc, #432]	@ (800c1c4 <dns_send+0x1c8>)
 800c012:	4413      	add	r3, r2
 800c014:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800c016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c018:	7adb      	ldrb	r3, [r3, #11]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d906      	bls.n	800c02c <dns_send+0x30>
 800c01e:	4b6a      	ldr	r3, [pc, #424]	@ (800c1c8 <dns_send+0x1cc>)
 800c020:	f240 22fa 	movw	r2, #762	@ 0x2fa
 800c024:	4969      	ldr	r1, [pc, #420]	@ (800c1cc <dns_send+0x1d0>)
 800c026:	486a      	ldr	r0, [pc, #424]	@ (800c1d0 <dns_send+0x1d4>)
 800c028:	f00c fe94 	bl	8018d54 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800c02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c02e:	7adb      	ldrb	r3, [r3, #11]
 800c030:	461a      	mov	r2, r3
 800c032:	4b68      	ldr	r3, [pc, #416]	@ (800c1d4 <dns_send+0x1d8>)
 800c034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d109      	bne.n	800c050 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 800c03c:	79fb      	ldrb	r3, [r7, #7]
 800c03e:	2100      	movs	r1, #0
 800c040:	4618      	mov	r0, r3
 800c042:	f000 f8cb 	bl	800c1dc <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 800c046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c048:	2200      	movs	r2, #0
 800c04a:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 800c04c:	2300      	movs	r3, #0
 800c04e:	e0b4      	b.n	800c1ba <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800c050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c052:	3310      	adds	r3, #16
 800c054:	4618      	mov	r0, r3
 800c056:	f7f4 f943 	bl	80002e0 <strlen>
 800c05a:	4603      	mov	r3, r0
 800c05c:	b29b      	uxth	r3, r3
 800c05e:	3312      	adds	r3, #18
 800c060:	b29b      	uxth	r3, r3
 800c062:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800c066:	4619      	mov	r1, r3
 800c068:	2036      	movs	r0, #54	@ 0x36
 800c06a:	f001 fb5f 	bl	800d72c <pbuf_alloc>
 800c06e:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 800c070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c072:	2b00      	cmp	r3, #0
 800c074:	f000 8095 	beq.w	800c1a2 <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800c078:	f107 0310 	add.w	r3, r7, #16
 800c07c:	220c      	movs	r2, #12
 800c07e:	2100      	movs	r1, #0
 800c080:	4618      	mov	r0, r3
 800c082:	f00c ff3e 	bl	8018f02 <memset>
    hdr.id = lwip_htons(entry->txid);
 800c086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c088:	891b      	ldrh	r3, [r3, #8]
 800c08a:	4618      	mov	r0, r3
 800c08c:	f7ff ff7a 	bl	800bf84 <lwip_htons>
 800c090:	4603      	mov	r3, r0
 800c092:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 800c094:	2301      	movs	r3, #1
 800c096:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 800c098:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c09c:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800c09e:	f107 0310 	add.w	r3, r7, #16
 800c0a2:	220c      	movs	r2, #12
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0a8:	f002 f8d8 	bl	800e25c <pbuf_take>
    hostname = entry->name;
 800c0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ae:	3310      	adds	r3, #16
 800c0b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 800c0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b4:	3b01      	subs	r3, #1
 800c0b6:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 800c0b8:	230c      	movs	r3, #12
 800c0ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 800c0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0be:	3301      	adds	r3, #1
 800c0c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 800c0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c0cc:	e007      	b.n	800c0de <dns_send+0xe2>
        ++n;
 800c0ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800c0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0da:	3301      	adds	r3, #1
 800c0dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0e4:	d003      	beq.n	800c0ee <dns_send+0xf2>
 800c0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d1ef      	bne.n	800c0ce <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 800c0ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c0f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f2:	1ad3      	subs	r3, r2, r3
 800c0f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 800c0f6:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800c0f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0fc:	4413      	add	r3, r2
 800c0fe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800c102:	4293      	cmp	r3, r2
 800c104:	dc53      	bgt.n	800c1ae <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 800c106:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c10a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c10c:	4619      	mov	r1, r3
 800c10e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c110:	f002 f9d2 	bl	800e4b8 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800c114:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c116:	3301      	adds	r3, #1
 800c118:	b29b      	uxth	r3, r3
 800c11a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c11c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c11e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c120:	f002 f92e 	bl	800e380 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 800c124:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c128:	b29a      	uxth	r2, r3
 800c12a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c12c:	4413      	add	r3, r2
 800c12e:	b29b      	uxth	r3, r3
 800c130:	3301      	adds	r3, #1
 800c132:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 800c134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1bf      	bne.n	800c0bc <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 800c13c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c13e:	2200      	movs	r2, #0
 800c140:	4619      	mov	r1, r3
 800c142:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c144:	f002 f9b8 	bl	800e4b8 <pbuf_put_at>
    query_idx++;
 800c148:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c14a:	3301      	adds	r3, #1
 800c14c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800c14e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c152:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 800c154:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c158:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800c15a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c15c:	f107 010c 	add.w	r1, r7, #12
 800c160:	2204      	movs	r2, #4
 800c162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c164:	f002 f90c 	bl	800e380 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 800c168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c16a:	7bdb      	ldrb	r3, [r3, #15]
 800c16c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 800c170:	2335      	movs	r3, #53	@ 0x35
 800c172:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 800c174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c176:	7adb      	ldrb	r3, [r3, #11]
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	4a16      	ldr	r2, [pc, #88]	@ (800c1d4 <dns_send+0x1d8>)
 800c17c:	4413      	add	r3, r2
 800c17e:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800c180:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c184:	4a14      	ldr	r2, [pc, #80]	@ (800c1d8 <dns_send+0x1dc>)
 800c186:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c18a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c18c:	69fa      	ldr	r2, [r7, #28]
 800c18e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c190:	f008 fdba 	bl	8014d08 <udp_sendto>
 800c194:	4603      	mov	r3, r0
 800c196:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 800c19a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c19c:	f001 fdaa 	bl	800dcf4 <pbuf_free>
 800c1a0:	e002      	b.n	800c1a8 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 800c1a2:	23ff      	movs	r3, #255	@ 0xff
 800c1a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 800c1a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800c1ac:	e005      	b.n	800c1ba <dns_send+0x1be>
        goto overflow_return;
 800c1ae:	bf00      	nop
overflow_return:
  pbuf_free(p);
 800c1b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c1b2:	f001 fd9f 	bl	800dcf4 <pbuf_free>
  return ERR_VAL;
 800c1b6:	f06f 0305 	mvn.w	r3, #5
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3740      	adds	r7, #64	@ 0x40
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
 800c1c2:	bf00      	nop
 800c1c4:	20063734 	.word	0x20063734
 800c1c8:	0801cb48 	.word	0x0801cb48
 800c1cc:	0801cb78 	.word	0x0801cb78
 800c1d0:	0801cb90 	.word	0x0801cb90
 800c1d4:	20063ba4 	.word	0x20063ba4
 800c1d8:	20063724 	.word	0x20063724

0800c1dc <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800c1dc:	b590      	push	{r4, r7, lr}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	6039      	str	r1, [r7, #0]
 800c1e6:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	73fb      	strb	r3, [r7, #15]
 800c1ec:	e03d      	b.n	800c26a <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800c1ee:	7bfa      	ldrb	r2, [r7, #15]
 800c1f0:	4957      	ldr	r1, [pc, #348]	@ (800c350 <dns_call_found+0x174>)
 800c1f2:	4613      	mov	r3, r2
 800c1f4:	005b      	lsls	r3, r3, #1
 800c1f6:	4413      	add	r3, r2
 800c1f8:	009b      	lsls	r3, r3, #2
 800c1fa:	440b      	add	r3, r1
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d030      	beq.n	800c264 <dns_call_found+0x88>
 800c202:	7bfa      	ldrb	r2, [r7, #15]
 800c204:	4952      	ldr	r1, [pc, #328]	@ (800c350 <dns_call_found+0x174>)
 800c206:	4613      	mov	r3, r2
 800c208:	005b      	lsls	r3, r3, #1
 800c20a:	4413      	add	r3, r2
 800c20c:	009b      	lsls	r3, r3, #2
 800c20e:	440b      	add	r3, r1
 800c210:	3308      	adds	r3, #8
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	79fa      	ldrb	r2, [r7, #7]
 800c216:	429a      	cmp	r2, r3
 800c218:	d124      	bne.n	800c264 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800c21a:	7bfa      	ldrb	r2, [r7, #15]
 800c21c:	494c      	ldr	r1, [pc, #304]	@ (800c350 <dns_call_found+0x174>)
 800c21e:	4613      	mov	r3, r2
 800c220:	005b      	lsls	r3, r3, #1
 800c222:	4413      	add	r3, r2
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	440b      	add	r3, r1
 800c228:	681c      	ldr	r4, [r3, #0]
 800c22a:	79fa      	ldrb	r2, [r7, #7]
 800c22c:	4613      	mov	r3, r2
 800c22e:	011b      	lsls	r3, r3, #4
 800c230:	4413      	add	r3, r2
 800c232:	011b      	lsls	r3, r3, #4
 800c234:	3310      	adds	r3, #16
 800c236:	4a47      	ldr	r2, [pc, #284]	@ (800c354 <dns_call_found+0x178>)
 800c238:	1898      	adds	r0, r3, r2
 800c23a:	7bfa      	ldrb	r2, [r7, #15]
 800c23c:	4944      	ldr	r1, [pc, #272]	@ (800c350 <dns_call_found+0x174>)
 800c23e:	4613      	mov	r3, r2
 800c240:	005b      	lsls	r3, r3, #1
 800c242:	4413      	add	r3, r2
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	440b      	add	r3, r1
 800c248:	3304      	adds	r3, #4
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	461a      	mov	r2, r3
 800c24e:	6839      	ldr	r1, [r7, #0]
 800c250:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 800c252:	7bfa      	ldrb	r2, [r7, #15]
 800c254:	493e      	ldr	r1, [pc, #248]	@ (800c350 <dns_call_found+0x174>)
 800c256:	4613      	mov	r3, r2
 800c258:	005b      	lsls	r3, r3, #1
 800c25a:	4413      	add	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	440b      	add	r3, r1
 800c260:	2200      	movs	r2, #0
 800c262:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800c264:	7bfb      	ldrb	r3, [r7, #15]
 800c266:	3301      	adds	r3, #1
 800c268:	73fb      	strb	r3, [r7, #15]
 800c26a:	7bfb      	ldrb	r3, [r7, #15]
 800c26c:	2b03      	cmp	r3, #3
 800c26e:	d9be      	bls.n	800c1ee <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800c270:	2300      	movs	r3, #0
 800c272:	73fb      	strb	r3, [r7, #15]
 800c274:	e031      	b.n	800c2da <dns_call_found+0xfe>
    if (i == idx) {
 800c276:	7bfa      	ldrb	r2, [r7, #15]
 800c278:	79fb      	ldrb	r3, [r7, #7]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d029      	beq.n	800c2d2 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800c27e:	7bfa      	ldrb	r2, [r7, #15]
 800c280:	4934      	ldr	r1, [pc, #208]	@ (800c354 <dns_call_found+0x178>)
 800c282:	4613      	mov	r3, r2
 800c284:	011b      	lsls	r3, r3, #4
 800c286:	4413      	add	r3, r2
 800c288:	011b      	lsls	r3, r3, #4
 800c28a:	440b      	add	r3, r1
 800c28c:	330a      	adds	r3, #10
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	2b02      	cmp	r3, #2
 800c292:	d11f      	bne.n	800c2d4 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800c294:	7bfa      	ldrb	r2, [r7, #15]
 800c296:	492f      	ldr	r1, [pc, #188]	@ (800c354 <dns_call_found+0x178>)
 800c298:	4613      	mov	r3, r2
 800c29a:	011b      	lsls	r3, r3, #4
 800c29c:	4413      	add	r3, r2
 800c29e:	011b      	lsls	r3, r3, #4
 800c2a0:	440b      	add	r3, r1
 800c2a2:	330f      	adds	r3, #15
 800c2a4:	7819      	ldrb	r1, [r3, #0]
 800c2a6:	79fa      	ldrb	r2, [r7, #7]
 800c2a8:	482a      	ldr	r0, [pc, #168]	@ (800c354 <dns_call_found+0x178>)
 800c2aa:	4613      	mov	r3, r2
 800c2ac:	011b      	lsls	r3, r3, #4
 800c2ae:	4413      	add	r3, r2
 800c2b0:	011b      	lsls	r3, r3, #4
 800c2b2:	4403      	add	r3, r0
 800c2b4:	330f      	adds	r3, #15
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	4299      	cmp	r1, r3
 800c2ba:	d10b      	bne.n	800c2d4 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800c2bc:	79fa      	ldrb	r2, [r7, #7]
 800c2be:	4925      	ldr	r1, [pc, #148]	@ (800c354 <dns_call_found+0x178>)
 800c2c0:	4613      	mov	r3, r2
 800c2c2:	011b      	lsls	r3, r3, #4
 800c2c4:	4413      	add	r3, r2
 800c2c6:	011b      	lsls	r3, r3, #4
 800c2c8:	440b      	add	r3, r1
 800c2ca:	330f      	adds	r3, #15
 800c2cc:	2204      	movs	r2, #4
 800c2ce:	701a      	strb	r2, [r3, #0]
        break;
 800c2d0:	e006      	b.n	800c2e0 <dns_call_found+0x104>
      continue; /* only check other requests */
 800c2d2:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800c2d4:	7bfb      	ldrb	r3, [r7, #15]
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	73fb      	strb	r3, [r7, #15]
 800c2da:	7bfb      	ldrb	r3, [r7, #15]
 800c2dc:	2b03      	cmp	r3, #3
 800c2de:	d9ca      	bls.n	800c276 <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800c2e0:	79fa      	ldrb	r2, [r7, #7]
 800c2e2:	491c      	ldr	r1, [pc, #112]	@ (800c354 <dns_call_found+0x178>)
 800c2e4:	4613      	mov	r3, r2
 800c2e6:	011b      	lsls	r3, r3, #4
 800c2e8:	4413      	add	r3, r2
 800c2ea:	011b      	lsls	r3, r3, #4
 800c2ec:	440b      	add	r3, r1
 800c2ee:	330f      	adds	r3, #15
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	2b03      	cmp	r3, #3
 800c2f4:	d827      	bhi.n	800c346 <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800c2f6:	79fa      	ldrb	r2, [r7, #7]
 800c2f8:	4916      	ldr	r1, [pc, #88]	@ (800c354 <dns_call_found+0x178>)
 800c2fa:	4613      	mov	r3, r2
 800c2fc:	011b      	lsls	r3, r3, #4
 800c2fe:	4413      	add	r3, r2
 800c300:	011b      	lsls	r3, r3, #4
 800c302:	440b      	add	r3, r1
 800c304:	330f      	adds	r3, #15
 800c306:	781b      	ldrb	r3, [r3, #0]
 800c308:	461a      	mov	r2, r3
 800c30a:	4b13      	ldr	r3, [pc, #76]	@ (800c358 <dns_call_found+0x17c>)
 800c30c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c310:	4618      	mov	r0, r3
 800c312:	f008 ff49 	bl	80151a8 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800c316:	79fa      	ldrb	r2, [r7, #7]
 800c318:	490e      	ldr	r1, [pc, #56]	@ (800c354 <dns_call_found+0x178>)
 800c31a:	4613      	mov	r3, r2
 800c31c:	011b      	lsls	r3, r3, #4
 800c31e:	4413      	add	r3, r2
 800c320:	011b      	lsls	r3, r3, #4
 800c322:	440b      	add	r3, r1
 800c324:	330f      	adds	r3, #15
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	4619      	mov	r1, r3
 800c32a:	4b0b      	ldr	r3, [pc, #44]	@ (800c358 <dns_call_found+0x17c>)
 800c32c:	2200      	movs	r2, #0
 800c32e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800c332:	79fa      	ldrb	r2, [r7, #7]
 800c334:	4907      	ldr	r1, [pc, #28]	@ (800c354 <dns_call_found+0x178>)
 800c336:	4613      	mov	r3, r2
 800c338:	011b      	lsls	r3, r3, #4
 800c33a:	4413      	add	r3, r2
 800c33c:	011b      	lsls	r3, r3, #4
 800c33e:	440b      	add	r3, r1
 800c340:	330f      	adds	r3, #15
 800c342:	2204      	movs	r2, #4
 800c344:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 800c346:	bf00      	nop
 800c348:	3714      	adds	r7, #20
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd90      	pop	{r4, r7, pc}
 800c34e:	bf00      	nop
 800c350:	20063b74 	.word	0x20063b74
 800c354:	20063734 	.word	0x20063734
 800c358:	20063724 	.word	0x20063724

0800c35c <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b082      	sub	sp, #8
 800c360:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 800c362:	f00b fd41 	bl	8017de8 <rand>
 800c366:	4603      	mov	r3, r0
 800c368:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800c36a:	2300      	movs	r3, #0
 800c36c:	71fb      	strb	r3, [r7, #7]
 800c36e:	e01a      	b.n	800c3a6 <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800c370:	79fa      	ldrb	r2, [r7, #7]
 800c372:	4911      	ldr	r1, [pc, #68]	@ (800c3b8 <dns_create_txid+0x5c>)
 800c374:	4613      	mov	r3, r2
 800c376:	011b      	lsls	r3, r3, #4
 800c378:	4413      	add	r3, r2
 800c37a:	011b      	lsls	r3, r3, #4
 800c37c:	440b      	add	r3, r1
 800c37e:	330a      	adds	r3, #10
 800c380:	781b      	ldrb	r3, [r3, #0]
 800c382:	2b02      	cmp	r3, #2
 800c384:	d10c      	bne.n	800c3a0 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 800c386:	79fa      	ldrb	r2, [r7, #7]
 800c388:	490b      	ldr	r1, [pc, #44]	@ (800c3b8 <dns_create_txid+0x5c>)
 800c38a:	4613      	mov	r3, r2
 800c38c:	011b      	lsls	r3, r3, #4
 800c38e:	4413      	add	r3, r2
 800c390:	011b      	lsls	r3, r3, #4
 800c392:	440b      	add	r3, r1
 800c394:	3308      	adds	r3, #8
 800c396:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800c398:	88ba      	ldrh	r2, [r7, #4]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d100      	bne.n	800c3a0 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 800c39e:	e7e0      	b.n	800c362 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800c3a0:	79fb      	ldrb	r3, [r7, #7]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	71fb      	strb	r3, [r7, #7]
 800c3a6:	79fb      	ldrb	r3, [r7, #7]
 800c3a8:	2b03      	cmp	r3, #3
 800c3aa:	d9e1      	bls.n	800c370 <dns_create_txid+0x14>
    }
  }

  return txid;
 800c3ac:	88bb      	ldrh	r3, [r7, #4]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3708      	adds	r7, #8
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
 800c3b6:	bf00      	nop
 800c3b8:	20063734 	.word	0x20063734

0800c3bc <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d00d      	beq.n	800c3ea <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	7adb      	ldrb	r3, [r3, #11]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d109      	bne.n	800c3ea <dns_backupserver_available+0x2e>
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	7adb      	ldrb	r3, [r3, #11]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	4a06      	ldr	r2, [pc, #24]	@ (800c3f8 <dns_backupserver_available+0x3c>)
 800c3de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d001      	beq.n	800c3ea <dns_backupserver_available+0x2e>
      ret = 1;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3714      	adds	r7, #20
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr
 800c3f8:	20063ba4 	.word	0x20063ba4

0800c3fc <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b084      	sub	sp, #16
 800c400:	af00      	add	r7, sp, #0
 800c402:	4603      	mov	r3, r0
 800c404:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 800c406:	79fa      	ldrb	r2, [r7, #7]
 800c408:	4613      	mov	r3, r2
 800c40a:	011b      	lsls	r3, r3, #4
 800c40c:	4413      	add	r3, r2
 800c40e:	011b      	lsls	r3, r3, #4
 800c410:	4a48      	ldr	r2, [pc, #288]	@ (800c534 <dns_check_entry+0x138>)
 800c412:	4413      	add	r3, r2
 800c414:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800c416:	79fb      	ldrb	r3, [r7, #7]
 800c418:	2b03      	cmp	r3, #3
 800c41a:	d906      	bls.n	800c42a <dns_check_entry+0x2e>
 800c41c:	4b46      	ldr	r3, [pc, #280]	@ (800c538 <dns_check_entry+0x13c>)
 800c41e:	f240 421c 	movw	r2, #1052	@ 0x41c
 800c422:	4946      	ldr	r1, [pc, #280]	@ (800c53c <dns_check_entry+0x140>)
 800c424:	4846      	ldr	r0, [pc, #280]	@ (800c540 <dns_check_entry+0x144>)
 800c426:	f00c fc95 	bl	8018d54 <iprintf>

  switch (entry->state) {
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	7a9b      	ldrb	r3, [r3, #10]
 800c42e:	2b03      	cmp	r3, #3
 800c430:	d86f      	bhi.n	800c512 <dns_check_entry+0x116>
 800c432:	a201      	add	r2, pc, #4	@ (adr r2, 800c438 <dns_check_entry+0x3c>)
 800c434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c438:	0800c523 	.word	0x0800c523
 800c43c:	0800c449 	.word	0x0800c449
 800c440:	0800c47b 	.word	0x0800c47b
 800c444:	0800c4f1 	.word	0x0800c4f1
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 800c448:	f7ff ff88 	bl	800c35c <dns_create_txid>
 800c44c:	4603      	mov	r3, r0
 800c44e:	461a      	mov	r2, r3
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2202      	movs	r2, #2
 800c458:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2200      	movs	r2, #0
 800c45e:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2201      	movs	r2, #1
 800c464:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	2200      	movs	r2, #0
 800c46a:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 800c46c:	79fb      	ldrb	r3, [r7, #7]
 800c46e:	4618      	mov	r0, r3
 800c470:	f7ff fdc4 	bl	800bffc <dns_send>
 800c474:	4603      	mov	r3, r0
 800c476:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 800c478:	e058      	b.n	800c52c <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	7b1b      	ldrb	r3, [r3, #12]
 800c47e:	3b01      	subs	r3, #1
 800c480:	b2da      	uxtb	r2, r3
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	731a      	strb	r2, [r3, #12]
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	7b1b      	ldrb	r3, [r3, #12]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d14b      	bne.n	800c526 <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	7b5b      	ldrb	r3, [r3, #13]
 800c492:	3301      	adds	r3, #1
 800c494:	b2da      	uxtb	r2, r3
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	735a      	strb	r2, [r3, #13]
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	7b5b      	ldrb	r3, [r3, #13]
 800c49e:	2b04      	cmp	r3, #4
 800c4a0:	d11b      	bne.n	800c4da <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff ff8a 	bl	800c3bc <dns_backupserver_available>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d00c      	beq.n	800c4c8 <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	7adb      	ldrb	r3, [r3, #11]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	b2da      	uxtb	r2, r3
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	2201      	movs	r2, #1
 800c4be:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	735a      	strb	r2, [r3, #13]
 800c4c6:	e00c      	b.n	800c4e2 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 800c4c8:	79fb      	ldrb	r3, [r7, #7]
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7ff fe85 	bl	800c1dc <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	729a      	strb	r2, [r3, #10]
            break;
 800c4d8:	e028      	b.n	800c52c <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	7b5a      	ldrb	r2, [r3, #13]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 800c4e2:	79fb      	ldrb	r3, [r7, #7]
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7ff fd89 	bl	800bffc <dns_send>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 800c4ee:	e01a      	b.n	800c526 <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d008      	beq.n	800c50a <dns_check_entry+0x10e>
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	1e5a      	subs	r2, r3, #1
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	601a      	str	r2, [r3, #0]
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d10f      	bne.n	800c52a <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2200      	movs	r2, #0
 800c50e:	729a      	strb	r2, [r3, #10]
      }
      break;
 800c510:	e00b      	b.n	800c52a <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800c512:	4b09      	ldr	r3, [pc, #36]	@ (800c538 <dns_check_entry+0x13c>)
 800c514:	f240 425b 	movw	r2, #1115	@ 0x45b
 800c518:	490a      	ldr	r1, [pc, #40]	@ (800c544 <dns_check_entry+0x148>)
 800c51a:	4809      	ldr	r0, [pc, #36]	@ (800c540 <dns_check_entry+0x144>)
 800c51c:	f00c fc1a 	bl	8018d54 <iprintf>
      break;
 800c520:	e004      	b.n	800c52c <dns_check_entry+0x130>
      break;
 800c522:	bf00      	nop
 800c524:	e002      	b.n	800c52c <dns_check_entry+0x130>
      break;
 800c526:	bf00      	nop
 800c528:	e000      	b.n	800c52c <dns_check_entry+0x130>
      break;
 800c52a:	bf00      	nop
  }
}
 800c52c:	bf00      	nop
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	20063734 	.word	0x20063734
 800c538:	0801cb48 	.word	0x0801cb48
 800c53c:	0801cbb8 	.word	0x0801cbb8
 800c540:	0801cb90 	.word	0x0801cb90
 800c544:	0801cbd4 	.word	0x0801cbd4

0800c548 <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800c54e:	2300      	movs	r3, #0
 800c550:	71fb      	strb	r3, [r7, #7]
 800c552:	e006      	b.n	800c562 <dns_check_entries+0x1a>
    dns_check_entry(i);
 800c554:	79fb      	ldrb	r3, [r7, #7]
 800c556:	4618      	mov	r0, r3
 800c558:	f7ff ff50 	bl	800c3fc <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800c55c:	79fb      	ldrb	r3, [r7, #7]
 800c55e:	3301      	adds	r3, #1
 800c560:	71fb      	strb	r3, [r7, #7]
 800c562:	79fb      	ldrb	r3, [r7, #7]
 800c564:	2b03      	cmp	r3, #3
 800c566:	d9f5      	bls.n	800c554 <dns_check_entries+0xc>
  }
}
 800c568:	bf00      	nop
 800c56a:	bf00      	nop
 800c56c:	3708      	adds	r7, #8
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b082      	sub	sp, #8
 800c576:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c578:	2300      	movs	r3, #0
 800c57a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800c57c:	f00b fbaa 	bl	8017cd4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800c580:	f000 f8d6 	bl	800c730 <mem_init>
  memp_init();
 800c584:	f000 fc2e 	bl	800cde4 <memp_init>
  pbuf_init();
  netif_init();
 800c588:	f000 fd3a 	bl	800d000 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c58c:	f008 f9f4 	bl	8014978 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800c590:	f001 ffb4 	bl	800e4fc <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800c594:	f7ff fd25 	bl	800bfe2 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800c598:	f008 f934 	bl	8014804 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c59c:	bf00      	nop
 800c59e:	3708      	adds	r7, #8
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b083      	sub	sp, #12
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c5ae:	4b05      	ldr	r3, [pc, #20]	@ (800c5c4 <ptr_to_mem+0x20>)
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	88fb      	ldrh	r3, [r7, #6]
 800c5b4:	4413      	add	r3, r2
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	370c      	adds	r7, #12
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	20063bc4 	.word	0x20063bc4

0800c5c8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c5d0:	4b05      	ldr	r3, [pc, #20]	@ (800c5e8 <mem_to_ptr+0x20>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	1ad3      	subs	r3, r2, r3
 800c5d8:	b29b      	uxth	r3, r3
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	370c      	adds	r7, #12
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e4:	4770      	bx	lr
 800c5e6:	bf00      	nop
 800c5e8:	20063bc4 	.word	0x20063bc4

0800c5ec <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c5ec:	b590      	push	{r4, r7, lr}
 800c5ee:	b085      	sub	sp, #20
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c5f4:	4b45      	ldr	r3, [pc, #276]	@ (800c70c <plug_holes+0x120>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	687a      	ldr	r2, [r7, #4]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d206      	bcs.n	800c60c <plug_holes+0x20>
 800c5fe:	4b44      	ldr	r3, [pc, #272]	@ (800c710 <plug_holes+0x124>)
 800c600:	f240 12df 	movw	r2, #479	@ 0x1df
 800c604:	4943      	ldr	r1, [pc, #268]	@ (800c714 <plug_holes+0x128>)
 800c606:	4844      	ldr	r0, [pc, #272]	@ (800c718 <plug_holes+0x12c>)
 800c608:	f00c fba4 	bl	8018d54 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c60c:	4b43      	ldr	r3, [pc, #268]	@ (800c71c <plug_holes+0x130>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	429a      	cmp	r2, r3
 800c614:	d306      	bcc.n	800c624 <plug_holes+0x38>
 800c616:	4b3e      	ldr	r3, [pc, #248]	@ (800c710 <plug_holes+0x124>)
 800c618:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800c61c:	4940      	ldr	r1, [pc, #256]	@ (800c720 <plug_holes+0x134>)
 800c61e:	483e      	ldr	r0, [pc, #248]	@ (800c718 <plug_holes+0x12c>)
 800c620:	f00c fb98 	bl	8018d54 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	791b      	ldrb	r3, [r3, #4]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d006      	beq.n	800c63a <plug_holes+0x4e>
 800c62c:	4b38      	ldr	r3, [pc, #224]	@ (800c710 <plug_holes+0x124>)
 800c62e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800c632:	493c      	ldr	r1, [pc, #240]	@ (800c724 <plug_holes+0x138>)
 800c634:	4838      	ldr	r0, [pc, #224]	@ (800c718 <plug_holes+0x12c>)
 800c636:	f00c fb8d 	bl	8018d54 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	881b      	ldrh	r3, [r3, #0]
 800c63e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c642:	d906      	bls.n	800c652 <plug_holes+0x66>
 800c644:	4b32      	ldr	r3, [pc, #200]	@ (800c710 <plug_holes+0x124>)
 800c646:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800c64a:	4937      	ldr	r1, [pc, #220]	@ (800c728 <plug_holes+0x13c>)
 800c64c:	4832      	ldr	r0, [pc, #200]	@ (800c718 <plug_holes+0x12c>)
 800c64e:	f00c fb81 	bl	8018d54 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	881b      	ldrh	r3, [r3, #0]
 800c656:	4618      	mov	r0, r3
 800c658:	f7ff ffa4 	bl	800c5a4 <ptr_to_mem>
 800c65c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	429a      	cmp	r2, r3
 800c664:	d024      	beq.n	800c6b0 <plug_holes+0xc4>
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	791b      	ldrb	r3, [r3, #4]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d120      	bne.n	800c6b0 <plug_holes+0xc4>
 800c66e:	4b2b      	ldr	r3, [pc, #172]	@ (800c71c <plug_holes+0x130>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	68fa      	ldr	r2, [r7, #12]
 800c674:	429a      	cmp	r2, r3
 800c676:	d01b      	beq.n	800c6b0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c678:	4b2c      	ldr	r3, [pc, #176]	@ (800c72c <plug_holes+0x140>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	68fa      	ldr	r2, [r7, #12]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d102      	bne.n	800c688 <plug_holes+0x9c>
      lfree = mem;
 800c682:	4a2a      	ldr	r2, [pc, #168]	@ (800c72c <plug_holes+0x140>)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	881a      	ldrh	r2, [r3, #0]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	881b      	ldrh	r3, [r3, #0]
 800c694:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c698:	d00a      	beq.n	800c6b0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	881b      	ldrh	r3, [r3, #0]
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7ff ff80 	bl	800c5a4 <ptr_to_mem>
 800c6a4:	4604      	mov	r4, r0
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f7ff ff8e 	bl	800c5c8 <mem_to_ptr>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	885b      	ldrh	r3, [r3, #2]
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f7ff ff75 	bl	800c5a4 <ptr_to_mem>
 800c6ba:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c6bc:	68ba      	ldr	r2, [r7, #8]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d01f      	beq.n	800c704 <plug_holes+0x118>
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	791b      	ldrb	r3, [r3, #4]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d11b      	bne.n	800c704 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c6cc:	4b17      	ldr	r3, [pc, #92]	@ (800c72c <plug_holes+0x140>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d102      	bne.n	800c6dc <plug_holes+0xf0>
      lfree = pmem;
 800c6d6:	4a15      	ldr	r2, [pc, #84]	@ (800c72c <plug_holes+0x140>)
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	881a      	ldrh	r2, [r3, #0]
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	881b      	ldrh	r3, [r3, #0]
 800c6e8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c6ec:	d00a      	beq.n	800c704 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	881b      	ldrh	r3, [r3, #0]
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7ff ff56 	bl	800c5a4 <ptr_to_mem>
 800c6f8:	4604      	mov	r4, r0
 800c6fa:	68b8      	ldr	r0, [r7, #8]
 800c6fc:	f7ff ff64 	bl	800c5c8 <mem_to_ptr>
 800c700:	4603      	mov	r3, r0
 800c702:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800c704:	bf00      	nop
 800c706:	3714      	adds	r7, #20
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd90      	pop	{r4, r7, pc}
 800c70c:	20063bc4 	.word	0x20063bc4
 800c710:	0801cbf4 	.word	0x0801cbf4
 800c714:	0801cc24 	.word	0x0801cc24
 800c718:	0801cc3c 	.word	0x0801cc3c
 800c71c:	20063bc8 	.word	0x20063bc8
 800c720:	0801cc64 	.word	0x0801cc64
 800c724:	0801cc80 	.word	0x0801cc80
 800c728:	0801cc9c 	.word	0x0801cc9c
 800c72c:	20063bd0 	.word	0x20063bd0

0800c730 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c736:	4b1d      	ldr	r3, [pc, #116]	@ (800c7ac <mem_init+0x7c>)
 800c738:	4a1d      	ldr	r2, [pc, #116]	@ (800c7b0 <mem_init+0x80>)
 800c73a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c73c:	4b1b      	ldr	r3, [pc, #108]	@ (800c7ac <mem_init+0x7c>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800c748:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2200      	movs	r2, #0
 800c74e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2200      	movs	r2, #0
 800c754:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800c756:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800c75a:	f7ff ff23 	bl	800c5a4 <ptr_to_mem>
 800c75e:	4603      	mov	r3, r0
 800c760:	4a14      	ldr	r2, [pc, #80]	@ (800c7b4 <mem_init+0x84>)
 800c762:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c764:	4b13      	ldr	r3, [pc, #76]	@ (800c7b4 <mem_init+0x84>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2201      	movs	r2, #1
 800c76a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c76c:	4b11      	ldr	r3, [pc, #68]	@ (800c7b4 <mem_init+0x84>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800c774:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c776:	4b0f      	ldr	r3, [pc, #60]	@ (800c7b4 <mem_init+0x84>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800c77e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c780:	4b0a      	ldr	r3, [pc, #40]	@ (800c7ac <mem_init+0x7c>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	4a0c      	ldr	r2, [pc, #48]	@ (800c7b8 <mem_init+0x88>)
 800c786:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800c788:	480c      	ldr	r0, [pc, #48]	@ (800c7bc <mem_init+0x8c>)
 800c78a:	f00b fab1 	bl	8017cf0 <sys_mutex_new>
 800c78e:	4603      	mov	r3, r0
 800c790:	2b00      	cmp	r3, #0
 800c792:	d006      	beq.n	800c7a2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800c794:	4b0a      	ldr	r3, [pc, #40]	@ (800c7c0 <mem_init+0x90>)
 800c796:	f240 221f 	movw	r2, #543	@ 0x21f
 800c79a:	490a      	ldr	r1, [pc, #40]	@ (800c7c4 <mem_init+0x94>)
 800c79c:	480a      	ldr	r0, [pc, #40]	@ (800c7c8 <mem_init+0x98>)
 800c79e:	f00c fad9 	bl	8018d54 <iprintf>
  }
}
 800c7a2:	bf00      	nop
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	20063bc4 	.word	0x20063bc4
 800c7b0:	20048000 	.word	0x20048000
 800c7b4:	20063bc8 	.word	0x20063bc8
 800c7b8:	20063bd0 	.word	0x20063bd0
 800c7bc:	20063bcc 	.word	0x20063bcc
 800c7c0:	0801cbf4 	.word	0x0801cbf4
 800c7c4:	0801ccc8 	.word	0x0801ccc8
 800c7c8:	0801cc3c 	.word	0x0801cc3c

0800c7cc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b086      	sub	sp, #24
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f7ff fef7 	bl	800c5c8 <mem_to_ptr>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	881b      	ldrh	r3, [r3, #0]
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7ff fede 	bl	800c5a4 <ptr_to_mem>
 800c7e8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	885b      	ldrh	r3, [r3, #2]
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7ff fed8 	bl	800c5a4 <ptr_to_mem>
 800c7f4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	881b      	ldrh	r3, [r3, #0]
 800c7fa:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c7fe:	d818      	bhi.n	800c832 <mem_link_valid+0x66>
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	885b      	ldrh	r3, [r3, #2]
 800c804:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c808:	d813      	bhi.n	800c832 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c80e:	8afa      	ldrh	r2, [r7, #22]
 800c810:	429a      	cmp	r2, r3
 800c812:	d004      	beq.n	800c81e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	881b      	ldrh	r3, [r3, #0]
 800c818:	8afa      	ldrh	r2, [r7, #22]
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d109      	bne.n	800c832 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c81e:	4b08      	ldr	r3, [pc, #32]	@ (800c840 <mem_link_valid+0x74>)
 800c820:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c822:	693a      	ldr	r2, [r7, #16]
 800c824:	429a      	cmp	r2, r3
 800c826:	d006      	beq.n	800c836 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	885b      	ldrh	r3, [r3, #2]
 800c82c:	8afa      	ldrh	r2, [r7, #22]
 800c82e:	429a      	cmp	r2, r3
 800c830:	d001      	beq.n	800c836 <mem_link_valid+0x6a>
    return 0;
 800c832:	2300      	movs	r3, #0
 800c834:	e000      	b.n	800c838 <mem_link_valid+0x6c>
  }
  return 1;
 800c836:	2301      	movs	r3, #1
}
 800c838:	4618      	mov	r0, r3
 800c83a:	3718      	adds	r7, #24
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}
 800c840:	20063bc8 	.word	0x20063bc8

0800c844 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b088      	sub	sp, #32
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d070      	beq.n	800c934 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f003 0303 	and.w	r3, r3, #3
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00d      	beq.n	800c878 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c85c:	4b37      	ldr	r3, [pc, #220]	@ (800c93c <mem_free+0xf8>)
 800c85e:	f240 2273 	movw	r2, #627	@ 0x273
 800c862:	4937      	ldr	r1, [pc, #220]	@ (800c940 <mem_free+0xfc>)
 800c864:	4837      	ldr	r0, [pc, #220]	@ (800c944 <mem_free+0x100>)
 800c866:	f00c fa75 	bl	8018d54 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c86a:	f00b fa9f 	bl	8017dac <sys_arch_protect>
 800c86e:	60f8      	str	r0, [r7, #12]
 800c870:	68f8      	ldr	r0, [r7, #12]
 800c872:	f00b faa9 	bl	8017dc8 <sys_arch_unprotect>
    return;
 800c876:	e05e      	b.n	800c936 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	3b08      	subs	r3, #8
 800c87c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c87e:	4b32      	ldr	r3, [pc, #200]	@ (800c948 <mem_free+0x104>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	69fa      	ldr	r2, [r7, #28]
 800c884:	429a      	cmp	r2, r3
 800c886:	d306      	bcc.n	800c896 <mem_free+0x52>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f103 020c 	add.w	r2, r3, #12
 800c88e:	4b2f      	ldr	r3, [pc, #188]	@ (800c94c <mem_free+0x108>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	429a      	cmp	r2, r3
 800c894:	d90d      	bls.n	800c8b2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c896:	4b29      	ldr	r3, [pc, #164]	@ (800c93c <mem_free+0xf8>)
 800c898:	f240 227f 	movw	r2, #639	@ 0x27f
 800c89c:	492c      	ldr	r1, [pc, #176]	@ (800c950 <mem_free+0x10c>)
 800c89e:	4829      	ldr	r0, [pc, #164]	@ (800c944 <mem_free+0x100>)
 800c8a0:	f00c fa58 	bl	8018d54 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c8a4:	f00b fa82 	bl	8017dac <sys_arch_protect>
 800c8a8:	6138      	str	r0, [r7, #16]
 800c8aa:	6938      	ldr	r0, [r7, #16]
 800c8ac:	f00b fa8c 	bl	8017dc8 <sys_arch_unprotect>
    return;
 800c8b0:	e041      	b.n	800c936 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c8b2:	4828      	ldr	r0, [pc, #160]	@ (800c954 <mem_free+0x110>)
 800c8b4:	f00b fa38 	bl	8017d28 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800c8b8:	69fb      	ldr	r3, [r7, #28]
 800c8ba:	791b      	ldrb	r3, [r3, #4]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d110      	bne.n	800c8e2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c8c0:	4b1e      	ldr	r3, [pc, #120]	@ (800c93c <mem_free+0xf8>)
 800c8c2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800c8c6:	4924      	ldr	r1, [pc, #144]	@ (800c958 <mem_free+0x114>)
 800c8c8:	481e      	ldr	r0, [pc, #120]	@ (800c944 <mem_free+0x100>)
 800c8ca:	f00c fa43 	bl	8018d54 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c8ce:	4821      	ldr	r0, [pc, #132]	@ (800c954 <mem_free+0x110>)
 800c8d0:	f00b fa39 	bl	8017d46 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c8d4:	f00b fa6a 	bl	8017dac <sys_arch_protect>
 800c8d8:	6178      	str	r0, [r7, #20]
 800c8da:	6978      	ldr	r0, [r7, #20]
 800c8dc:	f00b fa74 	bl	8017dc8 <sys_arch_unprotect>
    return;
 800c8e0:	e029      	b.n	800c936 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800c8e2:	69f8      	ldr	r0, [r7, #28]
 800c8e4:	f7ff ff72 	bl	800c7cc <mem_link_valid>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d110      	bne.n	800c910 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c8ee:	4b13      	ldr	r3, [pc, #76]	@ (800c93c <mem_free+0xf8>)
 800c8f0:	f240 2295 	movw	r2, #661	@ 0x295
 800c8f4:	4919      	ldr	r1, [pc, #100]	@ (800c95c <mem_free+0x118>)
 800c8f6:	4813      	ldr	r0, [pc, #76]	@ (800c944 <mem_free+0x100>)
 800c8f8:	f00c fa2c 	bl	8018d54 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c8fc:	4815      	ldr	r0, [pc, #84]	@ (800c954 <mem_free+0x110>)
 800c8fe:	f00b fa22 	bl	8017d46 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c902:	f00b fa53 	bl	8017dac <sys_arch_protect>
 800c906:	61b8      	str	r0, [r7, #24]
 800c908:	69b8      	ldr	r0, [r7, #24]
 800c90a:	f00b fa5d 	bl	8017dc8 <sys_arch_unprotect>
    return;
 800c90e:	e012      	b.n	800c936 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	2200      	movs	r2, #0
 800c914:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c916:	4b12      	ldr	r3, [pc, #72]	@ (800c960 <mem_free+0x11c>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	69fa      	ldr	r2, [r7, #28]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d202      	bcs.n	800c926 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c920:	4a0f      	ldr	r2, [pc, #60]	@ (800c960 <mem_free+0x11c>)
 800c922:	69fb      	ldr	r3, [r7, #28]
 800c924:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c926:	69f8      	ldr	r0, [r7, #28]
 800c928:	f7ff fe60 	bl	800c5ec <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c92c:	4809      	ldr	r0, [pc, #36]	@ (800c954 <mem_free+0x110>)
 800c92e:	f00b fa0a 	bl	8017d46 <sys_mutex_unlock>
 800c932:	e000      	b.n	800c936 <mem_free+0xf2>
    return;
 800c934:	bf00      	nop
}
 800c936:	3720      	adds	r7, #32
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	0801cbf4 	.word	0x0801cbf4
 800c940:	0801cce4 	.word	0x0801cce4
 800c944:	0801cc3c 	.word	0x0801cc3c
 800c948:	20063bc4 	.word	0x20063bc4
 800c94c:	20063bc8 	.word	0x20063bc8
 800c950:	0801cd08 	.word	0x0801cd08
 800c954:	20063bcc 	.word	0x20063bcc
 800c958:	0801cd24 	.word	0x0801cd24
 800c95c:	0801cd4c 	.word	0x0801cd4c
 800c960:	20063bd0 	.word	0x20063bd0

0800c964 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b088      	sub	sp, #32
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	460b      	mov	r3, r1
 800c96e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c970:	887b      	ldrh	r3, [r7, #2]
 800c972:	3303      	adds	r3, #3
 800c974:	b29b      	uxth	r3, r3
 800c976:	f023 0303 	bic.w	r3, r3, #3
 800c97a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c97c:	8bfb      	ldrh	r3, [r7, #30]
 800c97e:	2b0b      	cmp	r3, #11
 800c980:	d801      	bhi.n	800c986 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c982:	230c      	movs	r3, #12
 800c984:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c986:	8bfb      	ldrh	r3, [r7, #30]
 800c988:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c98c:	d803      	bhi.n	800c996 <mem_trim+0x32>
 800c98e:	8bfa      	ldrh	r2, [r7, #30]
 800c990:	887b      	ldrh	r3, [r7, #2]
 800c992:	429a      	cmp	r2, r3
 800c994:	d201      	bcs.n	800c99a <mem_trim+0x36>
    return NULL;
 800c996:	2300      	movs	r3, #0
 800c998:	e0d8      	b.n	800cb4c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c99a:	4b6e      	ldr	r3, [pc, #440]	@ (800cb54 <mem_trim+0x1f0>)
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d304      	bcc.n	800c9ae <mem_trim+0x4a>
 800c9a4:	4b6c      	ldr	r3, [pc, #432]	@ (800cb58 <mem_trim+0x1f4>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	687a      	ldr	r2, [r7, #4]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d306      	bcc.n	800c9bc <mem_trim+0x58>
 800c9ae:	4b6b      	ldr	r3, [pc, #428]	@ (800cb5c <mem_trim+0x1f8>)
 800c9b0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800c9b4:	496a      	ldr	r1, [pc, #424]	@ (800cb60 <mem_trim+0x1fc>)
 800c9b6:	486b      	ldr	r0, [pc, #428]	@ (800cb64 <mem_trim+0x200>)
 800c9b8:	f00c f9cc 	bl	8018d54 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c9bc:	4b65      	ldr	r3, [pc, #404]	@ (800cb54 <mem_trim+0x1f0>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	429a      	cmp	r2, r3
 800c9c4:	d304      	bcc.n	800c9d0 <mem_trim+0x6c>
 800c9c6:	4b64      	ldr	r3, [pc, #400]	@ (800cb58 <mem_trim+0x1f4>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	687a      	ldr	r2, [r7, #4]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d307      	bcc.n	800c9e0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c9d0:	f00b f9ec 	bl	8017dac <sys_arch_protect>
 800c9d4:	60b8      	str	r0, [r7, #8]
 800c9d6:	68b8      	ldr	r0, [r7, #8]
 800c9d8:	f00b f9f6 	bl	8017dc8 <sys_arch_unprotect>
    return rmem;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	e0b5      	b.n	800cb4c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	3b08      	subs	r3, #8
 800c9e4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c9e6:	69b8      	ldr	r0, [r7, #24]
 800c9e8:	f7ff fdee 	bl	800c5c8 <mem_to_ptr>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	881a      	ldrh	r2, [r3, #0]
 800c9f4:	8afb      	ldrh	r3, [r7, #22]
 800c9f6:	1ad3      	subs	r3, r2, r3
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	3b08      	subs	r3, #8
 800c9fc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c9fe:	8bfa      	ldrh	r2, [r7, #30]
 800ca00:	8abb      	ldrh	r3, [r7, #20]
 800ca02:	429a      	cmp	r2, r3
 800ca04:	d906      	bls.n	800ca14 <mem_trim+0xb0>
 800ca06:	4b55      	ldr	r3, [pc, #340]	@ (800cb5c <mem_trim+0x1f8>)
 800ca08:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800ca0c:	4956      	ldr	r1, [pc, #344]	@ (800cb68 <mem_trim+0x204>)
 800ca0e:	4855      	ldr	r0, [pc, #340]	@ (800cb64 <mem_trim+0x200>)
 800ca10:	f00c f9a0 	bl	8018d54 <iprintf>
  if (newsize > size) {
 800ca14:	8bfa      	ldrh	r2, [r7, #30]
 800ca16:	8abb      	ldrh	r3, [r7, #20]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d901      	bls.n	800ca20 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	e095      	b.n	800cb4c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ca20:	8bfa      	ldrh	r2, [r7, #30]
 800ca22:	8abb      	ldrh	r3, [r7, #20]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d101      	bne.n	800ca2c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	e08f      	b.n	800cb4c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ca2c:	484f      	ldr	r0, [pc, #316]	@ (800cb6c <mem_trim+0x208>)
 800ca2e:	f00b f97b 	bl	8017d28 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800ca32:	69bb      	ldr	r3, [r7, #24]
 800ca34:	881b      	ldrh	r3, [r3, #0]
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7ff fdb4 	bl	800c5a4 <ptr_to_mem>
 800ca3c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	791b      	ldrb	r3, [r3, #4]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d13f      	bne.n	800cac6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	881b      	ldrh	r3, [r3, #0]
 800ca4a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800ca4e:	d106      	bne.n	800ca5e <mem_trim+0xfa>
 800ca50:	4b42      	ldr	r3, [pc, #264]	@ (800cb5c <mem_trim+0x1f8>)
 800ca52:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800ca56:	4946      	ldr	r1, [pc, #280]	@ (800cb70 <mem_trim+0x20c>)
 800ca58:	4842      	ldr	r0, [pc, #264]	@ (800cb64 <mem_trim+0x200>)
 800ca5a:	f00c f97b 	bl	8018d54 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ca64:	8afa      	ldrh	r2, [r7, #22]
 800ca66:	8bfb      	ldrh	r3, [r7, #30]
 800ca68:	4413      	add	r3, r2
 800ca6a:	b29b      	uxth	r3, r3
 800ca6c:	3308      	adds	r3, #8
 800ca6e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800ca70:	4b40      	ldr	r3, [pc, #256]	@ (800cb74 <mem_trim+0x210>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	693a      	ldr	r2, [r7, #16]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d106      	bne.n	800ca88 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ca7a:	89fb      	ldrh	r3, [r7, #14]
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f7ff fd91 	bl	800c5a4 <ptr_to_mem>
 800ca82:	4603      	mov	r3, r0
 800ca84:	4a3b      	ldr	r2, [pc, #236]	@ (800cb74 <mem_trim+0x210>)
 800ca86:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ca88:	89fb      	ldrh	r3, [r7, #14]
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7ff fd8a 	bl	800c5a4 <ptr_to_mem>
 800ca90:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	2200      	movs	r2, #0
 800ca96:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	89ba      	ldrh	r2, [r7, #12]
 800ca9c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	8afa      	ldrh	r2, [r7, #22]
 800caa2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800caa4:	69bb      	ldr	r3, [r7, #24]
 800caa6:	89fa      	ldrh	r2, [r7, #14]
 800caa8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	881b      	ldrh	r3, [r3, #0]
 800caae:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cab2:	d047      	beq.n	800cb44 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	881b      	ldrh	r3, [r3, #0]
 800cab8:	4618      	mov	r0, r3
 800caba:	f7ff fd73 	bl	800c5a4 <ptr_to_mem>
 800cabe:	4602      	mov	r2, r0
 800cac0:	89fb      	ldrh	r3, [r7, #14]
 800cac2:	8053      	strh	r3, [r2, #2]
 800cac4:	e03e      	b.n	800cb44 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800cac6:	8bfb      	ldrh	r3, [r7, #30]
 800cac8:	f103 0214 	add.w	r2, r3, #20
 800cacc:	8abb      	ldrh	r3, [r7, #20]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d838      	bhi.n	800cb44 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800cad2:	8afa      	ldrh	r2, [r7, #22]
 800cad4:	8bfb      	ldrh	r3, [r7, #30]
 800cad6:	4413      	add	r3, r2
 800cad8:	b29b      	uxth	r3, r3
 800cada:	3308      	adds	r3, #8
 800cadc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800cade:	69bb      	ldr	r3, [r7, #24]
 800cae0:	881b      	ldrh	r3, [r3, #0]
 800cae2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cae6:	d106      	bne.n	800caf6 <mem_trim+0x192>
 800cae8:	4b1c      	ldr	r3, [pc, #112]	@ (800cb5c <mem_trim+0x1f8>)
 800caea:	f240 3216 	movw	r2, #790	@ 0x316
 800caee:	4920      	ldr	r1, [pc, #128]	@ (800cb70 <mem_trim+0x20c>)
 800caf0:	481c      	ldr	r0, [pc, #112]	@ (800cb64 <mem_trim+0x200>)
 800caf2:	f00c f92f 	bl	8018d54 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800caf6:	89fb      	ldrh	r3, [r7, #14]
 800caf8:	4618      	mov	r0, r3
 800cafa:	f7ff fd53 	bl	800c5a4 <ptr_to_mem>
 800cafe:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800cb00:	4b1c      	ldr	r3, [pc, #112]	@ (800cb74 <mem_trim+0x210>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	693a      	ldr	r2, [r7, #16]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d202      	bcs.n	800cb10 <mem_trim+0x1ac>
      lfree = mem2;
 800cb0a:	4a1a      	ldr	r2, [pc, #104]	@ (800cb74 <mem_trim+0x210>)
 800cb0c:	693b      	ldr	r3, [r7, #16]
 800cb0e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	2200      	movs	r2, #0
 800cb14:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800cb16:	69bb      	ldr	r3, [r7, #24]
 800cb18:	881a      	ldrh	r2, [r3, #0]
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	8afa      	ldrh	r2, [r7, #22]
 800cb22:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800cb24:	69bb      	ldr	r3, [r7, #24]
 800cb26:	89fa      	ldrh	r2, [r7, #14]
 800cb28:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	881b      	ldrh	r3, [r3, #0]
 800cb2e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cb32:	d007      	beq.n	800cb44 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7ff fd33 	bl	800c5a4 <ptr_to_mem>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	89fb      	ldrh	r3, [r7, #14]
 800cb42:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800cb44:	4809      	ldr	r0, [pc, #36]	@ (800cb6c <mem_trim+0x208>)
 800cb46:	f00b f8fe 	bl	8017d46 <sys_mutex_unlock>
  return rmem;
 800cb4a:	687b      	ldr	r3, [r7, #4]
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3720      	adds	r7, #32
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}
 800cb54:	20063bc4 	.word	0x20063bc4
 800cb58:	20063bc8 	.word	0x20063bc8
 800cb5c:	0801cbf4 	.word	0x0801cbf4
 800cb60:	0801cd80 	.word	0x0801cd80
 800cb64:	0801cc3c 	.word	0x0801cc3c
 800cb68:	0801cd98 	.word	0x0801cd98
 800cb6c:	20063bcc 	.word	0x20063bcc
 800cb70:	0801cdb8 	.word	0x0801cdb8
 800cb74:	20063bd0 	.word	0x20063bd0

0800cb78 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b088      	sub	sp, #32
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	4603      	mov	r3, r0
 800cb80:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800cb82:	88fb      	ldrh	r3, [r7, #6]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d101      	bne.n	800cb8c <mem_malloc+0x14>
    return NULL;
 800cb88:	2300      	movs	r3, #0
 800cb8a:	e0e2      	b.n	800cd52 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800cb8c:	88fb      	ldrh	r3, [r7, #6]
 800cb8e:	3303      	adds	r3, #3
 800cb90:	b29b      	uxth	r3, r3
 800cb92:	f023 0303 	bic.w	r3, r3, #3
 800cb96:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800cb98:	8bbb      	ldrh	r3, [r7, #28]
 800cb9a:	2b0b      	cmp	r3, #11
 800cb9c:	d801      	bhi.n	800cba2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800cb9e:	230c      	movs	r3, #12
 800cba0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800cba2:	8bbb      	ldrh	r3, [r7, #28]
 800cba4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cba8:	d803      	bhi.n	800cbb2 <mem_malloc+0x3a>
 800cbaa:	8bba      	ldrh	r2, [r7, #28]
 800cbac:	88fb      	ldrh	r3, [r7, #6]
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d201      	bcs.n	800cbb6 <mem_malloc+0x3e>
    return NULL;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	e0cd      	b.n	800cd52 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800cbb6:	4869      	ldr	r0, [pc, #420]	@ (800cd5c <mem_malloc+0x1e4>)
 800cbb8:	f00b f8b6 	bl	8017d28 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800cbbc:	4b68      	ldr	r3, [pc, #416]	@ (800cd60 <mem_malloc+0x1e8>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	f7ff fd01 	bl	800c5c8 <mem_to_ptr>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	83fb      	strh	r3, [r7, #30]
 800cbca:	e0b7      	b.n	800cd3c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800cbcc:	8bfb      	ldrh	r3, [r7, #30]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7ff fce8 	bl	800c5a4 <ptr_to_mem>
 800cbd4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	791b      	ldrb	r3, [r3, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	f040 80a7 	bne.w	800cd2e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800cbe0:	697b      	ldr	r3, [r7, #20]
 800cbe2:	881b      	ldrh	r3, [r3, #0]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	8bfb      	ldrh	r3, [r7, #30]
 800cbe8:	1ad3      	subs	r3, r2, r3
 800cbea:	f1a3 0208 	sub.w	r2, r3, #8
 800cbee:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	f0c0 809c 	bcc.w	800cd2e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	881b      	ldrh	r3, [r3, #0]
 800cbfa:	461a      	mov	r2, r3
 800cbfc:	8bfb      	ldrh	r3, [r7, #30]
 800cbfe:	1ad3      	subs	r3, r2, r3
 800cc00:	f1a3 0208 	sub.w	r2, r3, #8
 800cc04:	8bbb      	ldrh	r3, [r7, #28]
 800cc06:	3314      	adds	r3, #20
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d333      	bcc.n	800cc74 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800cc0c:	8bfa      	ldrh	r2, [r7, #30]
 800cc0e:	8bbb      	ldrh	r3, [r7, #28]
 800cc10:	4413      	add	r3, r2
 800cc12:	b29b      	uxth	r3, r3
 800cc14:	3308      	adds	r3, #8
 800cc16:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800cc18:	8a7b      	ldrh	r3, [r7, #18]
 800cc1a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cc1e:	d106      	bne.n	800cc2e <mem_malloc+0xb6>
 800cc20:	4b50      	ldr	r3, [pc, #320]	@ (800cd64 <mem_malloc+0x1ec>)
 800cc22:	f240 3287 	movw	r2, #903	@ 0x387
 800cc26:	4950      	ldr	r1, [pc, #320]	@ (800cd68 <mem_malloc+0x1f0>)
 800cc28:	4850      	ldr	r0, [pc, #320]	@ (800cd6c <mem_malloc+0x1f4>)
 800cc2a:	f00c f893 	bl	8018d54 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800cc2e:	8a7b      	ldrh	r3, [r7, #18]
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7ff fcb7 	bl	800c5a4 <ptr_to_mem>
 800cc36:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	881a      	ldrh	r2, [r3, #0]
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	8bfa      	ldrh	r2, [r7, #30]
 800cc4a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	8a7a      	ldrh	r2, [r7, #18]
 800cc50:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	2201      	movs	r2, #1
 800cc56:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	881b      	ldrh	r3, [r3, #0]
 800cc5c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800cc60:	d00b      	beq.n	800cc7a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	881b      	ldrh	r3, [r3, #0]
 800cc66:	4618      	mov	r0, r3
 800cc68:	f7ff fc9c 	bl	800c5a4 <ptr_to_mem>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	8a7b      	ldrh	r3, [r7, #18]
 800cc70:	8053      	strh	r3, [r2, #2]
 800cc72:	e002      	b.n	800cc7a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	2201      	movs	r2, #1
 800cc78:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800cc7a:	4b39      	ldr	r3, [pc, #228]	@ (800cd60 <mem_malloc+0x1e8>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	697a      	ldr	r2, [r7, #20]
 800cc80:	429a      	cmp	r2, r3
 800cc82:	d127      	bne.n	800ccd4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800cc84:	4b36      	ldr	r3, [pc, #216]	@ (800cd60 <mem_malloc+0x1e8>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800cc8a:	e005      	b.n	800cc98 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800cc8c:	69bb      	ldr	r3, [r7, #24]
 800cc8e:	881b      	ldrh	r3, [r3, #0]
 800cc90:	4618      	mov	r0, r3
 800cc92:	f7ff fc87 	bl	800c5a4 <ptr_to_mem>
 800cc96:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800cc98:	69bb      	ldr	r3, [r7, #24]
 800cc9a:	791b      	ldrb	r3, [r3, #4]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d004      	beq.n	800ccaa <mem_malloc+0x132>
 800cca0:	4b33      	ldr	r3, [pc, #204]	@ (800cd70 <mem_malloc+0x1f8>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	69ba      	ldr	r2, [r7, #24]
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d1f0      	bne.n	800cc8c <mem_malloc+0x114>
          }
          lfree = cur;
 800ccaa:	4a2d      	ldr	r2, [pc, #180]	@ (800cd60 <mem_malloc+0x1e8>)
 800ccac:	69bb      	ldr	r3, [r7, #24]
 800ccae:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ccb0:	4b2b      	ldr	r3, [pc, #172]	@ (800cd60 <mem_malloc+0x1e8>)
 800ccb2:	681a      	ldr	r2, [r3, #0]
 800ccb4:	4b2e      	ldr	r3, [pc, #184]	@ (800cd70 <mem_malloc+0x1f8>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d00b      	beq.n	800ccd4 <mem_malloc+0x15c>
 800ccbc:	4b28      	ldr	r3, [pc, #160]	@ (800cd60 <mem_malloc+0x1e8>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	791b      	ldrb	r3, [r3, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d006      	beq.n	800ccd4 <mem_malloc+0x15c>
 800ccc6:	4b27      	ldr	r3, [pc, #156]	@ (800cd64 <mem_malloc+0x1ec>)
 800ccc8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800cccc:	4929      	ldr	r1, [pc, #164]	@ (800cd74 <mem_malloc+0x1fc>)
 800ccce:	4827      	ldr	r0, [pc, #156]	@ (800cd6c <mem_malloc+0x1f4>)
 800ccd0:	f00c f840 	bl	8018d54 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800ccd4:	4821      	ldr	r0, [pc, #132]	@ (800cd5c <mem_malloc+0x1e4>)
 800ccd6:	f00b f836 	bl	8017d46 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ccda:	8bba      	ldrh	r2, [r7, #28]
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	4413      	add	r3, r2
 800cce0:	3308      	adds	r3, #8
 800cce2:	4a23      	ldr	r2, [pc, #140]	@ (800cd70 <mem_malloc+0x1f8>)
 800cce4:	6812      	ldr	r2, [r2, #0]
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d906      	bls.n	800ccf8 <mem_malloc+0x180>
 800ccea:	4b1e      	ldr	r3, [pc, #120]	@ (800cd64 <mem_malloc+0x1ec>)
 800ccec:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800ccf0:	4921      	ldr	r1, [pc, #132]	@ (800cd78 <mem_malloc+0x200>)
 800ccf2:	481e      	ldr	r0, [pc, #120]	@ (800cd6c <mem_malloc+0x1f4>)
 800ccf4:	f00c f82e 	bl	8018d54 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	f003 0303 	and.w	r3, r3, #3
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d006      	beq.n	800cd10 <mem_malloc+0x198>
 800cd02:	4b18      	ldr	r3, [pc, #96]	@ (800cd64 <mem_malloc+0x1ec>)
 800cd04:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800cd08:	491c      	ldr	r1, [pc, #112]	@ (800cd7c <mem_malloc+0x204>)
 800cd0a:	4818      	ldr	r0, [pc, #96]	@ (800cd6c <mem_malloc+0x1f4>)
 800cd0c:	f00c f822 	bl	8018d54 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	f003 0303 	and.w	r3, r3, #3
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d006      	beq.n	800cd28 <mem_malloc+0x1b0>
 800cd1a:	4b12      	ldr	r3, [pc, #72]	@ (800cd64 <mem_malloc+0x1ec>)
 800cd1c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800cd20:	4917      	ldr	r1, [pc, #92]	@ (800cd80 <mem_malloc+0x208>)
 800cd22:	4812      	ldr	r0, [pc, #72]	@ (800cd6c <mem_malloc+0x1f4>)
 800cd24:	f00c f816 	bl	8018d54 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	3308      	adds	r3, #8
 800cd2c:	e011      	b.n	800cd52 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800cd2e:	8bfb      	ldrh	r3, [r7, #30]
 800cd30:	4618      	mov	r0, r3
 800cd32:	f7ff fc37 	bl	800c5a4 <ptr_to_mem>
 800cd36:	4603      	mov	r3, r0
 800cd38:	881b      	ldrh	r3, [r3, #0]
 800cd3a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800cd3c:	8bfa      	ldrh	r2, [r7, #30]
 800cd3e:	8bbb      	ldrh	r3, [r7, #28]
 800cd40:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 800cd44:	429a      	cmp	r2, r3
 800cd46:	f4ff af41 	bcc.w	800cbcc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800cd4a:	4804      	ldr	r0, [pc, #16]	@ (800cd5c <mem_malloc+0x1e4>)
 800cd4c:	f00a fffb 	bl	8017d46 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800cd50:	2300      	movs	r3, #0
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3720      	adds	r7, #32
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	20063bcc 	.word	0x20063bcc
 800cd60:	20063bd0 	.word	0x20063bd0
 800cd64:	0801cbf4 	.word	0x0801cbf4
 800cd68:	0801cdb8 	.word	0x0801cdb8
 800cd6c:	0801cc3c 	.word	0x0801cc3c
 800cd70:	20063bc8 	.word	0x20063bc8
 800cd74:	0801cdcc 	.word	0x0801cdcc
 800cd78:	0801cde8 	.word	0x0801cde8
 800cd7c:	0801ce18 	.word	0x0801ce18
 800cd80:	0801ce48 	.word	0x0801ce48

0800cd84 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b085      	sub	sp, #20
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	689b      	ldr	r3, [r3, #8]
 800cd90:	2200      	movs	r2, #0
 800cd92:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	3303      	adds	r3, #3
 800cd9a:	f023 0303 	bic.w	r3, r3, #3
 800cd9e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800cda0:	2300      	movs	r3, #0
 800cda2:	60fb      	str	r3, [r7, #12]
 800cda4:	e011      	b.n	800cdca <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	689b      	ldr	r3, [r3, #8]
 800cdaa:	681a      	ldr	r2, [r3, #0]
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	689b      	ldr	r3, [r3, #8]
 800cdb4:	68ba      	ldr	r2, [r7, #8]
 800cdb6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	881b      	ldrh	r3, [r3, #0]
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	4413      	add	r3, r2
 800cdc2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	60fb      	str	r3, [r7, #12]
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	885b      	ldrh	r3, [r3, #2]
 800cdce:	461a      	mov	r2, r3
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	dbe7      	blt.n	800cda6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800cdd6:	bf00      	nop
 800cdd8:	bf00      	nop
 800cdda:	3714      	adds	r7, #20
 800cddc:	46bd      	mov	sp, r7
 800cdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde2:	4770      	bx	lr

0800cde4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b082      	sub	sp, #8
 800cde8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cdea:	2300      	movs	r3, #0
 800cdec:	80fb      	strh	r3, [r7, #6]
 800cdee:	e009      	b.n	800ce04 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800cdf0:	88fb      	ldrh	r3, [r7, #6]
 800cdf2:	4a08      	ldr	r2, [pc, #32]	@ (800ce14 <memp_init+0x30>)
 800cdf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7ff ffc3 	bl	800cd84 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cdfe:	88fb      	ldrh	r3, [r7, #6]
 800ce00:	3301      	adds	r3, #1
 800ce02:	80fb      	strh	r3, [r7, #6]
 800ce04:	88fb      	ldrh	r3, [r7, #6]
 800ce06:	2b0d      	cmp	r3, #13
 800ce08:	d9f2      	bls.n	800cdf0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ce0a:	bf00      	nop
 800ce0c:	bf00      	nop
 800ce0e:	3708      	adds	r7, #8
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}
 800ce14:	0801f6e0 	.word	0x0801f6e0

0800ce18 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800ce20:	f00a ffc4 	bl	8017dac <sys_arch_protect>
 800ce24:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d015      	beq.n	800ce60 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	689b      	ldr	r3, [r3, #8]
 800ce38:	68ba      	ldr	r2, [r7, #8]
 800ce3a:	6812      	ldr	r2, [r2, #0]
 800ce3c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	f003 0303 	and.w	r3, r3, #3
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d006      	beq.n	800ce56 <do_memp_malloc_pool+0x3e>
 800ce48:	4b09      	ldr	r3, [pc, #36]	@ (800ce70 <do_memp_malloc_pool+0x58>)
 800ce4a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ce4e:	4909      	ldr	r1, [pc, #36]	@ (800ce74 <do_memp_malloc_pool+0x5c>)
 800ce50:	4809      	ldr	r0, [pc, #36]	@ (800ce78 <do_memp_malloc_pool+0x60>)
 800ce52:	f00b ff7f 	bl	8018d54 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ce56:	68f8      	ldr	r0, [r7, #12]
 800ce58:	f00a ffb6 	bl	8017dc8 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	e003      	b.n	800ce68 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ce60:	68f8      	ldr	r0, [r7, #12]
 800ce62:	f00a ffb1 	bl	8017dc8 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ce66:	2300      	movs	r3, #0
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3710      	adds	r7, #16
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}
 800ce70:	0801ce6c 	.word	0x0801ce6c
 800ce74:	0801ce9c 	.word	0x0801ce9c
 800ce78:	0801cec0 	.word	0x0801cec0

0800ce7c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b082      	sub	sp, #8
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d106      	bne.n	800ce98 <memp_malloc_pool+0x1c>
 800ce8a:	4b0a      	ldr	r3, [pc, #40]	@ (800ceb4 <memp_malloc_pool+0x38>)
 800ce8c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800ce90:	4909      	ldr	r1, [pc, #36]	@ (800ceb8 <memp_malloc_pool+0x3c>)
 800ce92:	480a      	ldr	r0, [pc, #40]	@ (800cebc <memp_malloc_pool+0x40>)
 800ce94:	f00b ff5e 	bl	8018d54 <iprintf>
  if (desc == NULL) {
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d101      	bne.n	800cea2 <memp_malloc_pool+0x26>
    return NULL;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	e003      	b.n	800ceaa <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f7ff ffb8 	bl	800ce18 <do_memp_malloc_pool>
 800cea8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3708      	adds	r7, #8
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	0801ce6c 	.word	0x0801ce6c
 800ceb8:	0801cee8 	.word	0x0801cee8
 800cebc:	0801cec0 	.word	0x0801cec0

0800cec0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	4603      	mov	r3, r0
 800cec8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ceca:	79fb      	ldrb	r3, [r7, #7]
 800cecc:	2b0d      	cmp	r3, #13
 800cece:	d908      	bls.n	800cee2 <memp_malloc+0x22>
 800ced0:	4b0a      	ldr	r3, [pc, #40]	@ (800cefc <memp_malloc+0x3c>)
 800ced2:	f240 1257 	movw	r2, #343	@ 0x157
 800ced6:	490a      	ldr	r1, [pc, #40]	@ (800cf00 <memp_malloc+0x40>)
 800ced8:	480a      	ldr	r0, [pc, #40]	@ (800cf04 <memp_malloc+0x44>)
 800ceda:	f00b ff3b 	bl	8018d54 <iprintf>
 800cede:	2300      	movs	r3, #0
 800cee0:	e008      	b.n	800cef4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cee2:	79fb      	ldrb	r3, [r7, #7]
 800cee4:	4a08      	ldr	r2, [pc, #32]	@ (800cf08 <memp_malloc+0x48>)
 800cee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ceea:	4618      	mov	r0, r3
 800ceec:	f7ff ff94 	bl	800ce18 <do_memp_malloc_pool>
 800cef0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cef2:	68fb      	ldr	r3, [r7, #12]
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3710      	adds	r7, #16
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	0801ce6c 	.word	0x0801ce6c
 800cf00:	0801cefc 	.word	0x0801cefc
 800cf04:	0801cec0 	.word	0x0801cec0
 800cf08:	0801f6e0 	.word	0x0801f6e0

0800cf0c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b084      	sub	sp, #16
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
 800cf14:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	f003 0303 	and.w	r3, r3, #3
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d006      	beq.n	800cf2e <do_memp_free_pool+0x22>
 800cf20:	4b0d      	ldr	r3, [pc, #52]	@ (800cf58 <do_memp_free_pool+0x4c>)
 800cf22:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800cf26:	490d      	ldr	r1, [pc, #52]	@ (800cf5c <do_memp_free_pool+0x50>)
 800cf28:	480d      	ldr	r0, [pc, #52]	@ (800cf60 <do_memp_free_pool+0x54>)
 800cf2a:	f00b ff13 	bl	8018d54 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800cf32:	f00a ff3b 	bl	8017dac <sys_arch_protect>
 800cf36:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	689b      	ldr	r3, [r3, #8]
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	68fa      	ldr	r2, [r7, #12]
 800cf48:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800cf4a:	68b8      	ldr	r0, [r7, #8]
 800cf4c:	f00a ff3c 	bl	8017dc8 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800cf50:	bf00      	nop
 800cf52:	3710      	adds	r7, #16
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	0801ce6c 	.word	0x0801ce6c
 800cf5c:	0801cf1c 	.word	0x0801cf1c
 800cf60:	0801cec0 	.word	0x0801cec0

0800cf64 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d106      	bne.n	800cf82 <memp_free_pool+0x1e>
 800cf74:	4b0a      	ldr	r3, [pc, #40]	@ (800cfa0 <memp_free_pool+0x3c>)
 800cf76:	f240 1295 	movw	r2, #405	@ 0x195
 800cf7a:	490a      	ldr	r1, [pc, #40]	@ (800cfa4 <memp_free_pool+0x40>)
 800cf7c:	480a      	ldr	r0, [pc, #40]	@ (800cfa8 <memp_free_pool+0x44>)
 800cf7e:	f00b fee9 	bl	8018d54 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d007      	beq.n	800cf98 <memp_free_pool+0x34>
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d004      	beq.n	800cf98 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800cf8e:	6839      	ldr	r1, [r7, #0]
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f7ff ffbb 	bl	800cf0c <do_memp_free_pool>
 800cf96:	e000      	b.n	800cf9a <memp_free_pool+0x36>
    return;
 800cf98:	bf00      	nop
}
 800cf9a:	3708      	adds	r7, #8
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	0801ce6c 	.word	0x0801ce6c
 800cfa4:	0801cee8 	.word	0x0801cee8
 800cfa8:	0801cec0 	.word	0x0801cec0

0800cfac <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b082      	sub	sp, #8
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	6039      	str	r1, [r7, #0]
 800cfb6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cfb8:	79fb      	ldrb	r3, [r7, #7]
 800cfba:	2b0d      	cmp	r3, #13
 800cfbc:	d907      	bls.n	800cfce <memp_free+0x22>
 800cfbe:	4b0c      	ldr	r3, [pc, #48]	@ (800cff0 <memp_free+0x44>)
 800cfc0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800cfc4:	490b      	ldr	r1, [pc, #44]	@ (800cff4 <memp_free+0x48>)
 800cfc6:	480c      	ldr	r0, [pc, #48]	@ (800cff8 <memp_free+0x4c>)
 800cfc8:	f00b fec4 	bl	8018d54 <iprintf>
 800cfcc:	e00c      	b.n	800cfe8 <memp_free+0x3c>

  if (mem == NULL) {
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d008      	beq.n	800cfe6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cfd4:	79fb      	ldrb	r3, [r7, #7]
 800cfd6:	4a09      	ldr	r2, [pc, #36]	@ (800cffc <memp_free+0x50>)
 800cfd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfdc:	6839      	ldr	r1, [r7, #0]
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7ff ff94 	bl	800cf0c <do_memp_free_pool>
 800cfe4:	e000      	b.n	800cfe8 <memp_free+0x3c>
    return;
 800cfe6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cfe8:	3708      	adds	r7, #8
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	0801ce6c 	.word	0x0801ce6c
 800cff4:	0801cf3c 	.word	0x0801cf3c
 800cff8:	0801cec0 	.word	0x0801cec0
 800cffc:	0801f6e0 	.word	0x0801f6e0

0800d000 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800d000:	b480      	push	{r7}
 800d002:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800d004:	bf00      	nop
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr
	...

0800d010 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b086      	sub	sp, #24
 800d014:	af00      	add	r7, sp, #0
 800d016:	60f8      	str	r0, [r7, #12]
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	607a      	str	r2, [r7, #4]
 800d01c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d108      	bne.n	800d036 <netif_add+0x26>
 800d024:	4b57      	ldr	r3, [pc, #348]	@ (800d184 <netif_add+0x174>)
 800d026:	f240 1227 	movw	r2, #295	@ 0x127
 800d02a:	4957      	ldr	r1, [pc, #348]	@ (800d188 <netif_add+0x178>)
 800d02c:	4857      	ldr	r0, [pc, #348]	@ (800d18c <netif_add+0x17c>)
 800d02e:	f00b fe91 	bl	8018d54 <iprintf>
 800d032:	2300      	movs	r3, #0
 800d034:	e0a2      	b.n	800d17c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800d036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d108      	bne.n	800d04e <netif_add+0x3e>
 800d03c:	4b51      	ldr	r3, [pc, #324]	@ (800d184 <netif_add+0x174>)
 800d03e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800d042:	4953      	ldr	r1, [pc, #332]	@ (800d190 <netif_add+0x180>)
 800d044:	4851      	ldr	r0, [pc, #324]	@ (800d18c <netif_add+0x17c>)
 800d046:	f00b fe85 	bl	8018d54 <iprintf>
 800d04a:	2300      	movs	r3, #0
 800d04c:	e096      	b.n	800d17c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d101      	bne.n	800d058 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800d054:	4b4f      	ldr	r3, [pc, #316]	@ (800d194 <netif_add+0x184>)
 800d056:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d101      	bne.n	800d062 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800d05e:	4b4d      	ldr	r3, [pc, #308]	@ (800d194 <netif_add+0x184>)
 800d060:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d101      	bne.n	800d06c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800d068:	4b4a      	ldr	r3, [pc, #296]	@ (800d194 <netif_add+0x184>)
 800d06a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	2200      	movs	r2, #0
 800d070:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	2200      	movs	r2, #0
 800d076:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	2200      	movs	r2, #0
 800d07c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	4a45      	ldr	r2, [pc, #276]	@ (800d198 <netif_add+0x188>)
 800d082:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	2200      	movs	r2, #0
 800d088:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2200      	movs	r2, #0
 800d08e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	2200      	movs	r2, #0
 800d096:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	6a3a      	ldr	r2, [r7, #32]
 800d09c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800d09e:	4b3f      	ldr	r3, [pc, #252]	@ (800d19c <netif_add+0x18c>)
 800d0a0:	781a      	ldrb	r2, [r3, #0]
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0ac:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	687a      	ldr	r2, [r7, #4]
 800d0b2:	68b9      	ldr	r1, [r7, #8]
 800d0b4:	68f8      	ldr	r0, [r7, #12]
 800d0b6:	f000 f913 	bl	800d2e0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0bc:	68f8      	ldr	r0, [r7, #12]
 800d0be:	4798      	blx	r3
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d001      	beq.n	800d0ca <netif_add+0xba>
    return NULL;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	e058      	b.n	800d17c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d0d0:	2bff      	cmp	r3, #255	@ 0xff
 800d0d2:	d103      	bne.n	800d0dc <netif_add+0xcc>
        netif->num = 0;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d0e0:	4b2f      	ldr	r3, [pc, #188]	@ (800d1a0 <netif_add+0x190>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	617b      	str	r3, [r7, #20]
 800d0e6:	e02b      	b.n	800d140 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800d0e8:	697a      	ldr	r2, [r7, #20]
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d106      	bne.n	800d0fe <netif_add+0xee>
 800d0f0:	4b24      	ldr	r3, [pc, #144]	@ (800d184 <netif_add+0x174>)
 800d0f2:	f240 128b 	movw	r2, #395	@ 0x18b
 800d0f6:	492b      	ldr	r1, [pc, #172]	@ (800d1a4 <netif_add+0x194>)
 800d0f8:	4824      	ldr	r0, [pc, #144]	@ (800d18c <netif_add+0x17c>)
 800d0fa:	f00b fe2b 	bl	8018d54 <iprintf>
        num_netifs++;
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	3301      	adds	r3, #1
 800d102:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	2bff      	cmp	r3, #255	@ 0xff
 800d108:	dd06      	ble.n	800d118 <netif_add+0x108>
 800d10a:	4b1e      	ldr	r3, [pc, #120]	@ (800d184 <netif_add+0x174>)
 800d10c:	f240 128d 	movw	r2, #397	@ 0x18d
 800d110:	4925      	ldr	r1, [pc, #148]	@ (800d1a8 <netif_add+0x198>)
 800d112:	481e      	ldr	r0, [pc, #120]	@ (800d18c <netif_add+0x17c>)
 800d114:	f00b fe1e 	bl	8018d54 <iprintf>
        if (netif2->num == netif->num) {
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d124:	429a      	cmp	r2, r3
 800d126:	d108      	bne.n	800d13a <netif_add+0x12a>
          netif->num++;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d12e:	3301      	adds	r3, #1
 800d130:	b2da      	uxtb	r2, r3
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800d138:	e005      	b.n	800d146 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	617b      	str	r3, [r7, #20]
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d1d0      	bne.n	800d0e8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d1be      	bne.n	800d0ca <netif_add+0xba>
  }
  if (netif->num == 254) {
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d152:	2bfe      	cmp	r3, #254	@ 0xfe
 800d154:	d103      	bne.n	800d15e <netif_add+0x14e>
    netif_num = 0;
 800d156:	4b11      	ldr	r3, [pc, #68]	@ (800d19c <netif_add+0x18c>)
 800d158:	2200      	movs	r2, #0
 800d15a:	701a      	strb	r2, [r3, #0]
 800d15c:	e006      	b.n	800d16c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d164:	3301      	adds	r3, #1
 800d166:	b2da      	uxtb	r2, r3
 800d168:	4b0c      	ldr	r3, [pc, #48]	@ (800d19c <netif_add+0x18c>)
 800d16a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d16c:	4b0c      	ldr	r3, [pc, #48]	@ (800d1a0 <netif_add+0x190>)
 800d16e:	681a      	ldr	r2, [r3, #0]
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d174:	4a0a      	ldr	r2, [pc, #40]	@ (800d1a0 <netif_add+0x190>)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800d17a:	68fb      	ldr	r3, [r7, #12]
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3718      	adds	r7, #24
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}
 800d184:	0801cf58 	.word	0x0801cf58
 800d188:	0801cfec 	.word	0x0801cfec
 800d18c:	0801cfa8 	.word	0x0801cfa8
 800d190:	0801d008 	.word	0x0801d008
 800d194:	0801f760 	.word	0x0801f760
 800d198:	0800d5bb 	.word	0x0800d5bb
 800d19c:	20066e04 	.word	0x20066e04
 800d1a0:	20066dfc 	.word	0x20066dfc
 800d1a4:	0801d02c 	.word	0x0801d02c
 800d1a8:	0801d040 	.word	0x0801d040

0800d1ac <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b082      	sub	sp, #8
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800d1b6:	6839      	ldr	r1, [r7, #0]
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f002 fffd 	bl	80101b8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800d1be:	6839      	ldr	r1, [r7, #0]
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	f008 f84b 	bl	801525c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800d1c6:	bf00      	nop
 800d1c8:	3708      	adds	r7, #8
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}
	...

0800d1d0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b086      	sub	sp, #24
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	60b9      	str	r1, [r7, #8]
 800d1da:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d106      	bne.n	800d1f0 <netif_do_set_ipaddr+0x20>
 800d1e2:	4b1d      	ldr	r3, [pc, #116]	@ (800d258 <netif_do_set_ipaddr+0x88>)
 800d1e4:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800d1e8:	491c      	ldr	r1, [pc, #112]	@ (800d25c <netif_do_set_ipaddr+0x8c>)
 800d1ea:	481d      	ldr	r0, [pc, #116]	@ (800d260 <netif_do_set_ipaddr+0x90>)
 800d1ec:	f00b fdb2 	bl	8018d54 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d106      	bne.n	800d204 <netif_do_set_ipaddr+0x34>
 800d1f6:	4b18      	ldr	r3, [pc, #96]	@ (800d258 <netif_do_set_ipaddr+0x88>)
 800d1f8:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800d1fc:	4917      	ldr	r1, [pc, #92]	@ (800d25c <netif_do_set_ipaddr+0x8c>)
 800d1fe:	4818      	ldr	r0, [pc, #96]	@ (800d260 <netif_do_set_ipaddr+0x90>)
 800d200:	f00b fda8 	bl	8018d54 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	681a      	ldr	r2, [r3, #0]
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	3304      	adds	r3, #4
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	429a      	cmp	r2, r3
 800d210:	d01c      	beq.n	800d24c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800d212:	68bb      	ldr	r3, [r7, #8]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	3304      	adds	r3, #4
 800d21c:	681a      	ldr	r2, [r3, #0]
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800d222:	f107 0314 	add.w	r3, r7, #20
 800d226:	4619      	mov	r1, r3
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f7ff ffbf 	bl	800d1ac <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d002      	beq.n	800d23a <netif_do_set_ipaddr+0x6a>
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	e000      	b.n	800d23c <netif_do_set_ipaddr+0x6c>
 800d23a:	2300      	movs	r3, #0
 800d23c:	68fa      	ldr	r2, [r7, #12]
 800d23e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d240:	2101      	movs	r1, #1
 800d242:	68f8      	ldr	r0, [r7, #12]
 800d244:	f000 f8d2 	bl	800d3ec <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800d248:	2301      	movs	r3, #1
 800d24a:	e000      	b.n	800d24e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800d24c:	2300      	movs	r3, #0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3718      	adds	r7, #24
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	0801cf58 	.word	0x0801cf58
 800d25c:	0801d070 	.word	0x0801d070
 800d260:	0801cfa8 	.word	0x0801cfa8

0800d264 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800d264:	b480      	push	{r7}
 800d266:	b085      	sub	sp, #20
 800d268:	af00      	add	r7, sp, #0
 800d26a:	60f8      	str	r0, [r7, #12]
 800d26c:	60b9      	str	r1, [r7, #8]
 800d26e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800d270:	68bb      	ldr	r3, [r7, #8]
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	3308      	adds	r3, #8
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	429a      	cmp	r2, r3
 800d27c:	d00a      	beq.n	800d294 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d002      	beq.n	800d28a <netif_do_set_netmask+0x26>
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	e000      	b.n	800d28c <netif_do_set_netmask+0x28>
 800d28a:	2300      	movs	r3, #0
 800d28c:	68fa      	ldr	r2, [r7, #12]
 800d28e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800d290:	2301      	movs	r3, #1
 800d292:	e000      	b.n	800d296 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800d294:	2300      	movs	r3, #0
}
 800d296:	4618      	mov	r0, r3
 800d298:	3714      	adds	r7, #20
 800d29a:	46bd      	mov	sp, r7
 800d29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a0:	4770      	bx	lr

0800d2a2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800d2a2:	b480      	push	{r7}
 800d2a4:	b085      	sub	sp, #20
 800d2a6:	af00      	add	r7, sp, #0
 800d2a8:	60f8      	str	r0, [r7, #12]
 800d2aa:	60b9      	str	r1, [r7, #8]
 800d2ac:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	681a      	ldr	r2, [r3, #0]
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	330c      	adds	r3, #12
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d00a      	beq.n	800d2d2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d002      	beq.n	800d2c8 <netif_do_set_gw+0x26>
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	e000      	b.n	800d2ca <netif_do_set_gw+0x28>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	68fa      	ldr	r2, [r7, #12]
 800d2cc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	e000      	b.n	800d2d4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800d2d2:	2300      	movs	r3, #0
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3714      	adds	r7, #20
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr

0800d2e0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b088      	sub	sp, #32
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	607a      	str	r2, [r7, #4]
 800d2ec:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d101      	bne.n	800d300 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800d2fc:	4b1c      	ldr	r3, [pc, #112]	@ (800d370 <netif_set_addr+0x90>)
 800d2fe:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d101      	bne.n	800d30a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800d306:	4b1a      	ldr	r3, [pc, #104]	@ (800d370 <netif_set_addr+0x90>)
 800d308:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d101      	bne.n	800d314 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800d310:	4b17      	ldr	r3, [pc, #92]	@ (800d370 <netif_set_addr+0x90>)
 800d312:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d003      	beq.n	800d322 <netif_set_addr+0x42>
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d101      	bne.n	800d326 <netif_set_addr+0x46>
 800d322:	2301      	movs	r3, #1
 800d324:	e000      	b.n	800d328 <netif_set_addr+0x48>
 800d326:	2300      	movs	r3, #0
 800d328:	617b      	str	r3, [r7, #20]
  if (remove) {
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d006      	beq.n	800d33e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d330:	f107 0310 	add.w	r3, r7, #16
 800d334:	461a      	mov	r2, r3
 800d336:	68b9      	ldr	r1, [r7, #8]
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f7ff ff49 	bl	800d1d0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800d33e:	69fa      	ldr	r2, [r7, #28]
 800d340:	6879      	ldr	r1, [r7, #4]
 800d342:	68f8      	ldr	r0, [r7, #12]
 800d344:	f7ff ff8e 	bl	800d264 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800d348:	69ba      	ldr	r2, [r7, #24]
 800d34a:	6839      	ldr	r1, [r7, #0]
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f7ff ffa8 	bl	800d2a2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d106      	bne.n	800d366 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d358:	f107 0310 	add.w	r3, r7, #16
 800d35c:	461a      	mov	r2, r3
 800d35e:	68b9      	ldr	r1, [r7, #8]
 800d360:	68f8      	ldr	r0, [r7, #12]
 800d362:	f7ff ff35 	bl	800d1d0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800d366:	bf00      	nop
 800d368:	3720      	adds	r7, #32
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	0801f760 	.word	0x0801f760

0800d374 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d37c:	4a04      	ldr	r2, [pc, #16]	@ (800d390 <netif_set_default+0x1c>)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d382:	bf00      	nop
 800d384:	370c      	adds	r7, #12
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop
 800d390:	20066e00 	.word	0x20066e00

0800d394 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d107      	bne.n	800d3b2 <netif_set_up+0x1e>
 800d3a2:	4b0f      	ldr	r3, [pc, #60]	@ (800d3e0 <netif_set_up+0x4c>)
 800d3a4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800d3a8:	490e      	ldr	r1, [pc, #56]	@ (800d3e4 <netif_set_up+0x50>)
 800d3aa:	480f      	ldr	r0, [pc, #60]	@ (800d3e8 <netif_set_up+0x54>)
 800d3ac:	f00b fcd2 	bl	8018d54 <iprintf>
 800d3b0:	e013      	b.n	800d3da <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d3b8:	f003 0301 	and.w	r3, r3, #1
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d10c      	bne.n	800d3da <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d3c6:	f043 0301 	orr.w	r3, r3, #1
 800d3ca:	b2da      	uxtb	r2, r3
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d3d2:	2103      	movs	r1, #3
 800d3d4:	6878      	ldr	r0, [r7, #4]
 800d3d6:	f000 f809 	bl	800d3ec <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800d3da:	3708      	adds	r7, #8
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	0801cf58 	.word	0x0801cf58
 800d3e4:	0801d0e0 	.word	0x0801d0e0
 800d3e8:	0801cfa8 	.word	0x0801cfa8

0800d3ec <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d106      	bne.n	800d40c <netif_issue_reports+0x20>
 800d3fe:	4b18      	ldr	r3, [pc, #96]	@ (800d460 <netif_issue_reports+0x74>)
 800d400:	f240 326d 	movw	r2, #877	@ 0x36d
 800d404:	4917      	ldr	r1, [pc, #92]	@ (800d464 <netif_issue_reports+0x78>)
 800d406:	4818      	ldr	r0, [pc, #96]	@ (800d468 <netif_issue_reports+0x7c>)
 800d408:	f00b fca4 	bl	8018d54 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d412:	f003 0304 	and.w	r3, r3, #4
 800d416:	2b00      	cmp	r3, #0
 800d418:	d01e      	beq.n	800d458 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d420:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d424:	2b00      	cmp	r3, #0
 800d426:	d017      	beq.n	800d458 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d428:	78fb      	ldrb	r3, [r7, #3]
 800d42a:	f003 0301 	and.w	r3, r3, #1
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d013      	beq.n	800d45a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	3304      	adds	r3, #4
 800d436:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d00e      	beq.n	800d45a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d442:	f003 0308 	and.w	r3, r3, #8
 800d446:	2b00      	cmp	r3, #0
 800d448:	d007      	beq.n	800d45a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	3304      	adds	r3, #4
 800d44e:	4619      	mov	r1, r3
 800d450:	6878      	ldr	r0, [r7, #4]
 800d452:	f008 fe6d 	bl	8016130 <etharp_request>
 800d456:	e000      	b.n	800d45a <netif_issue_reports+0x6e>
    return;
 800d458:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d45a:	3708      	adds	r7, #8
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	0801cf58 	.word	0x0801cf58
 800d464:	0801d0fc 	.word	0x0801d0fc
 800d468:	0801cfa8 	.word	0x0801cfa8

0800d46c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b082      	sub	sp, #8
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d107      	bne.n	800d48a <netif_set_down+0x1e>
 800d47a:	4b12      	ldr	r3, [pc, #72]	@ (800d4c4 <netif_set_down+0x58>)
 800d47c:	f240 329b 	movw	r2, #923	@ 0x39b
 800d480:	4911      	ldr	r1, [pc, #68]	@ (800d4c8 <netif_set_down+0x5c>)
 800d482:	4812      	ldr	r0, [pc, #72]	@ (800d4cc <netif_set_down+0x60>)
 800d484:	f00b fc66 	bl	8018d54 <iprintf>
 800d488:	e019      	b.n	800d4be <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d490:	f003 0301 	and.w	r3, r3, #1
 800d494:	2b00      	cmp	r3, #0
 800d496:	d012      	beq.n	800d4be <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d49e:	f023 0301 	bic.w	r3, r3, #1
 800d4a2:	b2da      	uxtb	r2, r3
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d4b0:	f003 0308 	and.w	r3, r3, #8
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d002      	beq.n	800d4be <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f008 f9f7 	bl	80158ac <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d4be:	3708      	adds	r7, #8
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	bd80      	pop	{r7, pc}
 800d4c4:	0801cf58 	.word	0x0801cf58
 800d4c8:	0801d120 	.word	0x0801d120
 800d4cc:	0801cfa8 	.word	0x0801cfa8

0800d4d0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b082      	sub	sp, #8
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d107      	bne.n	800d4ee <netif_set_link_up+0x1e>
 800d4de:	4b13      	ldr	r3, [pc, #76]	@ (800d52c <netif_set_link_up+0x5c>)
 800d4e0:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800d4e4:	4912      	ldr	r1, [pc, #72]	@ (800d530 <netif_set_link_up+0x60>)
 800d4e6:	4813      	ldr	r0, [pc, #76]	@ (800d534 <netif_set_link_up+0x64>)
 800d4e8:	f00b fc34 	bl	8018d54 <iprintf>
 800d4ec:	e01b      	b.n	800d526 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d4f4:	f003 0304 	and.w	r3, r3, #4
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d114      	bne.n	800d526 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d502:	f043 0304 	orr.w	r3, r3, #4
 800d506:	b2da      	uxtb	r2, r3
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d50e:	2103      	movs	r1, #3
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f7ff ff6b 	bl	800d3ec <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	69db      	ldr	r3, [r3, #28]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d003      	beq.n	800d526 <netif_set_link_up+0x56>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	69db      	ldr	r3, [r3, #28]
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d526:	3708      	adds	r7, #8
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}
 800d52c:	0801cf58 	.word	0x0801cf58
 800d530:	0801d140 	.word	0x0801d140
 800d534:	0801cfa8 	.word	0x0801cfa8

0800d538 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b082      	sub	sp, #8
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d107      	bne.n	800d556 <netif_set_link_down+0x1e>
 800d546:	4b11      	ldr	r3, [pc, #68]	@ (800d58c <netif_set_link_down+0x54>)
 800d548:	f240 4206 	movw	r2, #1030	@ 0x406
 800d54c:	4910      	ldr	r1, [pc, #64]	@ (800d590 <netif_set_link_down+0x58>)
 800d54e:	4811      	ldr	r0, [pc, #68]	@ (800d594 <netif_set_link_down+0x5c>)
 800d550:	f00b fc00 	bl	8018d54 <iprintf>
 800d554:	e017      	b.n	800d586 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d55c:	f003 0304 	and.w	r3, r3, #4
 800d560:	2b00      	cmp	r3, #0
 800d562:	d010      	beq.n	800d586 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d56a:	f023 0304 	bic.w	r3, r3, #4
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	69db      	ldr	r3, [r3, #28]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d003      	beq.n	800d586 <netif_set_link_down+0x4e>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	69db      	ldr	r3, [r3, #28]
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d586:	3708      	adds	r7, #8
 800d588:	46bd      	mov	sp, r7
 800d58a:	bd80      	pop	{r7, pc}
 800d58c:	0801cf58 	.word	0x0801cf58
 800d590:	0801d164 	.word	0x0801d164
 800d594:	0801cfa8 	.word	0x0801cfa8

0800d598 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d598:	b480      	push	{r7}
 800d59a:	b083      	sub	sp, #12
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
 800d5a0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d002      	beq.n	800d5ae <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	683a      	ldr	r2, [r7, #0]
 800d5ac:	61da      	str	r2, [r3, #28]
  }
}
 800d5ae:	bf00      	nop
 800d5b0:	370c      	adds	r7, #12
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b8:	4770      	bx	lr

0800d5ba <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d5ba:	b480      	push	{r7}
 800d5bc:	b085      	sub	sp, #20
 800d5be:	af00      	add	r7, sp, #0
 800d5c0:	60f8      	str	r0, [r7, #12]
 800d5c2:	60b9      	str	r1, [r7, #8]
 800d5c4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d5c6:	f06f 030b 	mvn.w	r3, #11
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3714      	adds	r7, #20
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr
	...

0800d5d8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b085      	sub	sp, #20
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	4603      	mov	r3, r0
 800d5e0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d5e2:	79fb      	ldrb	r3, [r7, #7]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d013      	beq.n	800d610 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d5e8:	4b0d      	ldr	r3, [pc, #52]	@ (800d620 <netif_get_by_index+0x48>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	60fb      	str	r3, [r7, #12]
 800d5ee:	e00c      	b.n	800d60a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	b2db      	uxtb	r3, r3
 800d5fa:	79fa      	ldrb	r2, [r7, #7]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d101      	bne.n	800d604 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	e006      	b.n	800d612 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	60fb      	str	r3, [r7, #12]
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d1ef      	bne.n	800d5f0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d610:	2300      	movs	r3, #0
}
 800d612:	4618      	mov	r0, r3
 800d614:	3714      	adds	r7, #20
 800d616:	46bd      	mov	sp, r7
 800d618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61c:	4770      	bx	lr
 800d61e:	bf00      	nop
 800d620:	20066dfc 	.word	0x20066dfc

0800d624 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b082      	sub	sp, #8
 800d628:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800d62a:	f00a fbbf 	bl	8017dac <sys_arch_protect>
 800d62e:	6038      	str	r0, [r7, #0]
 800d630:	4b0d      	ldr	r3, [pc, #52]	@ (800d668 <pbuf_free_ooseq+0x44>)
 800d632:	2200      	movs	r2, #0
 800d634:	701a      	strb	r2, [r3, #0]
 800d636:	6838      	ldr	r0, [r7, #0]
 800d638:	f00a fbc6 	bl	8017dc8 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d63c:	4b0b      	ldr	r3, [pc, #44]	@ (800d66c <pbuf_free_ooseq+0x48>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	607b      	str	r3, [r7, #4]
 800d642:	e00a      	b.n	800d65a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d003      	beq.n	800d654 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f002 fdf1 	bl	8010234 <tcp_free_ooseq>
      return;
 800d652:	e005      	b.n	800d660 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	607b      	str	r3, [r7, #4]
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d1f1      	bne.n	800d644 <pbuf_free_ooseq+0x20>
    }
  }
}
 800d660:	3708      	adds	r7, #8
 800d662:	46bd      	mov	sp, r7
 800d664:	bd80      	pop	{r7, pc}
 800d666:	bf00      	nop
 800d668:	20066e05 	.word	0x20066e05
 800d66c:	20066e14 	.word	0x20066e14

0800d670 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b082      	sub	sp, #8
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800d678:	f7ff ffd4 	bl	800d624 <pbuf_free_ooseq>
}
 800d67c:	bf00      	nop
 800d67e:	3708      	adds	r7, #8
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800d68a:	f00a fb8f 	bl	8017dac <sys_arch_protect>
 800d68e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800d690:	4b0f      	ldr	r3, [pc, #60]	@ (800d6d0 <pbuf_pool_is_empty+0x4c>)
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800d696:	4b0e      	ldr	r3, [pc, #56]	@ (800d6d0 <pbuf_pool_is_empty+0x4c>)
 800d698:	2201      	movs	r2, #1
 800d69a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f00a fb93 	bl	8017dc8 <sys_arch_unprotect>

  if (!queued) {
 800d6a2:	78fb      	ldrb	r3, [r7, #3]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10f      	bne.n	800d6c8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800d6a8:	2100      	movs	r1, #0
 800d6aa:	480a      	ldr	r0, [pc, #40]	@ (800d6d4 <pbuf_pool_is_empty+0x50>)
 800d6ac:	f7fe fbe0 	bl	800be70 <tcpip_try_callback>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d008      	beq.n	800d6c8 <pbuf_pool_is_empty+0x44>
 800d6b6:	f00a fb79 	bl	8017dac <sys_arch_protect>
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	4b04      	ldr	r3, [pc, #16]	@ (800d6d0 <pbuf_pool_is_empty+0x4c>)
 800d6be:	2200      	movs	r2, #0
 800d6c0:	701a      	strb	r2, [r3, #0]
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f00a fb80 	bl	8017dc8 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800d6c8:	bf00      	nop
 800d6ca:	3708      	adds	r7, #8
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	20066e05 	.word	0x20066e05
 800d6d4:	0800d671 	.word	0x0800d671

0800d6d8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b085      	sub	sp, #20
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	4611      	mov	r1, r2
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	460b      	mov	r3, r1
 800d6e8:	80fb      	strh	r3, [r7, #6]
 800d6ea:	4613      	mov	r3, r2
 800d6ec:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	68ba      	ldr	r2, [r7, #8]
 800d6f8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	88fa      	ldrh	r2, [r7, #6]
 800d6fe:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	88ba      	ldrh	r2, [r7, #4]
 800d704:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800d706:	8b3b      	ldrh	r3, [r7, #24]
 800d708:	b2da      	uxtb	r2, r3
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	7f3a      	ldrb	r2, [r7, #28]
 800d712:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	2201      	movs	r2, #1
 800d718:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2200      	movs	r2, #0
 800d71e:	73da      	strb	r2, [r3, #15]
}
 800d720:	bf00      	nop
 800d722:	3714      	adds	r7, #20
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr

0800d72c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b08c      	sub	sp, #48	@ 0x30
 800d730:	af02      	add	r7, sp, #8
 800d732:	4603      	mov	r3, r0
 800d734:	71fb      	strb	r3, [r7, #7]
 800d736:	460b      	mov	r3, r1
 800d738:	80bb      	strh	r3, [r7, #4]
 800d73a:	4613      	mov	r3, r2
 800d73c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800d73e:	79fb      	ldrb	r3, [r7, #7]
 800d740:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800d742:	887b      	ldrh	r3, [r7, #2]
 800d744:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800d748:	d07f      	beq.n	800d84a <pbuf_alloc+0x11e>
 800d74a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800d74e:	f300 80c8 	bgt.w	800d8e2 <pbuf_alloc+0x1b6>
 800d752:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800d756:	d010      	beq.n	800d77a <pbuf_alloc+0x4e>
 800d758:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800d75c:	f300 80c1 	bgt.w	800d8e2 <pbuf_alloc+0x1b6>
 800d760:	2b01      	cmp	r3, #1
 800d762:	d002      	beq.n	800d76a <pbuf_alloc+0x3e>
 800d764:	2b41      	cmp	r3, #65	@ 0x41
 800d766:	f040 80bc 	bne.w	800d8e2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800d76a:	887a      	ldrh	r2, [r7, #2]
 800d76c:	88bb      	ldrh	r3, [r7, #4]
 800d76e:	4619      	mov	r1, r3
 800d770:	2000      	movs	r0, #0
 800d772:	f000 f8d1 	bl	800d918 <pbuf_alloc_reference>
 800d776:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800d778:	e0bd      	b.n	800d8f6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800d77a:	2300      	movs	r3, #0
 800d77c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800d77e:	2300      	movs	r3, #0
 800d780:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800d782:	88bb      	ldrh	r3, [r7, #4]
 800d784:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d786:	200d      	movs	r0, #13
 800d788:	f7ff fb9a 	bl	800cec0 <memp_malloc>
 800d78c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800d78e:	693b      	ldr	r3, [r7, #16]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d109      	bne.n	800d7a8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800d794:	f7ff ff76 	bl	800d684 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800d798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d002      	beq.n	800d7a4 <pbuf_alloc+0x78>
            pbuf_free(p);
 800d79e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d7a0:	f000 faa8 	bl	800dcf4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	e0a7      	b.n	800d8f8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800d7a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d7aa:	3303      	adds	r3, #3
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	f023 0303 	bic.w	r3, r3, #3
 800d7b2:	b29b      	uxth	r3, r3
 800d7b4:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800d7b8:	b29b      	uxth	r3, r3
 800d7ba:	8b7a      	ldrh	r2, [r7, #26]
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	bf28      	it	cs
 800d7c0:	4613      	movcs	r3, r2
 800d7c2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800d7c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d7c6:	3310      	adds	r3, #16
 800d7c8:	693a      	ldr	r2, [r7, #16]
 800d7ca:	4413      	add	r3, r2
 800d7cc:	3303      	adds	r3, #3
 800d7ce:	f023 0303 	bic.w	r3, r3, #3
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	89f9      	ldrh	r1, [r7, #14]
 800d7d6:	8b7a      	ldrh	r2, [r7, #26]
 800d7d8:	2300      	movs	r3, #0
 800d7da:	9301      	str	r3, [sp, #4]
 800d7dc:	887b      	ldrh	r3, [r7, #2]
 800d7de:	9300      	str	r3, [sp, #0]
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	4601      	mov	r1, r0
 800d7e4:	6938      	ldr	r0, [r7, #16]
 800d7e6:	f7ff ff77 	bl	800d6d8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	685b      	ldr	r3, [r3, #4]
 800d7ee:	f003 0303 	and.w	r3, r3, #3
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d006      	beq.n	800d804 <pbuf_alloc+0xd8>
 800d7f6:	4b42      	ldr	r3, [pc, #264]	@ (800d900 <pbuf_alloc+0x1d4>)
 800d7f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d7fc:	4941      	ldr	r1, [pc, #260]	@ (800d904 <pbuf_alloc+0x1d8>)
 800d7fe:	4842      	ldr	r0, [pc, #264]	@ (800d908 <pbuf_alloc+0x1dc>)
 800d800:	f00b faa8 	bl	8018d54 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d804:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d806:	3303      	adds	r3, #3
 800d808:	f023 0303 	bic.w	r3, r3, #3
 800d80c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800d810:	d106      	bne.n	800d820 <pbuf_alloc+0xf4>
 800d812:	4b3b      	ldr	r3, [pc, #236]	@ (800d900 <pbuf_alloc+0x1d4>)
 800d814:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800d818:	493c      	ldr	r1, [pc, #240]	@ (800d90c <pbuf_alloc+0x1e0>)
 800d81a:	483b      	ldr	r0, [pc, #236]	@ (800d908 <pbuf_alloc+0x1dc>)
 800d81c:	f00b fa9a 	bl	8018d54 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800d820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d822:	2b00      	cmp	r3, #0
 800d824:	d102      	bne.n	800d82c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800d826:	693b      	ldr	r3, [r7, #16]
 800d828:	627b      	str	r3, [r7, #36]	@ 0x24
 800d82a:	e002      	b.n	800d832 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800d82c:	69fb      	ldr	r3, [r7, #28]
 800d82e:	693a      	ldr	r2, [r7, #16]
 800d830:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800d836:	8b7a      	ldrh	r2, [r7, #26]
 800d838:	89fb      	ldrh	r3, [r7, #14]
 800d83a:	1ad3      	subs	r3, r2, r3
 800d83c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d83e:	2300      	movs	r3, #0
 800d840:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800d842:	8b7b      	ldrh	r3, [r7, #26]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d19e      	bne.n	800d786 <pbuf_alloc+0x5a>
      break;
 800d848:	e055      	b.n	800d8f6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d84a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d84c:	3303      	adds	r3, #3
 800d84e:	b29b      	uxth	r3, r3
 800d850:	f023 0303 	bic.w	r3, r3, #3
 800d854:	b29a      	uxth	r2, r3
 800d856:	88bb      	ldrh	r3, [r7, #4]
 800d858:	3303      	adds	r3, #3
 800d85a:	b29b      	uxth	r3, r3
 800d85c:	f023 0303 	bic.w	r3, r3, #3
 800d860:	b29b      	uxth	r3, r3
 800d862:	4413      	add	r3, r2
 800d864:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d866:	8b3b      	ldrh	r3, [r7, #24]
 800d868:	3310      	adds	r3, #16
 800d86a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d86c:	8b3a      	ldrh	r2, [r7, #24]
 800d86e:	88bb      	ldrh	r3, [r7, #4]
 800d870:	3303      	adds	r3, #3
 800d872:	f023 0303 	bic.w	r3, r3, #3
 800d876:	429a      	cmp	r2, r3
 800d878:	d306      	bcc.n	800d888 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d87a:	8afa      	ldrh	r2, [r7, #22]
 800d87c:	88bb      	ldrh	r3, [r7, #4]
 800d87e:	3303      	adds	r3, #3
 800d880:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d884:	429a      	cmp	r2, r3
 800d886:	d201      	bcs.n	800d88c <pbuf_alloc+0x160>
        return NULL;
 800d888:	2300      	movs	r3, #0
 800d88a:	e035      	b.n	800d8f8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d88c:	8afb      	ldrh	r3, [r7, #22]
 800d88e:	4618      	mov	r0, r3
 800d890:	f7ff f972 	bl	800cb78 <mem_malloc>
 800d894:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800d896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d101      	bne.n	800d8a0 <pbuf_alloc+0x174>
        return NULL;
 800d89c:	2300      	movs	r3, #0
 800d89e:	e02b      	b.n	800d8f8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d8a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d8a2:	3310      	adds	r3, #16
 800d8a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d8a6:	4413      	add	r3, r2
 800d8a8:	3303      	adds	r3, #3
 800d8aa:	f023 0303 	bic.w	r3, r3, #3
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	88b9      	ldrh	r1, [r7, #4]
 800d8b2:	88ba      	ldrh	r2, [r7, #4]
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	9301      	str	r3, [sp, #4]
 800d8b8:	887b      	ldrh	r3, [r7, #2]
 800d8ba:	9300      	str	r3, [sp, #0]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	4601      	mov	r1, r0
 800d8c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d8c2:	f7ff ff09 	bl	800d6d8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c8:	685b      	ldr	r3, [r3, #4]
 800d8ca:	f003 0303 	and.w	r3, r3, #3
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d010      	beq.n	800d8f4 <pbuf_alloc+0x1c8>
 800d8d2:	4b0b      	ldr	r3, [pc, #44]	@ (800d900 <pbuf_alloc+0x1d4>)
 800d8d4:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800d8d8:	490d      	ldr	r1, [pc, #52]	@ (800d910 <pbuf_alloc+0x1e4>)
 800d8da:	480b      	ldr	r0, [pc, #44]	@ (800d908 <pbuf_alloc+0x1dc>)
 800d8dc:	f00b fa3a 	bl	8018d54 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d8e0:	e008      	b.n	800d8f4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d8e2:	4b07      	ldr	r3, [pc, #28]	@ (800d900 <pbuf_alloc+0x1d4>)
 800d8e4:	f240 1227 	movw	r2, #295	@ 0x127
 800d8e8:	490a      	ldr	r1, [pc, #40]	@ (800d914 <pbuf_alloc+0x1e8>)
 800d8ea:	4807      	ldr	r0, [pc, #28]	@ (800d908 <pbuf_alloc+0x1dc>)
 800d8ec:	f00b fa32 	bl	8018d54 <iprintf>
      return NULL;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	e001      	b.n	800d8f8 <pbuf_alloc+0x1cc>
      break;
 800d8f4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3728      	adds	r7, #40	@ 0x28
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}
 800d900:	0801d188 	.word	0x0801d188
 800d904:	0801d1b8 	.word	0x0801d1b8
 800d908:	0801d1e8 	.word	0x0801d1e8
 800d90c:	0801d210 	.word	0x0801d210
 800d910:	0801d244 	.word	0x0801d244
 800d914:	0801d270 	.word	0x0801d270

0800d918 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b086      	sub	sp, #24
 800d91c:	af02      	add	r7, sp, #8
 800d91e:	6078      	str	r0, [r7, #4]
 800d920:	460b      	mov	r3, r1
 800d922:	807b      	strh	r3, [r7, #2]
 800d924:	4613      	mov	r3, r2
 800d926:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d928:	883b      	ldrh	r3, [r7, #0]
 800d92a:	2b41      	cmp	r3, #65	@ 0x41
 800d92c:	d009      	beq.n	800d942 <pbuf_alloc_reference+0x2a>
 800d92e:	883b      	ldrh	r3, [r7, #0]
 800d930:	2b01      	cmp	r3, #1
 800d932:	d006      	beq.n	800d942 <pbuf_alloc_reference+0x2a>
 800d934:	4b0f      	ldr	r3, [pc, #60]	@ (800d974 <pbuf_alloc_reference+0x5c>)
 800d936:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800d93a:	490f      	ldr	r1, [pc, #60]	@ (800d978 <pbuf_alloc_reference+0x60>)
 800d93c:	480f      	ldr	r0, [pc, #60]	@ (800d97c <pbuf_alloc_reference+0x64>)
 800d93e:	f00b fa09 	bl	8018d54 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d942:	200c      	movs	r0, #12
 800d944:	f7ff fabc 	bl	800cec0 <memp_malloc>
 800d948:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d101      	bne.n	800d954 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d950:	2300      	movs	r3, #0
 800d952:	e00b      	b.n	800d96c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d954:	8879      	ldrh	r1, [r7, #2]
 800d956:	887a      	ldrh	r2, [r7, #2]
 800d958:	2300      	movs	r3, #0
 800d95a:	9301      	str	r3, [sp, #4]
 800d95c:	883b      	ldrh	r3, [r7, #0]
 800d95e:	9300      	str	r3, [sp, #0]
 800d960:	460b      	mov	r3, r1
 800d962:	6879      	ldr	r1, [r7, #4]
 800d964:	68f8      	ldr	r0, [r7, #12]
 800d966:	f7ff feb7 	bl	800d6d8 <pbuf_init_alloced_pbuf>
  return p;
 800d96a:	68fb      	ldr	r3, [r7, #12]
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}
 800d974:	0801d188 	.word	0x0801d188
 800d978:	0801d28c 	.word	0x0801d28c
 800d97c:	0801d1e8 	.word	0x0801d1e8

0800d980 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b088      	sub	sp, #32
 800d984:	af02      	add	r7, sp, #8
 800d986:	607b      	str	r3, [r7, #4]
 800d988:	4603      	mov	r3, r0
 800d98a:	73fb      	strb	r3, [r7, #15]
 800d98c:	460b      	mov	r3, r1
 800d98e:	81bb      	strh	r3, [r7, #12]
 800d990:	4613      	mov	r3, r2
 800d992:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d994:	7bfb      	ldrb	r3, [r7, #15]
 800d996:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d998:	8a7b      	ldrh	r3, [r7, #18]
 800d99a:	3303      	adds	r3, #3
 800d99c:	f023 0203 	bic.w	r2, r3, #3
 800d9a0:	89bb      	ldrh	r3, [r7, #12]
 800d9a2:	441a      	add	r2, r3
 800d9a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d9a6:	429a      	cmp	r2, r3
 800d9a8:	d901      	bls.n	800d9ae <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	e018      	b.n	800d9e0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d9ae:	6a3b      	ldr	r3, [r7, #32]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d007      	beq.n	800d9c4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d9b4:	8a7b      	ldrh	r3, [r7, #18]
 800d9b6:	3303      	adds	r3, #3
 800d9b8:	f023 0303 	bic.w	r3, r3, #3
 800d9bc:	6a3a      	ldr	r2, [r7, #32]
 800d9be:	4413      	add	r3, r2
 800d9c0:	617b      	str	r3, [r7, #20]
 800d9c2:	e001      	b.n	800d9c8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	89b9      	ldrh	r1, [r7, #12]
 800d9cc:	89ba      	ldrh	r2, [r7, #12]
 800d9ce:	2302      	movs	r3, #2
 800d9d0:	9301      	str	r3, [sp, #4]
 800d9d2:	897b      	ldrh	r3, [r7, #10]
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	460b      	mov	r3, r1
 800d9d8:	6979      	ldr	r1, [r7, #20]
 800d9da:	f7ff fe7d 	bl	800d6d8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d9de:	687b      	ldr	r3, [r7, #4]
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3718      	adds	r7, #24
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}

0800d9e8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	460b      	mov	r3, r1
 800d9f2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d106      	bne.n	800da08 <pbuf_realloc+0x20>
 800d9fa:	4b3a      	ldr	r3, [pc, #232]	@ (800dae4 <pbuf_realloc+0xfc>)
 800d9fc:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800da00:	4939      	ldr	r1, [pc, #228]	@ (800dae8 <pbuf_realloc+0x100>)
 800da02:	483a      	ldr	r0, [pc, #232]	@ (800daec <pbuf_realloc+0x104>)
 800da04:	f00b f9a6 	bl	8018d54 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	891b      	ldrh	r3, [r3, #8]
 800da0c:	887a      	ldrh	r2, [r7, #2]
 800da0e:	429a      	cmp	r2, r3
 800da10:	d263      	bcs.n	800dada <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	891a      	ldrh	r2, [r3, #8]
 800da16:	887b      	ldrh	r3, [r7, #2]
 800da18:	1ad3      	subs	r3, r2, r3
 800da1a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800da1c:	887b      	ldrh	r3, [r7, #2]
 800da1e:	817b      	strh	r3, [r7, #10]
  q = p;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800da24:	e018      	b.n	800da58 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	895b      	ldrh	r3, [r3, #10]
 800da2a:	897a      	ldrh	r2, [r7, #10]
 800da2c:	1ad3      	subs	r3, r2, r3
 800da2e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	891a      	ldrh	r2, [r3, #8]
 800da34:	893b      	ldrh	r3, [r7, #8]
 800da36:	1ad3      	subs	r3, r2, r3
 800da38:	b29a      	uxth	r2, r3
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d106      	bne.n	800da58 <pbuf_realloc+0x70>
 800da4a:	4b26      	ldr	r3, [pc, #152]	@ (800dae4 <pbuf_realloc+0xfc>)
 800da4c:	f240 12af 	movw	r2, #431	@ 0x1af
 800da50:	4927      	ldr	r1, [pc, #156]	@ (800daf0 <pbuf_realloc+0x108>)
 800da52:	4826      	ldr	r0, [pc, #152]	@ (800daec <pbuf_realloc+0x104>)
 800da54:	f00b f97e 	bl	8018d54 <iprintf>
  while (rem_len > q->len) {
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	895b      	ldrh	r3, [r3, #10]
 800da5c:	897a      	ldrh	r2, [r7, #10]
 800da5e:	429a      	cmp	r2, r3
 800da60:	d8e1      	bhi.n	800da26 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	7b1b      	ldrb	r3, [r3, #12]
 800da66:	f003 030f 	and.w	r3, r3, #15
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d121      	bne.n	800dab2 <pbuf_realloc+0xca>
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	895b      	ldrh	r3, [r3, #10]
 800da72:	897a      	ldrh	r2, [r7, #10]
 800da74:	429a      	cmp	r2, r3
 800da76:	d01c      	beq.n	800dab2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	7b5b      	ldrb	r3, [r3, #13]
 800da7c:	f003 0302 	and.w	r3, r3, #2
 800da80:	2b00      	cmp	r3, #0
 800da82:	d116      	bne.n	800dab2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	685a      	ldr	r2, [r3, #4]
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	1ad3      	subs	r3, r2, r3
 800da8c:	b29a      	uxth	r2, r3
 800da8e:	897b      	ldrh	r3, [r7, #10]
 800da90:	4413      	add	r3, r2
 800da92:	b29b      	uxth	r3, r3
 800da94:	4619      	mov	r1, r3
 800da96:	68f8      	ldr	r0, [r7, #12]
 800da98:	f7fe ff64 	bl	800c964 <mem_trim>
 800da9c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d106      	bne.n	800dab2 <pbuf_realloc+0xca>
 800daa4:	4b0f      	ldr	r3, [pc, #60]	@ (800dae4 <pbuf_realloc+0xfc>)
 800daa6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800daaa:	4912      	ldr	r1, [pc, #72]	@ (800daf4 <pbuf_realloc+0x10c>)
 800daac:	480f      	ldr	r0, [pc, #60]	@ (800daec <pbuf_realloc+0x104>)
 800daae:	f00b f951 	bl	8018d54 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	897a      	ldrh	r2, [r7, #10]
 800dab6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	895a      	ldrh	r2, [r3, #10]
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d004      	beq.n	800dad2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	4618      	mov	r0, r3
 800dace:	f000 f911 	bl	800dcf4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2200      	movs	r2, #0
 800dad6:	601a      	str	r2, [r3, #0]
 800dad8:	e000      	b.n	800dadc <pbuf_realloc+0xf4>
    return;
 800dada:	bf00      	nop

}
 800dadc:	3710      	adds	r7, #16
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	0801d188 	.word	0x0801d188
 800dae8:	0801d2a0 	.word	0x0801d2a0
 800daec:	0801d1e8 	.word	0x0801d1e8
 800daf0:	0801d2b8 	.word	0x0801d2b8
 800daf4:	0801d2d0 	.word	0x0801d2d0

0800daf8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b086      	sub	sp, #24
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	4613      	mov	r3, r2
 800db04:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d106      	bne.n	800db1a <pbuf_add_header_impl+0x22>
 800db0c:	4b2b      	ldr	r3, [pc, #172]	@ (800dbbc <pbuf_add_header_impl+0xc4>)
 800db0e:	f240 12df 	movw	r2, #479	@ 0x1df
 800db12:	492b      	ldr	r1, [pc, #172]	@ (800dbc0 <pbuf_add_header_impl+0xc8>)
 800db14:	482b      	ldr	r0, [pc, #172]	@ (800dbc4 <pbuf_add_header_impl+0xcc>)
 800db16:	f00b f91d 	bl	8018d54 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d003      	beq.n	800db28 <pbuf_add_header_impl+0x30>
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db26:	d301      	bcc.n	800db2c <pbuf_add_header_impl+0x34>
    return 1;
 800db28:	2301      	movs	r3, #1
 800db2a:	e043      	b.n	800dbb4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800db2c:	68bb      	ldr	r3, [r7, #8]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d101      	bne.n	800db36 <pbuf_add_header_impl+0x3e>
    return 0;
 800db32:	2300      	movs	r3, #0
 800db34:	e03e      	b.n	800dbb4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	891a      	ldrh	r2, [r3, #8]
 800db3e:	8a7b      	ldrh	r3, [r7, #18]
 800db40:	4413      	add	r3, r2
 800db42:	b29b      	uxth	r3, r3
 800db44:	8a7a      	ldrh	r2, [r7, #18]
 800db46:	429a      	cmp	r2, r3
 800db48:	d901      	bls.n	800db4e <pbuf_add_header_impl+0x56>
    return 1;
 800db4a:	2301      	movs	r3, #1
 800db4c:	e032      	b.n	800dbb4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	7b1b      	ldrb	r3, [r3, #12]
 800db52:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800db54:	8a3b      	ldrh	r3, [r7, #16]
 800db56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d00c      	beq.n	800db78 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	685a      	ldr	r2, [r3, #4]
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	425b      	negs	r3, r3
 800db66:	4413      	add	r3, r2
 800db68:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	3310      	adds	r3, #16
 800db6e:	697a      	ldr	r2, [r7, #20]
 800db70:	429a      	cmp	r2, r3
 800db72:	d20d      	bcs.n	800db90 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800db74:	2301      	movs	r3, #1
 800db76:	e01d      	b.n	800dbb4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800db78:	79fb      	ldrb	r3, [r7, #7]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d006      	beq.n	800db8c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	685a      	ldr	r2, [r3, #4]
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	425b      	negs	r3, r3
 800db86:	4413      	add	r3, r2
 800db88:	617b      	str	r3, [r7, #20]
 800db8a:	e001      	b.n	800db90 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800db8c:	2301      	movs	r3, #1
 800db8e:	e011      	b.n	800dbb4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	697a      	ldr	r2, [r7, #20]
 800db94:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	895a      	ldrh	r2, [r3, #10]
 800db9a:	8a7b      	ldrh	r3, [r7, #18]
 800db9c:	4413      	add	r3, r2
 800db9e:	b29a      	uxth	r2, r3
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	891a      	ldrh	r2, [r3, #8]
 800dba8:	8a7b      	ldrh	r3, [r7, #18]
 800dbaa:	4413      	add	r3, r2
 800dbac:	b29a      	uxth	r2, r3
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	811a      	strh	r2, [r3, #8]


  return 0;
 800dbb2:	2300      	movs	r3, #0
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3718      	adds	r7, #24
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	0801d188 	.word	0x0801d188
 800dbc0:	0801d2ec 	.word	0x0801d2ec
 800dbc4:	0801d1e8 	.word	0x0801d1e8

0800dbc8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	6839      	ldr	r1, [r7, #0]
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f7ff ff8e 	bl	800daf8 <pbuf_add_header_impl>
 800dbdc:	4603      	mov	r3, r0
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3708      	adds	r7, #8
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}
	...

0800dbe8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b084      	sub	sp, #16
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d106      	bne.n	800dc06 <pbuf_remove_header+0x1e>
 800dbf8:	4b20      	ldr	r3, [pc, #128]	@ (800dc7c <pbuf_remove_header+0x94>)
 800dbfa:	f240 224b 	movw	r2, #587	@ 0x24b
 800dbfe:	4920      	ldr	r1, [pc, #128]	@ (800dc80 <pbuf_remove_header+0x98>)
 800dc00:	4820      	ldr	r0, [pc, #128]	@ (800dc84 <pbuf_remove_header+0x9c>)
 800dc02:	f00b f8a7 	bl	8018d54 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d003      	beq.n	800dc14 <pbuf_remove_header+0x2c>
 800dc0c:	683b      	ldr	r3, [r7, #0]
 800dc0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc12:	d301      	bcc.n	800dc18 <pbuf_remove_header+0x30>
    return 1;
 800dc14:	2301      	movs	r3, #1
 800dc16:	e02c      	b.n	800dc72 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d101      	bne.n	800dc22 <pbuf_remove_header+0x3a>
    return 0;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	e027      	b.n	800dc72 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	895b      	ldrh	r3, [r3, #10]
 800dc2a:	89fa      	ldrh	r2, [r7, #14]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d908      	bls.n	800dc42 <pbuf_remove_header+0x5a>
 800dc30:	4b12      	ldr	r3, [pc, #72]	@ (800dc7c <pbuf_remove_header+0x94>)
 800dc32:	f240 2255 	movw	r2, #597	@ 0x255
 800dc36:	4914      	ldr	r1, [pc, #80]	@ (800dc88 <pbuf_remove_header+0xa0>)
 800dc38:	4812      	ldr	r0, [pc, #72]	@ (800dc84 <pbuf_remove_header+0x9c>)
 800dc3a:	f00b f88b 	bl	8018d54 <iprintf>
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e017      	b.n	800dc72 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	685b      	ldr	r3, [r3, #4]
 800dc46:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	685a      	ldr	r2, [r3, #4]
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	441a      	add	r2, r3
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	895a      	ldrh	r2, [r3, #10]
 800dc58:	89fb      	ldrh	r3, [r7, #14]
 800dc5a:	1ad3      	subs	r3, r2, r3
 800dc5c:	b29a      	uxth	r2, r3
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	891a      	ldrh	r2, [r3, #8]
 800dc66:	89fb      	ldrh	r3, [r7, #14]
 800dc68:	1ad3      	subs	r3, r2, r3
 800dc6a:	b29a      	uxth	r2, r3
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800dc70:	2300      	movs	r3, #0
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3710      	adds	r7, #16
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	0801d188 	.word	0x0801d188
 800dc80:	0801d2ec 	.word	0x0801d2ec
 800dc84:	0801d1e8 	.word	0x0801d1e8
 800dc88:	0801d2f8 	.word	0x0801d2f8

0800dc8c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
 800dc94:	460b      	mov	r3, r1
 800dc96:	807b      	strh	r3, [r7, #2]
 800dc98:	4613      	mov	r3, r2
 800dc9a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800dc9c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	da08      	bge.n	800dcb6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800dca4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800dca8:	425b      	negs	r3, r3
 800dcaa:	4619      	mov	r1, r3
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f7ff ff9b 	bl	800dbe8 <pbuf_remove_header>
 800dcb2:	4603      	mov	r3, r0
 800dcb4:	e007      	b.n	800dcc6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800dcb6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800dcba:	787a      	ldrb	r2, [r7, #1]
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f7ff ff1a 	bl	800daf8 <pbuf_add_header_impl>
 800dcc4:	4603      	mov	r3, r0
  }
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	3708      	adds	r7, #8
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}

0800dcce <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800dcce:	b580      	push	{r7, lr}
 800dcd0:	b082      	sub	sp, #8
 800dcd2:	af00      	add	r7, sp, #0
 800dcd4:	6078      	str	r0, [r7, #4]
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800dcda:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800dcde:	2201      	movs	r2, #1
 800dce0:	4619      	mov	r1, r3
 800dce2:	6878      	ldr	r0, [r7, #4]
 800dce4:	f7ff ffd2 	bl	800dc8c <pbuf_header_impl>
 800dce8:	4603      	mov	r3, r0
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3708      	adds	r7, #8
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}
	...

0800dcf4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b088      	sub	sp, #32
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d10b      	bne.n	800dd1a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d106      	bne.n	800dd16 <pbuf_free+0x22>
 800dd08:	4b3b      	ldr	r3, [pc, #236]	@ (800ddf8 <pbuf_free+0x104>)
 800dd0a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800dd0e:	493b      	ldr	r1, [pc, #236]	@ (800ddfc <pbuf_free+0x108>)
 800dd10:	483b      	ldr	r0, [pc, #236]	@ (800de00 <pbuf_free+0x10c>)
 800dd12:	f00b f81f 	bl	8018d54 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800dd16:	2300      	movs	r3, #0
 800dd18:	e069      	b.n	800ddee <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800dd1e:	e062      	b.n	800dde6 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800dd20:	f00a f844 	bl	8017dac <sys_arch_protect>
 800dd24:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	7b9b      	ldrb	r3, [r3, #14]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d106      	bne.n	800dd3c <pbuf_free+0x48>
 800dd2e:	4b32      	ldr	r3, [pc, #200]	@ (800ddf8 <pbuf_free+0x104>)
 800dd30:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800dd34:	4933      	ldr	r1, [pc, #204]	@ (800de04 <pbuf_free+0x110>)
 800dd36:	4832      	ldr	r0, [pc, #200]	@ (800de00 <pbuf_free+0x10c>)
 800dd38:	f00b f80c 	bl	8018d54 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	7b9b      	ldrb	r3, [r3, #14]
 800dd40:	3b01      	subs	r3, #1
 800dd42:	b2da      	uxtb	r2, r3
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	739a      	strb	r2, [r3, #14]
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	7b9b      	ldrb	r3, [r3, #14]
 800dd4c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800dd4e:	69b8      	ldr	r0, [r7, #24]
 800dd50:	f00a f83a 	bl	8017dc8 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800dd54:	7dfb      	ldrb	r3, [r7, #23]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d143      	bne.n	800dde2 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	7b1b      	ldrb	r3, [r3, #12]
 800dd64:	f003 030f 	and.w	r3, r3, #15
 800dd68:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	7b5b      	ldrb	r3, [r3, #13]
 800dd6e:	f003 0302 	and.w	r3, r3, #2
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d011      	beq.n	800dd9a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	691b      	ldr	r3, [r3, #16]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d106      	bne.n	800dd90 <pbuf_free+0x9c>
 800dd82:	4b1d      	ldr	r3, [pc, #116]	@ (800ddf8 <pbuf_free+0x104>)
 800dd84:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800dd88:	491f      	ldr	r1, [pc, #124]	@ (800de08 <pbuf_free+0x114>)
 800dd8a:	481d      	ldr	r0, [pc, #116]	@ (800de00 <pbuf_free+0x10c>)
 800dd8c:	f00a ffe2 	bl	8018d54 <iprintf>
        pc->custom_free_function(p);
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	691b      	ldr	r3, [r3, #16]
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	4798      	blx	r3
 800dd98:	e01d      	b.n	800ddd6 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800dd9a:	7bfb      	ldrb	r3, [r7, #15]
 800dd9c:	2b02      	cmp	r3, #2
 800dd9e:	d104      	bne.n	800ddaa <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800dda0:	6879      	ldr	r1, [r7, #4]
 800dda2:	200d      	movs	r0, #13
 800dda4:	f7ff f902 	bl	800cfac <memp_free>
 800dda8:	e015      	b.n	800ddd6 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800ddaa:	7bfb      	ldrb	r3, [r7, #15]
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d104      	bne.n	800ddba <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800ddb0:	6879      	ldr	r1, [r7, #4]
 800ddb2:	200c      	movs	r0, #12
 800ddb4:	f7ff f8fa 	bl	800cfac <memp_free>
 800ddb8:	e00d      	b.n	800ddd6 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800ddba:	7bfb      	ldrb	r3, [r7, #15]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d103      	bne.n	800ddc8 <pbuf_free+0xd4>
          mem_free(p);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f7fe fd3f 	bl	800c844 <mem_free>
 800ddc6:	e006      	b.n	800ddd6 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800ddc8:	4b0b      	ldr	r3, [pc, #44]	@ (800ddf8 <pbuf_free+0x104>)
 800ddca:	f240 320f 	movw	r2, #783	@ 0x30f
 800ddce:	490f      	ldr	r1, [pc, #60]	@ (800de0c <pbuf_free+0x118>)
 800ddd0:	480b      	ldr	r0, [pc, #44]	@ (800de00 <pbuf_free+0x10c>)
 800ddd2:	f00a ffbf 	bl	8018d54 <iprintf>
        }
      }
      count++;
 800ddd6:	7ffb      	ldrb	r3, [r7, #31]
 800ddd8:	3301      	adds	r3, #1
 800ddda:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	607b      	str	r3, [r7, #4]
 800dde0:	e001      	b.n	800dde6 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800dde2:	2300      	movs	r3, #0
 800dde4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d199      	bne.n	800dd20 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800ddec:	7ffb      	ldrb	r3, [r7, #31]
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3720      	adds	r7, #32
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	0801d188 	.word	0x0801d188
 800ddfc:	0801d2ec 	.word	0x0801d2ec
 800de00:	0801d1e8 	.word	0x0801d1e8
 800de04:	0801d318 	.word	0x0801d318
 800de08:	0801d330 	.word	0x0801d330
 800de0c:	0801d354 	.word	0x0801d354

0800de10 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800de10:	b480      	push	{r7}
 800de12:	b085      	sub	sp, #20
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800de18:	2300      	movs	r3, #0
 800de1a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800de1c:	e005      	b.n	800de2a <pbuf_clen+0x1a>
    ++len;
 800de1e:	89fb      	ldrh	r3, [r7, #14]
 800de20:	3301      	adds	r3, #1
 800de22:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d1f6      	bne.n	800de1e <pbuf_clen+0xe>
  }
  return len;
 800de30:	89fb      	ldrh	r3, [r7, #14]
}
 800de32:	4618      	mov	r0, r3
 800de34:	3714      	adds	r7, #20
 800de36:	46bd      	mov	sp, r7
 800de38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3c:	4770      	bx	lr
	...

0800de40 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d016      	beq.n	800de7c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800de4e:	f009 ffad 	bl	8017dac <sys_arch_protect>
 800de52:	60f8      	str	r0, [r7, #12]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	7b9b      	ldrb	r3, [r3, #14]
 800de58:	3301      	adds	r3, #1
 800de5a:	b2da      	uxtb	r2, r3
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	739a      	strb	r2, [r3, #14]
 800de60:	68f8      	ldr	r0, [r7, #12]
 800de62:	f009 ffb1 	bl	8017dc8 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	7b9b      	ldrb	r3, [r3, #14]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d106      	bne.n	800de7c <pbuf_ref+0x3c>
 800de6e:	4b05      	ldr	r3, [pc, #20]	@ (800de84 <pbuf_ref+0x44>)
 800de70:	f240 3242 	movw	r2, #834	@ 0x342
 800de74:	4904      	ldr	r1, [pc, #16]	@ (800de88 <pbuf_ref+0x48>)
 800de76:	4805      	ldr	r0, [pc, #20]	@ (800de8c <pbuf_ref+0x4c>)
 800de78:	f00a ff6c 	bl	8018d54 <iprintf>
  }
}
 800de7c:	bf00      	nop
 800de7e:	3710      	adds	r7, #16
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}
 800de84:	0801d188 	.word	0x0801d188
 800de88:	0801d368 	.word	0x0801d368
 800de8c:	0801d1e8 	.word	0x0801d1e8

0800de90 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b084      	sub	sp, #16
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d002      	beq.n	800dea6 <pbuf_cat+0x16>
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d107      	bne.n	800deb6 <pbuf_cat+0x26>
 800dea6:	4b20      	ldr	r3, [pc, #128]	@ (800df28 <pbuf_cat+0x98>)
 800dea8:	f240 3259 	movw	r2, #857	@ 0x359
 800deac:	491f      	ldr	r1, [pc, #124]	@ (800df2c <pbuf_cat+0x9c>)
 800deae:	4820      	ldr	r0, [pc, #128]	@ (800df30 <pbuf_cat+0xa0>)
 800deb0:	f00a ff50 	bl	8018d54 <iprintf>
 800deb4:	e034      	b.n	800df20 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	60fb      	str	r3, [r7, #12]
 800deba:	e00a      	b.n	800ded2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	891a      	ldrh	r2, [r3, #8]
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	891b      	ldrh	r3, [r3, #8]
 800dec4:	4413      	add	r3, r2
 800dec6:	b29a      	uxth	r2, r3
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	60fb      	str	r3, [r7, #12]
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d1f0      	bne.n	800debc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	891a      	ldrh	r2, [r3, #8]
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	895b      	ldrh	r3, [r3, #10]
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d006      	beq.n	800def4 <pbuf_cat+0x64>
 800dee6:	4b10      	ldr	r3, [pc, #64]	@ (800df28 <pbuf_cat+0x98>)
 800dee8:	f240 3262 	movw	r2, #866	@ 0x362
 800deec:	4911      	ldr	r1, [pc, #68]	@ (800df34 <pbuf_cat+0xa4>)
 800deee:	4810      	ldr	r0, [pc, #64]	@ (800df30 <pbuf_cat+0xa0>)
 800def0:	f00a ff30 	bl	8018d54 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d006      	beq.n	800df0a <pbuf_cat+0x7a>
 800defc:	4b0a      	ldr	r3, [pc, #40]	@ (800df28 <pbuf_cat+0x98>)
 800defe:	f240 3263 	movw	r2, #867	@ 0x363
 800df02:	490d      	ldr	r1, [pc, #52]	@ (800df38 <pbuf_cat+0xa8>)
 800df04:	480a      	ldr	r0, [pc, #40]	@ (800df30 <pbuf_cat+0xa0>)
 800df06:	f00a ff25 	bl	8018d54 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	891a      	ldrh	r2, [r3, #8]
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	891b      	ldrh	r3, [r3, #8]
 800df12:	4413      	add	r3, r2
 800df14:	b29a      	uxth	r2, r3
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	683a      	ldr	r2, [r7, #0]
 800df1e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800df20:	3710      	adds	r7, #16
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	0801d188 	.word	0x0801d188
 800df2c:	0801d37c 	.word	0x0801d37c
 800df30:	0801d1e8 	.word	0x0801d1e8
 800df34:	0801d3b4 	.word	0x0801d3b4
 800df38:	0801d3e4 	.word	0x0801d3e4

0800df3c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b082      	sub	sp, #8
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
 800df44:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800df46:	6839      	ldr	r1, [r7, #0]
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f7ff ffa1 	bl	800de90 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800df4e:	6838      	ldr	r0, [r7, #0]
 800df50:	f7ff ff76 	bl	800de40 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800df54:	bf00      	nop
 800df56:	3708      	adds	r7, #8
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}

0800df5c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b086      	sub	sp, #24
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
 800df64:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800df66:	2300      	movs	r3, #0
 800df68:	617b      	str	r3, [r7, #20]
 800df6a:	2300      	movs	r3, #0
 800df6c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d008      	beq.n	800df86 <pbuf_copy+0x2a>
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d005      	beq.n	800df86 <pbuf_copy+0x2a>
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	891a      	ldrh	r2, [r3, #8]
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	891b      	ldrh	r3, [r3, #8]
 800df82:	429a      	cmp	r2, r3
 800df84:	d209      	bcs.n	800df9a <pbuf_copy+0x3e>
 800df86:	4b57      	ldr	r3, [pc, #348]	@ (800e0e4 <pbuf_copy+0x188>)
 800df88:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800df8c:	4956      	ldr	r1, [pc, #344]	@ (800e0e8 <pbuf_copy+0x18c>)
 800df8e:	4857      	ldr	r0, [pc, #348]	@ (800e0ec <pbuf_copy+0x190>)
 800df90:	f00a fee0 	bl	8018d54 <iprintf>
 800df94:	f06f 030f 	mvn.w	r3, #15
 800df98:	e09f      	b.n	800e0da <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	895b      	ldrh	r3, [r3, #10]
 800df9e:	461a      	mov	r2, r3
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	1ad2      	subs	r2, r2, r3
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	895b      	ldrh	r3, [r3, #10]
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	693b      	ldr	r3, [r7, #16]
 800dfac:	1acb      	subs	r3, r1, r3
 800dfae:	429a      	cmp	r2, r3
 800dfb0:	d306      	bcc.n	800dfc0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	895b      	ldrh	r3, [r3, #10]
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	1ad3      	subs	r3, r2, r3
 800dfbc:	60fb      	str	r3, [r7, #12]
 800dfbe:	e005      	b.n	800dfcc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	895b      	ldrh	r3, [r3, #10]
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	1ad3      	subs	r3, r2, r3
 800dfca:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	685a      	ldr	r2, [r3, #4]
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	18d0      	adds	r0, r2, r3
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	685a      	ldr	r2, [r3, #4]
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	4413      	add	r3, r2
 800dfdc:	68fa      	ldr	r2, [r7, #12]
 800dfde:	4619      	mov	r1, r3
 800dfe0:	f00b f895 	bl	801910e <memcpy>
    offset_to += len;
 800dfe4:	697a      	ldr	r2, [r7, #20]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	4413      	add	r3, r2
 800dfea:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800dfec:	693a      	ldr	r2, [r7, #16]
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	4413      	add	r3, r2
 800dff2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	895b      	ldrh	r3, [r3, #10]
 800dff8:	461a      	mov	r2, r3
 800dffa:	697b      	ldr	r3, [r7, #20]
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d906      	bls.n	800e00e <pbuf_copy+0xb2>
 800e000:	4b38      	ldr	r3, [pc, #224]	@ (800e0e4 <pbuf_copy+0x188>)
 800e002:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800e006:	493a      	ldr	r1, [pc, #232]	@ (800e0f0 <pbuf_copy+0x194>)
 800e008:	4838      	ldr	r0, [pc, #224]	@ (800e0ec <pbuf_copy+0x190>)
 800e00a:	f00a fea3 	bl	8018d54 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	895b      	ldrh	r3, [r3, #10]
 800e012:	461a      	mov	r2, r3
 800e014:	693b      	ldr	r3, [r7, #16]
 800e016:	4293      	cmp	r3, r2
 800e018:	d906      	bls.n	800e028 <pbuf_copy+0xcc>
 800e01a:	4b32      	ldr	r3, [pc, #200]	@ (800e0e4 <pbuf_copy+0x188>)
 800e01c:	f240 32da 	movw	r2, #986	@ 0x3da
 800e020:	4934      	ldr	r1, [pc, #208]	@ (800e0f4 <pbuf_copy+0x198>)
 800e022:	4832      	ldr	r0, [pc, #200]	@ (800e0ec <pbuf_copy+0x190>)
 800e024:	f00a fe96 	bl	8018d54 <iprintf>
    if (offset_from >= p_from->len) {
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	895b      	ldrh	r3, [r3, #10]
 800e02c:	461a      	mov	r2, r3
 800e02e:	693b      	ldr	r3, [r7, #16]
 800e030:	4293      	cmp	r3, r2
 800e032:	d304      	bcc.n	800e03e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800e034:	2300      	movs	r3, #0
 800e036:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	895b      	ldrh	r3, [r3, #10]
 800e042:	461a      	mov	r2, r3
 800e044:	697b      	ldr	r3, [r7, #20]
 800e046:	4293      	cmp	r3, r2
 800e048:	d114      	bne.n	800e074 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800e04a:	2300      	movs	r3, #0
 800e04c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10c      	bne.n	800e074 <pbuf_copy+0x118>
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d009      	beq.n	800e074 <pbuf_copy+0x118>
 800e060:	4b20      	ldr	r3, [pc, #128]	@ (800e0e4 <pbuf_copy+0x188>)
 800e062:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800e066:	4924      	ldr	r1, [pc, #144]	@ (800e0f8 <pbuf_copy+0x19c>)
 800e068:	4820      	ldr	r0, [pc, #128]	@ (800e0ec <pbuf_copy+0x190>)
 800e06a:	f00a fe73 	bl	8018d54 <iprintf>
 800e06e:	f06f 030f 	mvn.w	r3, #15
 800e072:	e032      	b.n	800e0da <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d013      	beq.n	800e0a2 <pbuf_copy+0x146>
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	895a      	ldrh	r2, [r3, #10]
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	891b      	ldrh	r3, [r3, #8]
 800e082:	429a      	cmp	r2, r3
 800e084:	d10d      	bne.n	800e0a2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d009      	beq.n	800e0a2 <pbuf_copy+0x146>
 800e08e:	4b15      	ldr	r3, [pc, #84]	@ (800e0e4 <pbuf_copy+0x188>)
 800e090:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800e094:	4919      	ldr	r1, [pc, #100]	@ (800e0fc <pbuf_copy+0x1a0>)
 800e096:	4815      	ldr	r0, [pc, #84]	@ (800e0ec <pbuf_copy+0x190>)
 800e098:	f00a fe5c 	bl	8018d54 <iprintf>
 800e09c:	f06f 0305 	mvn.w	r3, #5
 800e0a0:	e01b      	b.n	800e0da <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d013      	beq.n	800e0d0 <pbuf_copy+0x174>
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	895a      	ldrh	r2, [r3, #10]
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	891b      	ldrh	r3, [r3, #8]
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	d10d      	bne.n	800e0d0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d009      	beq.n	800e0d0 <pbuf_copy+0x174>
 800e0bc:	4b09      	ldr	r3, [pc, #36]	@ (800e0e4 <pbuf_copy+0x188>)
 800e0be:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800e0c2:	490e      	ldr	r1, [pc, #56]	@ (800e0fc <pbuf_copy+0x1a0>)
 800e0c4:	4809      	ldr	r0, [pc, #36]	@ (800e0ec <pbuf_copy+0x190>)
 800e0c6:	f00a fe45 	bl	8018d54 <iprintf>
 800e0ca:	f06f 0305 	mvn.w	r3, #5
 800e0ce:	e004      	b.n	800e0da <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	f47f af61 	bne.w	800df9a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800e0d8:	2300      	movs	r3, #0
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3718      	adds	r7, #24
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}
 800e0e2:	bf00      	nop
 800e0e4:	0801d188 	.word	0x0801d188
 800e0e8:	0801d430 	.word	0x0801d430
 800e0ec:	0801d1e8 	.word	0x0801d1e8
 800e0f0:	0801d460 	.word	0x0801d460
 800e0f4:	0801d478 	.word	0x0801d478
 800e0f8:	0801d494 	.word	0x0801d494
 800e0fc:	0801d4a4 	.word	0x0801d4a4

0800e100 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b088      	sub	sp, #32
 800e104:	af00      	add	r7, sp, #0
 800e106:	60f8      	str	r0, [r7, #12]
 800e108:	60b9      	str	r1, [r7, #8]
 800e10a:	4611      	mov	r1, r2
 800e10c:	461a      	mov	r2, r3
 800e10e:	460b      	mov	r3, r1
 800e110:	80fb      	strh	r3, [r7, #6]
 800e112:	4613      	mov	r3, r2
 800e114:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800e116:	2300      	movs	r3, #0
 800e118:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800e11a:	2300      	movs	r3, #0
 800e11c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d108      	bne.n	800e136 <pbuf_copy_partial+0x36>
 800e124:	4b2b      	ldr	r3, [pc, #172]	@ (800e1d4 <pbuf_copy_partial+0xd4>)
 800e126:	f240 420a 	movw	r2, #1034	@ 0x40a
 800e12a:	492b      	ldr	r1, [pc, #172]	@ (800e1d8 <pbuf_copy_partial+0xd8>)
 800e12c:	482b      	ldr	r0, [pc, #172]	@ (800e1dc <pbuf_copy_partial+0xdc>)
 800e12e:	f00a fe11 	bl	8018d54 <iprintf>
 800e132:	2300      	movs	r3, #0
 800e134:	e04a      	b.n	800e1cc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d108      	bne.n	800e14e <pbuf_copy_partial+0x4e>
 800e13c:	4b25      	ldr	r3, [pc, #148]	@ (800e1d4 <pbuf_copy_partial+0xd4>)
 800e13e:	f240 420b 	movw	r2, #1035	@ 0x40b
 800e142:	4927      	ldr	r1, [pc, #156]	@ (800e1e0 <pbuf_copy_partial+0xe0>)
 800e144:	4825      	ldr	r0, [pc, #148]	@ (800e1dc <pbuf_copy_partial+0xdc>)
 800e146:	f00a fe05 	bl	8018d54 <iprintf>
 800e14a:	2300      	movs	r3, #0
 800e14c:	e03e      	b.n	800e1cc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	61fb      	str	r3, [r7, #28]
 800e152:	e034      	b.n	800e1be <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800e154:	88bb      	ldrh	r3, [r7, #4]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00a      	beq.n	800e170 <pbuf_copy_partial+0x70>
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	895b      	ldrh	r3, [r3, #10]
 800e15e:	88ba      	ldrh	r2, [r7, #4]
 800e160:	429a      	cmp	r2, r3
 800e162:	d305      	bcc.n	800e170 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800e164:	69fb      	ldr	r3, [r7, #28]
 800e166:	895b      	ldrh	r3, [r3, #10]
 800e168:	88ba      	ldrh	r2, [r7, #4]
 800e16a:	1ad3      	subs	r3, r2, r3
 800e16c:	80bb      	strh	r3, [r7, #4]
 800e16e:	e023      	b.n	800e1b8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	895a      	ldrh	r2, [r3, #10]
 800e174:	88bb      	ldrh	r3, [r7, #4]
 800e176:	1ad3      	subs	r3, r2, r3
 800e178:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800e17a:	8b3a      	ldrh	r2, [r7, #24]
 800e17c:	88fb      	ldrh	r3, [r7, #6]
 800e17e:	429a      	cmp	r2, r3
 800e180:	d901      	bls.n	800e186 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800e182:	88fb      	ldrh	r3, [r7, #6]
 800e184:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800e186:	8b7b      	ldrh	r3, [r7, #26]
 800e188:	68ba      	ldr	r2, [r7, #8]
 800e18a:	18d0      	adds	r0, r2, r3
 800e18c:	69fb      	ldr	r3, [r7, #28]
 800e18e:	685a      	ldr	r2, [r3, #4]
 800e190:	88bb      	ldrh	r3, [r7, #4]
 800e192:	4413      	add	r3, r2
 800e194:	8b3a      	ldrh	r2, [r7, #24]
 800e196:	4619      	mov	r1, r3
 800e198:	f00a ffb9 	bl	801910e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800e19c:	8afa      	ldrh	r2, [r7, #22]
 800e19e:	8b3b      	ldrh	r3, [r7, #24]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800e1a4:	8b7a      	ldrh	r2, [r7, #26]
 800e1a6:	8b3b      	ldrh	r3, [r7, #24]
 800e1a8:	4413      	add	r3, r2
 800e1aa:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800e1ac:	88fa      	ldrh	r2, [r7, #6]
 800e1ae:	8b3b      	ldrh	r3, [r7, #24]
 800e1b0:	1ad3      	subs	r3, r2, r3
 800e1b2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e1b8:	69fb      	ldr	r3, [r7, #28]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	61fb      	str	r3, [r7, #28]
 800e1be:	88fb      	ldrh	r3, [r7, #6]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d002      	beq.n	800e1ca <pbuf_copy_partial+0xca>
 800e1c4:	69fb      	ldr	r3, [r7, #28]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d1c4      	bne.n	800e154 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800e1ca:	8afb      	ldrh	r3, [r7, #22]
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3720      	adds	r7, #32
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}
 800e1d4:	0801d188 	.word	0x0801d188
 800e1d8:	0801d4d0 	.word	0x0801d4d0
 800e1dc:	0801d1e8 	.word	0x0801d1e8
 800e1e0:	0801d4f0 	.word	0x0801d4f0

0800e1e4 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800e1e4:	b480      	push	{r7}
 800e1e6:	b087      	sub	sp, #28
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	60f8      	str	r0, [r7, #12]
 800e1ec:	460b      	mov	r3, r1
 800e1ee:	607a      	str	r2, [r7, #4]
 800e1f0:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 800e1f2:	897b      	ldrh	r3, [r7, #10]
 800e1f4:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 800e1fa:	e007      	b.n	800e20c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800e1fc:	693b      	ldr	r3, [r7, #16]
 800e1fe:	895b      	ldrh	r3, [r3, #10]
 800e200:	8afa      	ldrh	r2, [r7, #22]
 800e202:	1ad3      	subs	r3, r2, r3
 800e204:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 800e206:	693b      	ldr	r3, [r7, #16]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 800e20c:	693b      	ldr	r3, [r7, #16]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <pbuf_skip_const+0x38>
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	895b      	ldrh	r3, [r3, #10]
 800e216:	8afa      	ldrh	r2, [r7, #22]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d2ef      	bcs.n	800e1fc <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d002      	beq.n	800e228 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	8afa      	ldrh	r2, [r7, #22]
 800e226:	801a      	strh	r2, [r3, #0]
  }
  return q;
 800e228:	693b      	ldr	r3, [r7, #16]
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	371c      	adds	r7, #28
 800e22e:	46bd      	mov	sp, r7
 800e230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e234:	4770      	bx	lr

0800e236 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b086      	sub	sp, #24
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	60f8      	str	r0, [r7, #12]
 800e23e:	460b      	mov	r3, r1
 800e240:	607a      	str	r2, [r7, #4]
 800e242:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 800e244:	897b      	ldrh	r3, [r7, #10]
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	4619      	mov	r1, r3
 800e24a:	68f8      	ldr	r0, [r7, #12]
 800e24c:	f7ff ffca 	bl	800e1e4 <pbuf_skip_const>
 800e250:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 800e252:	697b      	ldr	r3, [r7, #20]
}
 800e254:	4618      	mov	r0, r3
 800e256:	3718      	adds	r7, #24
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b088      	sub	sp, #32
 800e260:	af00      	add	r7, sp, #0
 800e262:	60f8      	str	r0, [r7, #12]
 800e264:	60b9      	str	r1, [r7, #8]
 800e266:	4613      	mov	r3, r2
 800e268:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800e26a:	88fb      	ldrh	r3, [r7, #6]
 800e26c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800e26e:	2300      	movs	r3, #0
 800e270:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d109      	bne.n	800e28c <pbuf_take+0x30>
 800e278:	4b3a      	ldr	r3, [pc, #232]	@ (800e364 <pbuf_take+0x108>)
 800e27a:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800e27e:	493a      	ldr	r1, [pc, #232]	@ (800e368 <pbuf_take+0x10c>)
 800e280:	483a      	ldr	r0, [pc, #232]	@ (800e36c <pbuf_take+0x110>)
 800e282:	f00a fd67 	bl	8018d54 <iprintf>
 800e286:	f06f 030f 	mvn.w	r3, #15
 800e28a:	e067      	b.n	800e35c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800e28c:	68bb      	ldr	r3, [r7, #8]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d109      	bne.n	800e2a6 <pbuf_take+0x4a>
 800e292:	4b34      	ldr	r3, [pc, #208]	@ (800e364 <pbuf_take+0x108>)
 800e294:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800e298:	4935      	ldr	r1, [pc, #212]	@ (800e370 <pbuf_take+0x114>)
 800e29a:	4834      	ldr	r0, [pc, #208]	@ (800e36c <pbuf_take+0x110>)
 800e29c:	f00a fd5a 	bl	8018d54 <iprintf>
 800e2a0:	f06f 030f 	mvn.w	r3, #15
 800e2a4:	e05a      	b.n	800e35c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	891b      	ldrh	r3, [r3, #8]
 800e2aa:	88fa      	ldrh	r2, [r7, #6]
 800e2ac:	429a      	cmp	r2, r3
 800e2ae:	d909      	bls.n	800e2c4 <pbuf_take+0x68>
 800e2b0:	4b2c      	ldr	r3, [pc, #176]	@ (800e364 <pbuf_take+0x108>)
 800e2b2:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800e2b6:	492f      	ldr	r1, [pc, #188]	@ (800e374 <pbuf_take+0x118>)
 800e2b8:	482c      	ldr	r0, [pc, #176]	@ (800e36c <pbuf_take+0x110>)
 800e2ba:	f00a fd4b 	bl	8018d54 <iprintf>
 800e2be:	f04f 33ff 	mov.w	r3, #4294967295
 800e2c2:	e04b      	b.n	800e35c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d007      	beq.n	800e2da <pbuf_take+0x7e>
 800e2ca:	68bb      	ldr	r3, [r7, #8]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d004      	beq.n	800e2da <pbuf_take+0x7e>
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	891b      	ldrh	r3, [r3, #8]
 800e2d4:	88fa      	ldrh	r2, [r7, #6]
 800e2d6:	429a      	cmp	r2, r3
 800e2d8:	d902      	bls.n	800e2e0 <pbuf_take+0x84>
    return ERR_ARG;
 800e2da:	f06f 030f 	mvn.w	r3, #15
 800e2de:	e03d      	b.n	800e35c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	61fb      	str	r3, [r7, #28]
 800e2e4:	e028      	b.n	800e338 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800e2e6:	69fb      	ldr	r3, [r7, #28]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d106      	bne.n	800e2fa <pbuf_take+0x9e>
 800e2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800e364 <pbuf_take+0x108>)
 800e2ee:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800e2f2:	4921      	ldr	r1, [pc, #132]	@ (800e378 <pbuf_take+0x11c>)
 800e2f4:	481d      	ldr	r0, [pc, #116]	@ (800e36c <pbuf_take+0x110>)
 800e2f6:	f00a fd2d 	bl	8018d54 <iprintf>
    buf_copy_len = total_copy_len;
 800e2fa:	697b      	ldr	r3, [r7, #20]
 800e2fc:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800e2fe:	69fb      	ldr	r3, [r7, #28]
 800e300:	895b      	ldrh	r3, [r3, #10]
 800e302:	461a      	mov	r2, r3
 800e304:	69bb      	ldr	r3, [r7, #24]
 800e306:	4293      	cmp	r3, r2
 800e308:	d902      	bls.n	800e310 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800e30a:	69fb      	ldr	r3, [r7, #28]
 800e30c:	895b      	ldrh	r3, [r3, #10]
 800e30e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800e310:	69fb      	ldr	r3, [r7, #28]
 800e312:	6858      	ldr	r0, [r3, #4]
 800e314:	68ba      	ldr	r2, [r7, #8]
 800e316:	693b      	ldr	r3, [r7, #16]
 800e318:	4413      	add	r3, r2
 800e31a:	69ba      	ldr	r2, [r7, #24]
 800e31c:	4619      	mov	r1, r3
 800e31e:	f00a fef6 	bl	801910e <memcpy>
    total_copy_len -= buf_copy_len;
 800e322:	697a      	ldr	r2, [r7, #20]
 800e324:	69bb      	ldr	r3, [r7, #24]
 800e326:	1ad3      	subs	r3, r2, r3
 800e328:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800e32a:	693a      	ldr	r2, [r7, #16]
 800e32c:	69bb      	ldr	r3, [r7, #24]
 800e32e:	4413      	add	r3, r2
 800e330:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800e332:	69fb      	ldr	r3, [r7, #28]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	61fb      	str	r3, [r7, #28]
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d1d3      	bne.n	800e2e6 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800e33e:	697b      	ldr	r3, [r7, #20]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d103      	bne.n	800e34c <pbuf_take+0xf0>
 800e344:	88fb      	ldrh	r3, [r7, #6]
 800e346:	693a      	ldr	r2, [r7, #16]
 800e348:	429a      	cmp	r2, r3
 800e34a:	d006      	beq.n	800e35a <pbuf_take+0xfe>
 800e34c:	4b05      	ldr	r3, [pc, #20]	@ (800e364 <pbuf_take+0x108>)
 800e34e:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800e352:	490a      	ldr	r1, [pc, #40]	@ (800e37c <pbuf_take+0x120>)
 800e354:	4805      	ldr	r0, [pc, #20]	@ (800e36c <pbuf_take+0x110>)
 800e356:	f00a fcfd 	bl	8018d54 <iprintf>
  return ERR_OK;
 800e35a:	2300      	movs	r3, #0
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3720      	adds	r7, #32
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}
 800e364:	0801d188 	.word	0x0801d188
 800e368:	0801d560 	.word	0x0801d560
 800e36c:	0801d1e8 	.word	0x0801d1e8
 800e370:	0801d578 	.word	0x0801d578
 800e374:	0801d594 	.word	0x0801d594
 800e378:	0801d5b4 	.word	0x0801d5b4
 800e37c:	0801d5cc 	.word	0x0801d5cc

0800e380 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b088      	sub	sp, #32
 800e384:	af00      	add	r7, sp, #0
 800e386:	60f8      	str	r0, [r7, #12]
 800e388:	60b9      	str	r1, [r7, #8]
 800e38a:	4611      	mov	r1, r2
 800e38c:	461a      	mov	r2, r3
 800e38e:	460b      	mov	r3, r1
 800e390:	80fb      	strh	r3, [r7, #6]
 800e392:	4613      	mov	r3, r2
 800e394:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 800e396:	f107 0210 	add.w	r2, r7, #16
 800e39a:	88bb      	ldrh	r3, [r7, #4]
 800e39c:	4619      	mov	r1, r3
 800e39e:	68f8      	ldr	r0, [r7, #12]
 800e3a0:	f7ff ff49 	bl	800e236 <pbuf_skip>
 800e3a4:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800e3a6:	69fb      	ldr	r3, [r7, #28]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d047      	beq.n	800e43c <pbuf_take_at+0xbc>
 800e3ac:	69fb      	ldr	r3, [r7, #28]
 800e3ae:	891b      	ldrh	r3, [r3, #8]
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	8a3b      	ldrh	r3, [r7, #16]
 800e3b4:	4619      	mov	r1, r3
 800e3b6:	88fb      	ldrh	r3, [r7, #6]
 800e3b8:	440b      	add	r3, r1
 800e3ba:	429a      	cmp	r2, r3
 800e3bc:	db3e      	blt.n	800e43c <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 800e3be:	88fb      	ldrh	r3, [r7, #6]
 800e3c0:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 800e3c6:	69fb      	ldr	r3, [r7, #28]
 800e3c8:	895a      	ldrh	r2, [r3, #10]
 800e3ca:	8a3b      	ldrh	r3, [r7, #16]
 800e3cc:	429a      	cmp	r2, r3
 800e3ce:	d806      	bhi.n	800e3de <pbuf_take_at+0x5e>
 800e3d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e448 <pbuf_take_at+0xc8>)
 800e3d2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800e3d6:	491d      	ldr	r1, [pc, #116]	@ (800e44c <pbuf_take_at+0xcc>)
 800e3d8:	481d      	ldr	r0, [pc, #116]	@ (800e450 <pbuf_take_at+0xd0>)
 800e3da:	f00a fcbb 	bl	8018d54 <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800e3de:	69fb      	ldr	r3, [r7, #28]
 800e3e0:	895b      	ldrh	r3, [r3, #10]
 800e3e2:	461a      	mov	r2, r3
 800e3e4:	8a3b      	ldrh	r3, [r7, #16]
 800e3e6:	1ad2      	subs	r2, r2, r3
 800e3e8:	88fb      	ldrh	r3, [r7, #6]
 800e3ea:	429a      	cmp	r2, r3
 800e3ec:	da05      	bge.n	800e3fa <pbuf_take_at+0x7a>
 800e3ee:	69fb      	ldr	r3, [r7, #28]
 800e3f0:	895a      	ldrh	r2, [r3, #10]
 800e3f2:	8a3b      	ldrh	r3, [r7, #16]
 800e3f4:	1ad3      	subs	r3, r2, r3
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	e000      	b.n	800e3fc <pbuf_take_at+0x7c>
 800e3fa:	88fb      	ldrh	r3, [r7, #6]
 800e3fc:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800e3fe:	69fb      	ldr	r3, [r7, #28]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	8a3a      	ldrh	r2, [r7, #16]
 800e404:	4413      	add	r3, r2
 800e406:	8a7a      	ldrh	r2, [r7, #18]
 800e408:	68b9      	ldr	r1, [r7, #8]
 800e40a:	4618      	mov	r0, r3
 800e40c:	f00a fe7f 	bl	801910e <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800e410:	8b7a      	ldrh	r2, [r7, #26]
 800e412:	8a7b      	ldrh	r3, [r7, #18]
 800e414:	1ad3      	subs	r3, r2, r3
 800e416:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 800e418:	8a7b      	ldrh	r3, [r7, #18]
 800e41a:	697a      	ldr	r2, [r7, #20]
 800e41c:	4413      	add	r3, r2
 800e41e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 800e420:	8b7b      	ldrh	r3, [r7, #26]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d008      	beq.n	800e438 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800e426:	69fb      	ldr	r3, [r7, #28]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	8b7a      	ldrh	r2, [r7, #26]
 800e42c:	6979      	ldr	r1, [r7, #20]
 800e42e:	4618      	mov	r0, r3
 800e430:	f7ff ff14 	bl	800e25c <pbuf_take>
 800e434:	4603      	mov	r3, r0
 800e436:	e003      	b.n	800e440 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 800e438:	2300      	movs	r3, #0
 800e43a:	e001      	b.n	800e440 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 800e43c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e440:	4618      	mov	r0, r3
 800e442:	3720      	adds	r7, #32
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}
 800e448:	0801d188 	.word	0x0801d188
 800e44c:	0801d5e4 	.word	0x0801d5e4
 800e450:	0801d1e8 	.word	0x0801d1e8

0800e454 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b084      	sub	sp, #16
 800e458:	af00      	add	r7, sp, #0
 800e45a:	4603      	mov	r3, r0
 800e45c:	603a      	str	r2, [r7, #0]
 800e45e:	71fb      	strb	r3, [r7, #7]
 800e460:	460b      	mov	r3, r1
 800e462:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	8919      	ldrh	r1, [r3, #8]
 800e468:	88ba      	ldrh	r2, [r7, #4]
 800e46a:	79fb      	ldrb	r3, [r7, #7]
 800e46c:	4618      	mov	r0, r3
 800e46e:	f7ff f95d 	bl	800d72c <pbuf_alloc>
 800e472:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d101      	bne.n	800e47e <pbuf_clone+0x2a>
    return NULL;
 800e47a:	2300      	movs	r3, #0
 800e47c:	e011      	b.n	800e4a2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800e47e:	6839      	ldr	r1, [r7, #0]
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f7ff fd6b 	bl	800df5c <pbuf_copy>
 800e486:	4603      	mov	r3, r0
 800e488:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800e48a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d006      	beq.n	800e4a0 <pbuf_clone+0x4c>
 800e492:	4b06      	ldr	r3, [pc, #24]	@ (800e4ac <pbuf_clone+0x58>)
 800e494:	f240 5224 	movw	r2, #1316	@ 0x524
 800e498:	4905      	ldr	r1, [pc, #20]	@ (800e4b0 <pbuf_clone+0x5c>)
 800e49a:	4806      	ldr	r0, [pc, #24]	@ (800e4b4 <pbuf_clone+0x60>)
 800e49c:	f00a fc5a 	bl	8018d54 <iprintf>
  return q;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3710      	adds	r7, #16
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	0801d188 	.word	0x0801d188
 800e4b0:	0801d5fc 	.word	0x0801d5fc
 800e4b4:	0801d1e8 	.word	0x0801d1e8

0800e4b8 <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b084      	sub	sp, #16
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	807b      	strh	r3, [r7, #2]
 800e4c4:	4613      	mov	r3, r2
 800e4c6:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 800e4c8:	f107 020a 	add.w	r2, r7, #10
 800e4cc:	887b      	ldrh	r3, [r7, #2]
 800e4ce:	4619      	mov	r1, r3
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f7ff feb0 	bl	800e236 <pbuf_skip>
 800e4d6:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d00a      	beq.n	800e4f4 <pbuf_put_at+0x3c>
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	895a      	ldrh	r2, [r3, #10]
 800e4e2:	897b      	ldrh	r3, [r7, #10]
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d905      	bls.n	800e4f4 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	685b      	ldr	r3, [r3, #4]
 800e4ec:	897a      	ldrh	r2, [r7, #10]
 800e4ee:	4413      	add	r3, r2
 800e4f0:	787a      	ldrb	r2, [r7, #1]
 800e4f2:	701a      	strb	r2, [r3, #0]
  }
}
 800e4f4:	bf00      	nop
 800e4f6:	3710      	adds	r7, #16
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800e500:	f009 fc72 	bl	8017de8 <rand>
 800e504:	4603      	mov	r3, r0
 800e506:	b29b      	uxth	r3, r3
 800e508:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e50c:	b29b      	uxth	r3, r3
 800e50e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800e512:	b29a      	uxth	r2, r3
 800e514:	4b01      	ldr	r3, [pc, #4]	@ (800e51c <tcp_init+0x20>)
 800e516:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800e518:	bf00      	nop
 800e51a:	bd80      	pop	{r7, pc}
 800e51c:	20000024 	.word	0x20000024

0800e520 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b082      	sub	sp, #8
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	7d1b      	ldrb	r3, [r3, #20]
 800e52c:	2b01      	cmp	r3, #1
 800e52e:	d105      	bne.n	800e53c <tcp_free+0x1c>
 800e530:	4b06      	ldr	r3, [pc, #24]	@ (800e54c <tcp_free+0x2c>)
 800e532:	22d4      	movs	r2, #212	@ 0xd4
 800e534:	4906      	ldr	r1, [pc, #24]	@ (800e550 <tcp_free+0x30>)
 800e536:	4807      	ldr	r0, [pc, #28]	@ (800e554 <tcp_free+0x34>)
 800e538:	f00a fc0c 	bl	8018d54 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800e53c:	6879      	ldr	r1, [r7, #4]
 800e53e:	2001      	movs	r0, #1
 800e540:	f7fe fd34 	bl	800cfac <memp_free>
}
 800e544:	bf00      	nop
 800e546:	3708      	adds	r7, #8
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}
 800e54c:	0801d688 	.word	0x0801d688
 800e550:	0801d6b8 	.word	0x0801d6b8
 800e554:	0801d6cc 	.word	0x0801d6cc

0800e558 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b082      	sub	sp, #8
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	7d1b      	ldrb	r3, [r3, #20]
 800e564:	2b01      	cmp	r3, #1
 800e566:	d105      	bne.n	800e574 <tcp_free_listen+0x1c>
 800e568:	4b06      	ldr	r3, [pc, #24]	@ (800e584 <tcp_free_listen+0x2c>)
 800e56a:	22df      	movs	r2, #223	@ 0xdf
 800e56c:	4906      	ldr	r1, [pc, #24]	@ (800e588 <tcp_free_listen+0x30>)
 800e56e:	4807      	ldr	r0, [pc, #28]	@ (800e58c <tcp_free_listen+0x34>)
 800e570:	f00a fbf0 	bl	8018d54 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800e574:	6879      	ldr	r1, [r7, #4]
 800e576:	2002      	movs	r0, #2
 800e578:	f7fe fd18 	bl	800cfac <memp_free>
}
 800e57c:	bf00      	nop
 800e57e:	3708      	adds	r7, #8
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}
 800e584:	0801d688 	.word	0x0801d688
 800e588:	0801d6f4 	.word	0x0801d6f4
 800e58c:	0801d6cc 	.word	0x0801d6cc

0800e590 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800e594:	f001 f976 	bl	800f884 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800e598:	4b07      	ldr	r3, [pc, #28]	@ (800e5b8 <tcp_tmr+0x28>)
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	3301      	adds	r3, #1
 800e59e:	b2da      	uxtb	r2, r3
 800e5a0:	4b05      	ldr	r3, [pc, #20]	@ (800e5b8 <tcp_tmr+0x28>)
 800e5a2:	701a      	strb	r2, [r3, #0]
 800e5a4:	4b04      	ldr	r3, [pc, #16]	@ (800e5b8 <tcp_tmr+0x28>)
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	f003 0301 	and.w	r3, r3, #1
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d001      	beq.n	800e5b4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800e5b0:	f000 fe26 	bl	800f200 <tcp_slowtmr>
  }
}
 800e5b4:	bf00      	nop
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	20066e1d 	.word	0x20066e1d

0800e5bc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b084      	sub	sp, #16
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d105      	bne.n	800e5d8 <tcp_remove_listener+0x1c>
 800e5cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e604 <tcp_remove_listener+0x48>)
 800e5ce:	22ff      	movs	r2, #255	@ 0xff
 800e5d0:	490d      	ldr	r1, [pc, #52]	@ (800e608 <tcp_remove_listener+0x4c>)
 800e5d2:	480e      	ldr	r0, [pc, #56]	@ (800e60c <tcp_remove_listener+0x50>)
 800e5d4:	f00a fbbe 	bl	8018d54 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	60fb      	str	r3, [r7, #12]
 800e5dc:	e00a      	b.n	800e5f4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e5e2:	683a      	ldr	r2, [r7, #0]
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	d102      	bne.n	800e5ee <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	68db      	ldr	r3, [r3, #12]
 800e5f2:	60fb      	str	r3, [r7, #12]
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d1f1      	bne.n	800e5de <tcp_remove_listener+0x22>
    }
  }
}
 800e5fa:	bf00      	nop
 800e5fc:	bf00      	nop
 800e5fe:	3710      	adds	r7, #16
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}
 800e604:	0801d688 	.word	0x0801d688
 800e608:	0801d710 	.word	0x0801d710
 800e60c:	0801d6cc 	.word	0x0801d6cc

0800e610 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b084      	sub	sp, #16
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d106      	bne.n	800e62c <tcp_listen_closed+0x1c>
 800e61e:	4b14      	ldr	r3, [pc, #80]	@ (800e670 <tcp_listen_closed+0x60>)
 800e620:	f240 1211 	movw	r2, #273	@ 0x111
 800e624:	4913      	ldr	r1, [pc, #76]	@ (800e674 <tcp_listen_closed+0x64>)
 800e626:	4814      	ldr	r0, [pc, #80]	@ (800e678 <tcp_listen_closed+0x68>)
 800e628:	f00a fb94 	bl	8018d54 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	7d1b      	ldrb	r3, [r3, #20]
 800e630:	2b01      	cmp	r3, #1
 800e632:	d006      	beq.n	800e642 <tcp_listen_closed+0x32>
 800e634:	4b0e      	ldr	r3, [pc, #56]	@ (800e670 <tcp_listen_closed+0x60>)
 800e636:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800e63a:	4910      	ldr	r1, [pc, #64]	@ (800e67c <tcp_listen_closed+0x6c>)
 800e63c:	480e      	ldr	r0, [pc, #56]	@ (800e678 <tcp_listen_closed+0x68>)
 800e63e:	f00a fb89 	bl	8018d54 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e642:	2301      	movs	r3, #1
 800e644:	60fb      	str	r3, [r7, #12]
 800e646:	e00b      	b.n	800e660 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800e648:	4a0d      	ldr	r2, [pc, #52]	@ (800e680 <tcp_listen_closed+0x70>)
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	6879      	ldr	r1, [r7, #4]
 800e654:	4618      	mov	r0, r3
 800e656:	f7ff ffb1 	bl	800e5bc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	3301      	adds	r3, #1
 800e65e:	60fb      	str	r3, [r7, #12]
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2b03      	cmp	r3, #3
 800e664:	d9f0      	bls.n	800e648 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800e666:	bf00      	nop
 800e668:	bf00      	nop
 800e66a:	3710      	adds	r7, #16
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}
 800e670:	0801d688 	.word	0x0801d688
 800e674:	0801d738 	.word	0x0801d738
 800e678:	0801d6cc 	.word	0x0801d6cc
 800e67c:	0801d744 	.word	0x0801d744
 800e680:	0801f730 	.word	0x0801f730

0800e684 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800e684:	b5b0      	push	{r4, r5, r7, lr}
 800e686:	b088      	sub	sp, #32
 800e688:	af04      	add	r7, sp, #16
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	460b      	mov	r3, r1
 800e68e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d106      	bne.n	800e6a4 <tcp_close_shutdown+0x20>
 800e696:	4b63      	ldr	r3, [pc, #396]	@ (800e824 <tcp_close_shutdown+0x1a0>)
 800e698:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800e69c:	4962      	ldr	r1, [pc, #392]	@ (800e828 <tcp_close_shutdown+0x1a4>)
 800e69e:	4863      	ldr	r0, [pc, #396]	@ (800e82c <tcp_close_shutdown+0x1a8>)
 800e6a0:	f00a fb58 	bl	8018d54 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800e6a4:	78fb      	ldrb	r3, [r7, #3]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d066      	beq.n	800e778 <tcp_close_shutdown+0xf4>
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	7d1b      	ldrb	r3, [r3, #20]
 800e6ae:	2b04      	cmp	r3, #4
 800e6b0:	d003      	beq.n	800e6ba <tcp_close_shutdown+0x36>
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	7d1b      	ldrb	r3, [r3, #20]
 800e6b6:	2b07      	cmp	r3, #7
 800e6b8:	d15e      	bne.n	800e778 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d104      	bne.n	800e6cc <tcp_close_shutdown+0x48>
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e6c6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e6ca:	d055      	beq.n	800e778 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	8b5b      	ldrh	r3, [r3, #26]
 800e6d0:	f003 0310 	and.w	r3, r3, #16
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d106      	bne.n	800e6e6 <tcp_close_shutdown+0x62>
 800e6d8:	4b52      	ldr	r3, [pc, #328]	@ (800e824 <tcp_close_shutdown+0x1a0>)
 800e6da:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800e6de:	4954      	ldr	r1, [pc, #336]	@ (800e830 <tcp_close_shutdown+0x1ac>)
 800e6e0:	4852      	ldr	r0, [pc, #328]	@ (800e82c <tcp_close_shutdown+0x1a8>)
 800e6e2:	f00a fb37 	bl	8018d54 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e6ee:	687d      	ldr	r5, [r7, #4]
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	3304      	adds	r3, #4
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	8ad2      	ldrh	r2, [r2, #22]
 800e6f8:	6879      	ldr	r1, [r7, #4]
 800e6fa:	8b09      	ldrh	r1, [r1, #24]
 800e6fc:	9102      	str	r1, [sp, #8]
 800e6fe:	9201      	str	r2, [sp, #4]
 800e700:	9300      	str	r3, [sp, #0]
 800e702:	462b      	mov	r3, r5
 800e704:	4622      	mov	r2, r4
 800e706:	4601      	mov	r1, r0
 800e708:	6878      	ldr	r0, [r7, #4]
 800e70a:	f005 fdf9 	bl	8014300 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f001 fbdc 	bl	800fecc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e714:	4b47      	ldr	r3, [pc, #284]	@ (800e834 <tcp_close_shutdown+0x1b0>)
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	687a      	ldr	r2, [r7, #4]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d105      	bne.n	800e72a <tcp_close_shutdown+0xa6>
 800e71e:	4b45      	ldr	r3, [pc, #276]	@ (800e834 <tcp_close_shutdown+0x1b0>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	68db      	ldr	r3, [r3, #12]
 800e724:	4a43      	ldr	r2, [pc, #268]	@ (800e834 <tcp_close_shutdown+0x1b0>)
 800e726:	6013      	str	r3, [r2, #0]
 800e728:	e013      	b.n	800e752 <tcp_close_shutdown+0xce>
 800e72a:	4b42      	ldr	r3, [pc, #264]	@ (800e834 <tcp_close_shutdown+0x1b0>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	60fb      	str	r3, [r7, #12]
 800e730:	e00c      	b.n	800e74c <tcp_close_shutdown+0xc8>
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	68db      	ldr	r3, [r3, #12]
 800e736:	687a      	ldr	r2, [r7, #4]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d104      	bne.n	800e746 <tcp_close_shutdown+0xc2>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	68da      	ldr	r2, [r3, #12]
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	60da      	str	r2, [r3, #12]
 800e744:	e005      	b.n	800e752 <tcp_close_shutdown+0xce>
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	68db      	ldr	r3, [r3, #12]
 800e74a:	60fb      	str	r3, [r7, #12]
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d1ef      	bne.n	800e732 <tcp_close_shutdown+0xae>
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2200      	movs	r2, #0
 800e756:	60da      	str	r2, [r3, #12]
 800e758:	4b37      	ldr	r3, [pc, #220]	@ (800e838 <tcp_close_shutdown+0x1b4>)
 800e75a:	2201      	movs	r2, #1
 800e75c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800e75e:	4b37      	ldr	r3, [pc, #220]	@ (800e83c <tcp_close_shutdown+0x1b8>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	687a      	ldr	r2, [r7, #4]
 800e764:	429a      	cmp	r2, r3
 800e766:	d102      	bne.n	800e76e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800e768:	f004 f870 	bl	801284c <tcp_trigger_input_pcb_close>
 800e76c:	e002      	b.n	800e774 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f7ff fed6 	bl	800e520 <tcp_free>
      }
      return ERR_OK;
 800e774:	2300      	movs	r3, #0
 800e776:	e050      	b.n	800e81a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	7d1b      	ldrb	r3, [r3, #20]
 800e77c:	2b02      	cmp	r3, #2
 800e77e:	d03b      	beq.n	800e7f8 <tcp_close_shutdown+0x174>
 800e780:	2b02      	cmp	r3, #2
 800e782:	dc44      	bgt.n	800e80e <tcp_close_shutdown+0x18a>
 800e784:	2b00      	cmp	r3, #0
 800e786:	d002      	beq.n	800e78e <tcp_close_shutdown+0x10a>
 800e788:	2b01      	cmp	r3, #1
 800e78a:	d02a      	beq.n	800e7e2 <tcp_close_shutdown+0x15e>
 800e78c:	e03f      	b.n	800e80e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	8adb      	ldrh	r3, [r3, #22]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d021      	beq.n	800e7da <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e796:	4b2a      	ldr	r3, [pc, #168]	@ (800e840 <tcp_close_shutdown+0x1bc>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	687a      	ldr	r2, [r7, #4]
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d105      	bne.n	800e7ac <tcp_close_shutdown+0x128>
 800e7a0:	4b27      	ldr	r3, [pc, #156]	@ (800e840 <tcp_close_shutdown+0x1bc>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	68db      	ldr	r3, [r3, #12]
 800e7a6:	4a26      	ldr	r2, [pc, #152]	@ (800e840 <tcp_close_shutdown+0x1bc>)
 800e7a8:	6013      	str	r3, [r2, #0]
 800e7aa:	e013      	b.n	800e7d4 <tcp_close_shutdown+0x150>
 800e7ac:	4b24      	ldr	r3, [pc, #144]	@ (800e840 <tcp_close_shutdown+0x1bc>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	60bb      	str	r3, [r7, #8]
 800e7b2:	e00c      	b.n	800e7ce <tcp_close_shutdown+0x14a>
 800e7b4:	68bb      	ldr	r3, [r7, #8]
 800e7b6:	68db      	ldr	r3, [r3, #12]
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	429a      	cmp	r2, r3
 800e7bc:	d104      	bne.n	800e7c8 <tcp_close_shutdown+0x144>
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	68da      	ldr	r2, [r3, #12]
 800e7c2:	68bb      	ldr	r3, [r7, #8]
 800e7c4:	60da      	str	r2, [r3, #12]
 800e7c6:	e005      	b.n	800e7d4 <tcp_close_shutdown+0x150>
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	68db      	ldr	r3, [r3, #12]
 800e7cc:	60bb      	str	r3, [r7, #8]
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d1ef      	bne.n	800e7b4 <tcp_close_shutdown+0x130>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f7ff fea0 	bl	800e520 <tcp_free>
      break;
 800e7e0:	e01a      	b.n	800e818 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f7ff ff14 	bl	800e610 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e7e8:	6879      	ldr	r1, [r7, #4]
 800e7ea:	4816      	ldr	r0, [pc, #88]	@ (800e844 <tcp_close_shutdown+0x1c0>)
 800e7ec:	f001 fbbe 	bl	800ff6c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e7f0:	6878      	ldr	r0, [r7, #4]
 800e7f2:	f7ff feb1 	bl	800e558 <tcp_free_listen>
      break;
 800e7f6:	e00f      	b.n	800e818 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e7f8:	6879      	ldr	r1, [r7, #4]
 800e7fa:	480e      	ldr	r0, [pc, #56]	@ (800e834 <tcp_close_shutdown+0x1b0>)
 800e7fc:	f001 fbb6 	bl	800ff6c <tcp_pcb_remove>
 800e800:	4b0d      	ldr	r3, [pc, #52]	@ (800e838 <tcp_close_shutdown+0x1b4>)
 800e802:	2201      	movs	r2, #1
 800e804:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e806:	6878      	ldr	r0, [r7, #4]
 800e808:	f7ff fe8a 	bl	800e520 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e80c:	e004      	b.n	800e818 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 f81a 	bl	800e848 <tcp_close_shutdown_fin>
 800e814:	4603      	mov	r3, r0
 800e816:	e000      	b.n	800e81a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800e818:	2300      	movs	r3, #0
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3710      	adds	r7, #16
 800e81e:	46bd      	mov	sp, r7
 800e820:	bdb0      	pop	{r4, r5, r7, pc}
 800e822:	bf00      	nop
 800e824:	0801d688 	.word	0x0801d688
 800e828:	0801d75c 	.word	0x0801d75c
 800e82c:	0801d6cc 	.word	0x0801d6cc
 800e830:	0801d77c 	.word	0x0801d77c
 800e834:	20066e14 	.word	0x20066e14
 800e838:	20066e1c 	.word	0x20066e1c
 800e83c:	20066e54 	.word	0x20066e54
 800e840:	20066e0c 	.word	0x20066e0c
 800e844:	20066e10 	.word	0x20066e10

0800e848 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b084      	sub	sp, #16
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d106      	bne.n	800e864 <tcp_close_shutdown_fin+0x1c>
 800e856:	4b2e      	ldr	r3, [pc, #184]	@ (800e910 <tcp_close_shutdown_fin+0xc8>)
 800e858:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800e85c:	492d      	ldr	r1, [pc, #180]	@ (800e914 <tcp_close_shutdown_fin+0xcc>)
 800e85e:	482e      	ldr	r0, [pc, #184]	@ (800e918 <tcp_close_shutdown_fin+0xd0>)
 800e860:	f00a fa78 	bl	8018d54 <iprintf>

  switch (pcb->state) {
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	7d1b      	ldrb	r3, [r3, #20]
 800e868:	2b07      	cmp	r3, #7
 800e86a:	d020      	beq.n	800e8ae <tcp_close_shutdown_fin+0x66>
 800e86c:	2b07      	cmp	r3, #7
 800e86e:	dc2b      	bgt.n	800e8c8 <tcp_close_shutdown_fin+0x80>
 800e870:	2b03      	cmp	r3, #3
 800e872:	d002      	beq.n	800e87a <tcp_close_shutdown_fin+0x32>
 800e874:	2b04      	cmp	r3, #4
 800e876:	d00d      	beq.n	800e894 <tcp_close_shutdown_fin+0x4c>
 800e878:	e026      	b.n	800e8c8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f004 fe4e 	bl	801351c <tcp_send_fin>
 800e880:	4603      	mov	r3, r0
 800e882:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d11f      	bne.n	800e8cc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2205      	movs	r2, #5
 800e890:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e892:	e01b      	b.n	800e8cc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f004 fe41 	bl	801351c <tcp_send_fin>
 800e89a:	4603      	mov	r3, r0
 800e89c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e89e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d114      	bne.n	800e8d0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2205      	movs	r2, #5
 800e8aa:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e8ac:	e010      	b.n	800e8d0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e8ae:	6878      	ldr	r0, [r7, #4]
 800e8b0:	f004 fe34 	bl	801351c <tcp_send_fin>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e8b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d109      	bne.n	800e8d4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2209      	movs	r2, #9
 800e8c4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e8c6:	e005      	b.n	800e8d4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	e01c      	b.n	800e906 <tcp_close_shutdown_fin+0xbe>
      break;
 800e8cc:	bf00      	nop
 800e8ce:	e002      	b.n	800e8d6 <tcp_close_shutdown_fin+0x8e>
      break;
 800e8d0:	bf00      	nop
 800e8d2:	e000      	b.n	800e8d6 <tcp_close_shutdown_fin+0x8e>
      break;
 800e8d4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e8d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d103      	bne.n	800e8e6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f004 ff5a 	bl	8013798 <tcp_output>
 800e8e4:	e00d      	b.n	800e902 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e8e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8ee:	d108      	bne.n	800e902 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	8b5b      	ldrh	r3, [r3, #26]
 800e8f4:	f043 0308 	orr.w	r3, r3, #8
 800e8f8:	b29a      	uxth	r2, r3
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e8fe:	2300      	movs	r3, #0
 800e900:	e001      	b.n	800e906 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e902:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e906:	4618      	mov	r0, r3
 800e908:	3710      	adds	r7, #16
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
 800e90e:	bf00      	nop
 800e910:	0801d688 	.word	0x0801d688
 800e914:	0801d738 	.word	0x0801d738
 800e918:	0801d6cc 	.word	0x0801d6cc

0800e91c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d109      	bne.n	800e93e <tcp_close+0x22>
 800e92a:	4b0f      	ldr	r3, [pc, #60]	@ (800e968 <tcp_close+0x4c>)
 800e92c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800e930:	490e      	ldr	r1, [pc, #56]	@ (800e96c <tcp_close+0x50>)
 800e932:	480f      	ldr	r0, [pc, #60]	@ (800e970 <tcp_close+0x54>)
 800e934:	f00a fa0e 	bl	8018d54 <iprintf>
 800e938:	f06f 030f 	mvn.w	r3, #15
 800e93c:	e00f      	b.n	800e95e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	7d1b      	ldrb	r3, [r3, #20]
 800e942:	2b01      	cmp	r3, #1
 800e944:	d006      	beq.n	800e954 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	8b5b      	ldrh	r3, [r3, #26]
 800e94a:	f043 0310 	orr.w	r3, r3, #16
 800e94e:	b29a      	uxth	r2, r3
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e954:	2101      	movs	r1, #1
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f7ff fe94 	bl	800e684 <tcp_close_shutdown>
 800e95c:	4603      	mov	r3, r0
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3708      	adds	r7, #8
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}
 800e966:	bf00      	nop
 800e968:	0801d688 	.word	0x0801d688
 800e96c:	0801d798 	.word	0x0801d798
 800e970:	0801d6cc 	.word	0x0801d6cc

0800e974 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b08e      	sub	sp, #56	@ 0x38
 800e978:	af04      	add	r7, sp, #16
 800e97a:	6078      	str	r0, [r7, #4]
 800e97c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d107      	bne.n	800e994 <tcp_abandon+0x20>
 800e984:	4b52      	ldr	r3, [pc, #328]	@ (800ead0 <tcp_abandon+0x15c>)
 800e986:	f240 223d 	movw	r2, #573	@ 0x23d
 800e98a:	4952      	ldr	r1, [pc, #328]	@ (800ead4 <tcp_abandon+0x160>)
 800e98c:	4852      	ldr	r0, [pc, #328]	@ (800ead8 <tcp_abandon+0x164>)
 800e98e:	f00a f9e1 	bl	8018d54 <iprintf>
 800e992:	e099      	b.n	800eac8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	7d1b      	ldrb	r3, [r3, #20]
 800e998:	2b01      	cmp	r3, #1
 800e99a:	d106      	bne.n	800e9aa <tcp_abandon+0x36>
 800e99c:	4b4c      	ldr	r3, [pc, #304]	@ (800ead0 <tcp_abandon+0x15c>)
 800e99e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800e9a2:	494e      	ldr	r1, [pc, #312]	@ (800eadc <tcp_abandon+0x168>)
 800e9a4:	484c      	ldr	r0, [pc, #304]	@ (800ead8 <tcp_abandon+0x164>)
 800e9a6:	f00a f9d5 	bl	8018d54 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	7d1b      	ldrb	r3, [r3, #20]
 800e9ae:	2b0a      	cmp	r3, #10
 800e9b0:	d107      	bne.n	800e9c2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e9b2:	6879      	ldr	r1, [r7, #4]
 800e9b4:	484a      	ldr	r0, [pc, #296]	@ (800eae0 <tcp_abandon+0x16c>)
 800e9b6:	f001 fad9 	bl	800ff6c <tcp_pcb_remove>
    tcp_free(pcb);
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f7ff fdb0 	bl	800e520 <tcp_free>
 800e9c0:	e082      	b.n	800eac8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9ce:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9d4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9dc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	691b      	ldr	r3, [r3, #16]
 800e9e2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	7d1b      	ldrb	r3, [r3, #20]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d126      	bne.n	800ea3a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	8adb      	ldrh	r3, [r3, #22]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d02e      	beq.n	800ea52 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e9f4:	4b3b      	ldr	r3, [pc, #236]	@ (800eae4 <tcp_abandon+0x170>)
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	687a      	ldr	r2, [r7, #4]
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	d105      	bne.n	800ea0a <tcp_abandon+0x96>
 800e9fe:	4b39      	ldr	r3, [pc, #228]	@ (800eae4 <tcp_abandon+0x170>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	68db      	ldr	r3, [r3, #12]
 800ea04:	4a37      	ldr	r2, [pc, #220]	@ (800eae4 <tcp_abandon+0x170>)
 800ea06:	6013      	str	r3, [r2, #0]
 800ea08:	e013      	b.n	800ea32 <tcp_abandon+0xbe>
 800ea0a:	4b36      	ldr	r3, [pc, #216]	@ (800eae4 <tcp_abandon+0x170>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	61fb      	str	r3, [r7, #28]
 800ea10:	e00c      	b.n	800ea2c <tcp_abandon+0xb8>
 800ea12:	69fb      	ldr	r3, [r7, #28]
 800ea14:	68db      	ldr	r3, [r3, #12]
 800ea16:	687a      	ldr	r2, [r7, #4]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d104      	bne.n	800ea26 <tcp_abandon+0xb2>
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	68da      	ldr	r2, [r3, #12]
 800ea20:	69fb      	ldr	r3, [r7, #28]
 800ea22:	60da      	str	r2, [r3, #12]
 800ea24:	e005      	b.n	800ea32 <tcp_abandon+0xbe>
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	68db      	ldr	r3, [r3, #12]
 800ea2a:	61fb      	str	r3, [r7, #28]
 800ea2c:	69fb      	ldr	r3, [r7, #28]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1ef      	bne.n	800ea12 <tcp_abandon+0x9e>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2200      	movs	r2, #0
 800ea36:	60da      	str	r2, [r3, #12]
 800ea38:	e00b      	b.n	800ea52 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800ea3a:	683b      	ldr	r3, [r7, #0]
 800ea3c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	8adb      	ldrh	r3, [r3, #22]
 800ea42:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ea44:	6879      	ldr	r1, [r7, #4]
 800ea46:	4828      	ldr	r0, [pc, #160]	@ (800eae8 <tcp_abandon+0x174>)
 800ea48:	f001 fa90 	bl	800ff6c <tcp_pcb_remove>
 800ea4c:	4b27      	ldr	r3, [pc, #156]	@ (800eaec <tcp_abandon+0x178>)
 800ea4e:	2201      	movs	r2, #1
 800ea50:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d004      	beq.n	800ea64 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f000 fff0 	bl	800fa44 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d004      	beq.n	800ea76 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea70:	4618      	mov	r0, r3
 800ea72:	f000 ffe7 	bl	800fa44 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d004      	beq.n	800ea88 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea82:	4618      	mov	r0, r3
 800ea84:	f000 ffde 	bl	800fa44 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800ea88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d00e      	beq.n	800eaac <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ea8e:	6879      	ldr	r1, [r7, #4]
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	3304      	adds	r3, #4
 800ea94:	687a      	ldr	r2, [r7, #4]
 800ea96:	8b12      	ldrh	r2, [r2, #24]
 800ea98:	9202      	str	r2, [sp, #8]
 800ea9a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ea9c:	9201      	str	r2, [sp, #4]
 800ea9e:	9300      	str	r3, [sp, #0]
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	697a      	ldr	r2, [r7, #20]
 800eaa4:	69b9      	ldr	r1, [r7, #24]
 800eaa6:	6878      	ldr	r0, [r7, #4]
 800eaa8:	f005 fc2a 	bl	8014300 <tcp_rst>
    }
    last_state = pcb->state;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	7d1b      	ldrb	r3, [r3, #20]
 800eab0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7ff fd34 	bl	800e520 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800eab8:	693b      	ldr	r3, [r7, #16]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d004      	beq.n	800eac8 <tcp_abandon+0x154>
 800eabe:	693b      	ldr	r3, [r7, #16]
 800eac0:	f06f 010c 	mvn.w	r1, #12
 800eac4:	68f8      	ldr	r0, [r7, #12]
 800eac6:	4798      	blx	r3
  }
}
 800eac8:	3728      	adds	r7, #40	@ 0x28
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	0801d688 	.word	0x0801d688
 800ead4:	0801d7cc 	.word	0x0801d7cc
 800ead8:	0801d6cc 	.word	0x0801d6cc
 800eadc:	0801d7e8 	.word	0x0801d7e8
 800eae0:	20066e18 	.word	0x20066e18
 800eae4:	20066e0c 	.word	0x20066e0c
 800eae8:	20066e14 	.word	0x20066e14
 800eaec:	20066e1c 	.word	0x20066e1c

0800eaf0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800eaf8:	2101      	movs	r1, #1
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f7ff ff3a 	bl	800e974 <tcp_abandon>
}
 800eb00:	bf00      	nop
 800eb02:	3708      	adds	r7, #8
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}

0800eb08 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b088      	sub	sp, #32
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	60f8      	str	r0, [r7, #12]
 800eb10:	60b9      	str	r1, [r7, #8]
 800eb12:	4613      	mov	r3, r2
 800eb14:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800eb16:	2304      	movs	r3, #4
 800eb18:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d101      	bne.n	800eb24 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800eb20:	4b3e      	ldr	r3, [pc, #248]	@ (800ec1c <tcp_bind+0x114>)
 800eb22:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d109      	bne.n	800eb3e <tcp_bind+0x36>
 800eb2a:	4b3d      	ldr	r3, [pc, #244]	@ (800ec20 <tcp_bind+0x118>)
 800eb2c:	f240 22a9 	movw	r2, #681	@ 0x2a9
 800eb30:	493c      	ldr	r1, [pc, #240]	@ (800ec24 <tcp_bind+0x11c>)
 800eb32:	483d      	ldr	r0, [pc, #244]	@ (800ec28 <tcp_bind+0x120>)
 800eb34:	f00a f90e 	bl	8018d54 <iprintf>
 800eb38:	f06f 030f 	mvn.w	r3, #15
 800eb3c:	e06a      	b.n	800ec14 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	7d1b      	ldrb	r3, [r3, #20]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d009      	beq.n	800eb5a <tcp_bind+0x52>
 800eb46:	4b36      	ldr	r3, [pc, #216]	@ (800ec20 <tcp_bind+0x118>)
 800eb48:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800eb4c:	4937      	ldr	r1, [pc, #220]	@ (800ec2c <tcp_bind+0x124>)
 800eb4e:	4836      	ldr	r0, [pc, #216]	@ (800ec28 <tcp_bind+0x120>)
 800eb50:	f00a f900 	bl	8018d54 <iprintf>
 800eb54:	f06f 0305 	mvn.w	r3, #5
 800eb58:	e05c      	b.n	800ec14 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800eb5a:	88fb      	ldrh	r3, [r7, #6]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d109      	bne.n	800eb74 <tcp_bind+0x6c>
    port = tcp_new_port();
 800eb60:	f000 f9f0 	bl	800ef44 <tcp_new_port>
 800eb64:	4603      	mov	r3, r0
 800eb66:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800eb68:	88fb      	ldrh	r3, [r7, #6]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d135      	bne.n	800ebda <tcp_bind+0xd2>
      return ERR_BUF;
 800eb6e:	f06f 0301 	mvn.w	r3, #1
 800eb72:	e04f      	b.n	800ec14 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800eb74:	2300      	movs	r3, #0
 800eb76:	61fb      	str	r3, [r7, #28]
 800eb78:	e02b      	b.n	800ebd2 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800eb7a:	4a2d      	ldr	r2, [pc, #180]	@ (800ec30 <tcp_bind+0x128>)
 800eb7c:	69fb      	ldr	r3, [r7, #28]
 800eb7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	61bb      	str	r3, [r7, #24]
 800eb86:	e01e      	b.n	800ebc6 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800eb88:	69bb      	ldr	r3, [r7, #24]
 800eb8a:	8adb      	ldrh	r3, [r3, #22]
 800eb8c:	88fa      	ldrh	r2, [r7, #6]
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	d116      	bne.n	800ebc0 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800eb92:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d010      	beq.n	800ebba <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800eb98:	69bb      	ldr	r3, [r7, #24]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d00c      	beq.n	800ebba <tcp_bind+0xb2>
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d009      	beq.n	800ebba <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d005      	beq.n	800ebba <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800ebae:	69bb      	ldr	r3, [r7, #24]
 800ebb0:	681a      	ldr	r2, [r3, #0]
 800ebb2:	68bb      	ldr	r3, [r7, #8]
 800ebb4:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	d102      	bne.n	800ebc0 <tcp_bind+0xb8>
              return ERR_USE;
 800ebba:	f06f 0307 	mvn.w	r3, #7
 800ebbe:	e029      	b.n	800ec14 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800ebc0:	69bb      	ldr	r3, [r7, #24]
 800ebc2:	68db      	ldr	r3, [r3, #12]
 800ebc4:	61bb      	str	r3, [r7, #24]
 800ebc6:	69bb      	ldr	r3, [r7, #24]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d1dd      	bne.n	800eb88 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800ebcc:	69fb      	ldr	r3, [r7, #28]
 800ebce:	3301      	adds	r3, #1
 800ebd0:	61fb      	str	r3, [r7, #28]
 800ebd2:	69fa      	ldr	r2, [r7, #28]
 800ebd4:	697b      	ldr	r3, [r7, #20]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	dbcf      	blt.n	800eb7a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800ebda:	68bb      	ldr	r3, [r7, #8]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d00c      	beq.n	800ebfa <tcp_bind+0xf2>
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d008      	beq.n	800ebfa <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d002      	beq.n	800ebf4 <tcp_bind+0xec>
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	e000      	b.n	800ebf6 <tcp_bind+0xee>
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	68fa      	ldr	r2, [r7, #12]
 800ebf8:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	88fa      	ldrh	r2, [r7, #6]
 800ebfe:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800ec00:	4b0c      	ldr	r3, [pc, #48]	@ (800ec34 <tcp_bind+0x12c>)
 800ec02:	681a      	ldr	r2, [r3, #0]
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	60da      	str	r2, [r3, #12]
 800ec08:	4a0a      	ldr	r2, [pc, #40]	@ (800ec34 <tcp_bind+0x12c>)
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	6013      	str	r3, [r2, #0]
 800ec0e:	f005 fd39 	bl	8014684 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800ec12:	2300      	movs	r3, #0
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	3720      	adds	r7, #32
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	bd80      	pop	{r7, pc}
 800ec1c:	0801f760 	.word	0x0801f760
 800ec20:	0801d688 	.word	0x0801d688
 800ec24:	0801d81c 	.word	0x0801d81c
 800ec28:	0801d6cc 	.word	0x0801d6cc
 800ec2c:	0801d834 	.word	0x0801d834
 800ec30:	0801f730 	.word	0x0801f730
 800ec34:	20066e0c 	.word	0x20066e0c

0800ec38 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	60f8      	str	r0, [r7, #12]
 800ec40:	60b9      	str	r1, [r7, #8]
 800ec42:	4613      	mov	r3, r2
 800ec44:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800ec46:	68bb      	ldr	r3, [r7, #8]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d106      	bne.n	800ec5a <tcp_accept_null+0x22>
 800ec4c:	4b07      	ldr	r3, [pc, #28]	@ (800ec6c <tcp_accept_null+0x34>)
 800ec4e:	f240 320f 	movw	r2, #783	@ 0x30f
 800ec52:	4907      	ldr	r1, [pc, #28]	@ (800ec70 <tcp_accept_null+0x38>)
 800ec54:	4807      	ldr	r0, [pc, #28]	@ (800ec74 <tcp_accept_null+0x3c>)
 800ec56:	f00a f87d 	bl	8018d54 <iprintf>

  tcp_abort(pcb);
 800ec5a:	68b8      	ldr	r0, [r7, #8]
 800ec5c:	f7ff ff48 	bl	800eaf0 <tcp_abort>

  return ERR_ABRT;
 800ec60:	f06f 030c 	mvn.w	r3, #12
}
 800ec64:	4618      	mov	r0, r3
 800ec66:	3710      	adds	r7, #16
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}
 800ec6c:	0801d688 	.word	0x0801d688
 800ec70:	0801d85c 	.word	0x0801d85c
 800ec74:	0801d6cc 	.word	0x0801d6cc

0800ec78 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b082      	sub	sp, #8
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
 800ec80:	460b      	mov	r3, r1
 800ec82:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800ec84:	78fb      	ldrb	r3, [r7, #3]
 800ec86:	2200      	movs	r2, #0
 800ec88:	4619      	mov	r1, r3
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 f806 	bl	800ec9c <tcp_listen_with_backlog_and_err>
 800ec90:	4603      	mov	r3, r0
}
 800ec92:	4618      	mov	r0, r3
 800ec94:	3708      	adds	r7, #8
 800ec96:	46bd      	mov	sp, r7
 800ec98:	bd80      	pop	{r7, pc}
	...

0800ec9c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b088      	sub	sp, #32
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	60f8      	str	r0, [r7, #12]
 800eca4:	460b      	mov	r3, r1
 800eca6:	607a      	str	r2, [r7, #4]
 800eca8:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d109      	bne.n	800ecc8 <tcp_listen_with_backlog_and_err+0x2c>
 800ecb4:	4b47      	ldr	r3, [pc, #284]	@ (800edd4 <tcp_listen_with_backlog_and_err+0x138>)
 800ecb6:	f240 3259 	movw	r2, #857	@ 0x359
 800ecba:	4947      	ldr	r1, [pc, #284]	@ (800edd8 <tcp_listen_with_backlog_and_err+0x13c>)
 800ecbc:	4847      	ldr	r0, [pc, #284]	@ (800eddc <tcp_listen_with_backlog_and_err+0x140>)
 800ecbe:	f00a f849 	bl	8018d54 <iprintf>
 800ecc2:	23f0      	movs	r3, #240	@ 0xf0
 800ecc4:	76fb      	strb	r3, [r7, #27]
 800ecc6:	e079      	b.n	800edbc <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	7d1b      	ldrb	r3, [r3, #20]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d009      	beq.n	800ece4 <tcp_listen_with_backlog_and_err+0x48>
 800ecd0:	4b40      	ldr	r3, [pc, #256]	@ (800edd4 <tcp_listen_with_backlog_and_err+0x138>)
 800ecd2:	f240 325a 	movw	r2, #858	@ 0x35a
 800ecd6:	4942      	ldr	r1, [pc, #264]	@ (800ede0 <tcp_listen_with_backlog_and_err+0x144>)
 800ecd8:	4840      	ldr	r0, [pc, #256]	@ (800eddc <tcp_listen_with_backlog_and_err+0x140>)
 800ecda:	f00a f83b 	bl	8018d54 <iprintf>
 800ecde:	23f1      	movs	r3, #241	@ 0xf1
 800ece0:	76fb      	strb	r3, [r7, #27]
 800ece2:	e06b      	b.n	800edbc <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	7d1b      	ldrb	r3, [r3, #20]
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d104      	bne.n	800ecf6 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800ecf0:	23f7      	movs	r3, #247	@ 0xf7
 800ecf2:	76fb      	strb	r3, [r7, #27]
    goto done;
 800ecf4:	e062      	b.n	800edbc <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800ecf6:	2002      	movs	r0, #2
 800ecf8:	f7fe f8e2 	bl	800cec0 <memp_malloc>
 800ecfc:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800ecfe:	69fb      	ldr	r3, [r7, #28]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d102      	bne.n	800ed0a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 800ed04:	23ff      	movs	r3, #255	@ 0xff
 800ed06:	76fb      	strb	r3, [r7, #27]
    goto done;
 800ed08:	e058      	b.n	800edbc <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	691a      	ldr	r2, [r3, #16]
 800ed0e:	69fb      	ldr	r3, [r7, #28]
 800ed10:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	8ada      	ldrh	r2, [r3, #22]
 800ed16:	69fb      	ldr	r3, [r7, #28]
 800ed18:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	2201      	movs	r2, #1
 800ed1e:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	7d5a      	ldrb	r2, [r3, #21]
 800ed24:	69fb      	ldr	r3, [r7, #28]
 800ed26:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	7a5a      	ldrb	r2, [r3, #9]
 800ed2c:	69fb      	ldr	r3, [r7, #28]
 800ed2e:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800ed30:	69fb      	ldr	r3, [r7, #28]
 800ed32:	2200      	movs	r2, #0
 800ed34:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	7ada      	ldrb	r2, [r3, #11]
 800ed3a:	69fb      	ldr	r3, [r7, #28]
 800ed3c:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	7a9a      	ldrb	r2, [r3, #10]
 800ed42:	69fb      	ldr	r3, [r7, #28]
 800ed44:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	681a      	ldr	r2, [r3, #0]
 800ed4a:	69fb      	ldr	r3, [r7, #28]
 800ed4c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	8adb      	ldrh	r3, [r3, #22]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d021      	beq.n	800ed9a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800ed56:	4b23      	ldr	r3, [pc, #140]	@ (800ede4 <tcp_listen_with_backlog_and_err+0x148>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	68fa      	ldr	r2, [r7, #12]
 800ed5c:	429a      	cmp	r2, r3
 800ed5e:	d105      	bne.n	800ed6c <tcp_listen_with_backlog_and_err+0xd0>
 800ed60:	4b20      	ldr	r3, [pc, #128]	@ (800ede4 <tcp_listen_with_backlog_and_err+0x148>)
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	68db      	ldr	r3, [r3, #12]
 800ed66:	4a1f      	ldr	r2, [pc, #124]	@ (800ede4 <tcp_listen_with_backlog_and_err+0x148>)
 800ed68:	6013      	str	r3, [r2, #0]
 800ed6a:	e013      	b.n	800ed94 <tcp_listen_with_backlog_and_err+0xf8>
 800ed6c:	4b1d      	ldr	r3, [pc, #116]	@ (800ede4 <tcp_listen_with_backlog_and_err+0x148>)
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	617b      	str	r3, [r7, #20]
 800ed72:	e00c      	b.n	800ed8e <tcp_listen_with_backlog_and_err+0xf2>
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	68db      	ldr	r3, [r3, #12]
 800ed78:	68fa      	ldr	r2, [r7, #12]
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d104      	bne.n	800ed88 <tcp_listen_with_backlog_and_err+0xec>
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	68da      	ldr	r2, [r3, #12]
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	60da      	str	r2, [r3, #12]
 800ed86:	e005      	b.n	800ed94 <tcp_listen_with_backlog_and_err+0xf8>
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	68db      	ldr	r3, [r3, #12]
 800ed8c:	617b      	str	r3, [r7, #20]
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d1ef      	bne.n	800ed74 <tcp_listen_with_backlog_and_err+0xd8>
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	2200      	movs	r2, #0
 800ed98:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 800ed9a:	68f8      	ldr	r0, [r7, #12]
 800ed9c:	f7ff fbc0 	bl	800e520 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800eda0:	69fb      	ldr	r3, [r7, #28]
 800eda2:	4a11      	ldr	r2, [pc, #68]	@ (800ede8 <tcp_listen_with_backlog_and_err+0x14c>)
 800eda4:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800eda6:	4b11      	ldr	r3, [pc, #68]	@ (800edec <tcp_listen_with_backlog_and_err+0x150>)
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	69fb      	ldr	r3, [r7, #28]
 800edac:	60da      	str	r2, [r3, #12]
 800edae:	4a0f      	ldr	r2, [pc, #60]	@ (800edec <tcp_listen_with_backlog_and_err+0x150>)
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	6013      	str	r3, [r2, #0]
 800edb4:	f005 fc66 	bl	8014684 <tcp_timer_needed>
  res = ERR_OK;
 800edb8:	2300      	movs	r3, #0
 800edba:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d002      	beq.n	800edc8 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	7efa      	ldrb	r2, [r7, #27]
 800edc6:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800edc8:	69fb      	ldr	r3, [r7, #28]
}
 800edca:	4618      	mov	r0, r3
 800edcc:	3720      	adds	r7, #32
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}
 800edd2:	bf00      	nop
 800edd4:	0801d688 	.word	0x0801d688
 800edd8:	0801d87c 	.word	0x0801d87c
 800eddc:	0801d6cc 	.word	0x0801d6cc
 800ede0:	0801d8ac 	.word	0x0801d8ac
 800ede4:	20066e0c 	.word	0x20066e0c
 800ede8:	0800ec39 	.word	0x0800ec39
 800edec:	20066e10 	.word	0x20066e10

0800edf0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d106      	bne.n	800ee0c <tcp_update_rcv_ann_wnd+0x1c>
 800edfe:	4b25      	ldr	r3, [pc, #148]	@ (800ee94 <tcp_update_rcv_ann_wnd+0xa4>)
 800ee00:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800ee04:	4924      	ldr	r1, [pc, #144]	@ (800ee98 <tcp_update_rcv_ann_wnd+0xa8>)
 800ee06:	4825      	ldr	r0, [pc, #148]	@ (800ee9c <tcp_update_rcv_ann_wnd+0xac>)
 800ee08:	f009 ffa4 	bl	8018d54 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee10:	687a      	ldr	r2, [r7, #4]
 800ee12:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800ee14:	4413      	add	r3, r2
 800ee16:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee1c:	687a      	ldr	r2, [r7, #4]
 800ee1e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800ee20:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800ee24:	bf28      	it	cs
 800ee26:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800ee2a:	b292      	uxth	r2, r2
 800ee2c:	4413      	add	r3, r2
 800ee2e:	68fa      	ldr	r2, [r7, #12]
 800ee30:	1ad3      	subs	r3, r2, r3
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	db08      	blt.n	800ee48 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee42:	68fa      	ldr	r2, [r7, #12]
 800ee44:	1ad3      	subs	r3, r2, r3
 800ee46:	e020      	b.n	800ee8a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee50:	1ad3      	subs	r3, r2, r3
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	dd03      	ble.n	800ee5e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ee5c:	e014      	b.n	800ee88 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee66:	1ad3      	subs	r3, r2, r3
 800ee68:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800ee6a:	68bb      	ldr	r3, [r7, #8]
 800ee6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee70:	d306      	bcc.n	800ee80 <tcp_update_rcv_ann_wnd+0x90>
 800ee72:	4b08      	ldr	r3, [pc, #32]	@ (800ee94 <tcp_update_rcv_ann_wnd+0xa4>)
 800ee74:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800ee78:	4909      	ldr	r1, [pc, #36]	@ (800eea0 <tcp_update_rcv_ann_wnd+0xb0>)
 800ee7a:	4808      	ldr	r0, [pc, #32]	@ (800ee9c <tcp_update_rcv_ann_wnd+0xac>)
 800ee7c:	f009 ff6a 	bl	8018d54 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	b29a      	uxth	r2, r3
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800ee88:	2300      	movs	r3, #0
  }
}
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	3710      	adds	r7, #16
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	bd80      	pop	{r7, pc}
 800ee92:	bf00      	nop
 800ee94:	0801d688 	.word	0x0801d688
 800ee98:	0801d8e4 	.word	0x0801d8e4
 800ee9c:	0801d6cc 	.word	0x0801d6cc
 800eea0:	0801d908 	.word	0x0801d908

0800eea4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b084      	sub	sp, #16
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
 800eeac:	460b      	mov	r3, r1
 800eeae:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d107      	bne.n	800eec6 <tcp_recved+0x22>
 800eeb6:	4b1f      	ldr	r3, [pc, #124]	@ (800ef34 <tcp_recved+0x90>)
 800eeb8:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800eebc:	491e      	ldr	r1, [pc, #120]	@ (800ef38 <tcp_recved+0x94>)
 800eebe:	481f      	ldr	r0, [pc, #124]	@ (800ef3c <tcp_recved+0x98>)
 800eec0:	f009 ff48 	bl	8018d54 <iprintf>
 800eec4:	e032      	b.n	800ef2c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	7d1b      	ldrb	r3, [r3, #20]
 800eeca:	2b01      	cmp	r3, #1
 800eecc:	d106      	bne.n	800eedc <tcp_recved+0x38>
 800eece:	4b19      	ldr	r3, [pc, #100]	@ (800ef34 <tcp_recved+0x90>)
 800eed0:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800eed4:	491a      	ldr	r1, [pc, #104]	@ (800ef40 <tcp_recved+0x9c>)
 800eed6:	4819      	ldr	r0, [pc, #100]	@ (800ef3c <tcp_recved+0x98>)
 800eed8:	f009 ff3c 	bl	8018d54 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800eee0:	887b      	ldrh	r3, [r7, #2]
 800eee2:	4413      	add	r3, r2
 800eee4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800eee6:	89fb      	ldrh	r3, [r7, #14]
 800eee8:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800eeec:	d804      	bhi.n	800eef8 <tcp_recved+0x54>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eef2:	89fa      	ldrh	r2, [r7, #14]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d204      	bcs.n	800ef02 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800eefe:	851a      	strh	r2, [r3, #40]	@ 0x28
 800ef00:	e002      	b.n	800ef08 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	89fa      	ldrh	r2, [r7, #14]
 800ef06:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f7ff ff71 	bl	800edf0 <tcp_update_rcv_ann_wnd>
 800ef0e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800ef16:	d309      	bcc.n	800ef2c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	8b5b      	ldrh	r3, [r3, #26]
 800ef1c:	f043 0302 	orr.w	r3, r3, #2
 800ef20:	b29a      	uxth	r2, r3
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ef26:	6878      	ldr	r0, [r7, #4]
 800ef28:	f004 fc36 	bl	8013798 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800ef2c:	3710      	adds	r7, #16
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}
 800ef32:	bf00      	nop
 800ef34:	0801d688 	.word	0x0801d688
 800ef38:	0801d924 	.word	0x0801d924
 800ef3c:	0801d6cc 	.word	0x0801d6cc
 800ef40:	0801d93c 	.word	0x0801d93c

0800ef44 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b083      	sub	sp, #12
 800ef48:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800ef4e:	4b1e      	ldr	r3, [pc, #120]	@ (800efc8 <tcp_new_port+0x84>)
 800ef50:	881b      	ldrh	r3, [r3, #0]
 800ef52:	3301      	adds	r3, #1
 800ef54:	b29a      	uxth	r2, r3
 800ef56:	4b1c      	ldr	r3, [pc, #112]	@ (800efc8 <tcp_new_port+0x84>)
 800ef58:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800ef5a:	4b1b      	ldr	r3, [pc, #108]	@ (800efc8 <tcp_new_port+0x84>)
 800ef5c:	881b      	ldrh	r3, [r3, #0]
 800ef5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ef62:	4293      	cmp	r3, r2
 800ef64:	d103      	bne.n	800ef6e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800ef66:	4b18      	ldr	r3, [pc, #96]	@ (800efc8 <tcp_new_port+0x84>)
 800ef68:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800ef6c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800ef6e:	2300      	movs	r3, #0
 800ef70:	71fb      	strb	r3, [r7, #7]
 800ef72:	e01e      	b.n	800efb2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800ef74:	79fb      	ldrb	r3, [r7, #7]
 800ef76:	4a15      	ldr	r2, [pc, #84]	@ (800efcc <tcp_new_port+0x88>)
 800ef78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	603b      	str	r3, [r7, #0]
 800ef80:	e011      	b.n	800efa6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	8ada      	ldrh	r2, [r3, #22]
 800ef86:	4b10      	ldr	r3, [pc, #64]	@ (800efc8 <tcp_new_port+0x84>)
 800ef88:	881b      	ldrh	r3, [r3, #0]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d108      	bne.n	800efa0 <tcp_new_port+0x5c>
        n++;
 800ef8e:	88bb      	ldrh	r3, [r7, #4]
 800ef90:	3301      	adds	r3, #1
 800ef92:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800ef94:	88bb      	ldrh	r3, [r7, #4]
 800ef96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ef9a:	d3d8      	bcc.n	800ef4e <tcp_new_port+0xa>
          return 0;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	e00d      	b.n	800efbc <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	68db      	ldr	r3, [r3, #12]
 800efa4:	603b      	str	r3, [r7, #0]
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d1ea      	bne.n	800ef82 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800efac:	79fb      	ldrb	r3, [r7, #7]
 800efae:	3301      	adds	r3, #1
 800efb0:	71fb      	strb	r3, [r7, #7]
 800efb2:	79fb      	ldrb	r3, [r7, #7]
 800efb4:	2b03      	cmp	r3, #3
 800efb6:	d9dd      	bls.n	800ef74 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800efb8:	4b03      	ldr	r3, [pc, #12]	@ (800efc8 <tcp_new_port+0x84>)
 800efba:	881b      	ldrh	r3, [r3, #0]
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	370c      	adds	r7, #12
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr
 800efc8:	20000024 	.word	0x20000024
 800efcc:	0801f730 	.word	0x0801f730

0800efd0 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	b08a      	sub	sp, #40	@ 0x28
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	60f8      	str	r0, [r7, #12]
 800efd8:	60b9      	str	r1, [r7, #8]
 800efda:	603b      	str	r3, [r7, #0]
 800efdc:	4613      	mov	r3, r2
 800efde:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 800efe0:	2300      	movs	r3, #0
 800efe2:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d109      	bne.n	800effe <tcp_connect+0x2e>
 800efea:	4b7d      	ldr	r3, [pc, #500]	@ (800f1e0 <tcp_connect+0x210>)
 800efec:	f240 4235 	movw	r2, #1077	@ 0x435
 800eff0:	497c      	ldr	r1, [pc, #496]	@ (800f1e4 <tcp_connect+0x214>)
 800eff2:	487d      	ldr	r0, [pc, #500]	@ (800f1e8 <tcp_connect+0x218>)
 800eff4:	f009 feae 	bl	8018d54 <iprintf>
 800eff8:	f06f 030f 	mvn.w	r3, #15
 800effc:	e0ec      	b.n	800f1d8 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d109      	bne.n	800f018 <tcp_connect+0x48>
 800f004:	4b76      	ldr	r3, [pc, #472]	@ (800f1e0 <tcp_connect+0x210>)
 800f006:	f240 4236 	movw	r2, #1078	@ 0x436
 800f00a:	4978      	ldr	r1, [pc, #480]	@ (800f1ec <tcp_connect+0x21c>)
 800f00c:	4876      	ldr	r0, [pc, #472]	@ (800f1e8 <tcp_connect+0x218>)
 800f00e:	f009 fea1 	bl	8018d54 <iprintf>
 800f012:	f06f 030f 	mvn.w	r3, #15
 800f016:	e0df      	b.n	800f1d8 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	7d1b      	ldrb	r3, [r3, #20]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d009      	beq.n	800f034 <tcp_connect+0x64>
 800f020:	4b6f      	ldr	r3, [pc, #444]	@ (800f1e0 <tcp_connect+0x210>)
 800f022:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 800f026:	4972      	ldr	r1, [pc, #456]	@ (800f1f0 <tcp_connect+0x220>)
 800f028:	486f      	ldr	r0, [pc, #444]	@ (800f1e8 <tcp_connect+0x218>)
 800f02a:	f009 fe93 	bl	8018d54 <iprintf>
 800f02e:	f06f 0309 	mvn.w	r3, #9
 800f032:	e0d1      	b.n	800f1d8 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d002      	beq.n	800f040 <tcp_connect+0x70>
 800f03a:	68bb      	ldr	r3, [r7, #8]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	e000      	b.n	800f042 <tcp_connect+0x72>
 800f040:	2300      	movs	r3, #0
 800f042:	68fa      	ldr	r2, [r7, #12]
 800f044:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	88fa      	ldrh	r2, [r7, #6]
 800f04a:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	7a1b      	ldrb	r3, [r3, #8]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d006      	beq.n	800f062 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	7a1b      	ldrb	r3, [r3, #8]
 800f058:	4618      	mov	r0, r3
 800f05a:	f7fe fabd 	bl	800d5d8 <netif_get_by_index>
 800f05e:	6278      	str	r0, [r7, #36]	@ 0x24
 800f060:	e005      	b.n	800f06e <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	3304      	adds	r3, #4
 800f066:	4618      	mov	r0, r3
 800f068:	f007 fa02 	bl	8016470 <ip4_route>
 800f06c:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 800f06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f070:	2b00      	cmp	r3, #0
 800f072:	d102      	bne.n	800f07a <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 800f074:	f06f 0303 	mvn.w	r3, #3
 800f078:	e0ae      	b.n	800f1d8 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d003      	beq.n	800f088 <tcp_connect+0xb8>
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d111      	bne.n	800f0ac <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 800f088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d002      	beq.n	800f094 <tcp_connect+0xc4>
 800f08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f090:	3304      	adds	r3, #4
 800f092:	e000      	b.n	800f096 <tcp_connect+0xc6>
 800f094:	2300      	movs	r3, #0
 800f096:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 800f098:	69fb      	ldr	r3, [r7, #28]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d102      	bne.n	800f0a4 <tcp_connect+0xd4>
      return ERR_RTE;
 800f09e:	f06f 0303 	mvn.w	r3, #3
 800f0a2:	e099      	b.n	800f1d8 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	681a      	ldr	r2, [r3, #0]
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	8adb      	ldrh	r3, [r3, #22]
 800f0b0:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	8adb      	ldrh	r3, [r3, #22]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d10c      	bne.n	800f0d4 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 800f0ba:	f7ff ff43 	bl	800ef44 <tcp_new_port>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	461a      	mov	r2, r3
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	8adb      	ldrh	r3, [r3, #22]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d102      	bne.n	800f0d4 <tcp_connect+0x104>
      return ERR_BUF;
 800f0ce:	f06f 0301 	mvn.w	r3, #1
 800f0d2:	e081      	b.n	800f1d8 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 800f0d4:	68f8      	ldr	r0, [r7, #12]
 800f0d6:	f000 ffdd 	bl	8010094 <tcp_next_iss>
 800f0da:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2200      	movs	r2, #0
 800f0e0:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	697a      	ldr	r2, [r7, #20]
 800f0e6:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	1e5a      	subs	r2, r3, #1
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 800f0f0:	697b      	ldr	r3, [r7, #20]
 800f0f2:	1e5a      	subs	r2, r3, #1
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 800f0f8:	697b      	ldr	r3, [r7, #20]
 800f0fa:	1e5a      	subs	r2, r3, #1
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800f106:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800f11e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800f128:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	3304      	adds	r3, #4
 800f132:	461a      	mov	r2, r3
 800f134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f136:	f000 ffd3 	bl	80100e0 <tcp_eff_send_mss_netif>
 800f13a:	4603      	mov	r3, r0
 800f13c:	461a      	mov	r2, r3
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	2201      	movs	r2, #1
 800f146:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	683a      	ldr	r2, [r7, #0]
 800f14e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800f152:	2102      	movs	r1, #2
 800f154:	68f8      	ldr	r0, [r7, #12]
 800f156:	f004 fa31 	bl	80135bc <tcp_enqueue_flags>
 800f15a:	4603      	mov	r3, r0
 800f15c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 800f15e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d136      	bne.n	800f1d4 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	2202      	movs	r2, #2
 800f16a:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 800f16c:	8b7b      	ldrh	r3, [r7, #26]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d021      	beq.n	800f1b6 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800f172:	4b20      	ldr	r3, [pc, #128]	@ (800f1f4 <tcp_connect+0x224>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	68fa      	ldr	r2, [r7, #12]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d105      	bne.n	800f188 <tcp_connect+0x1b8>
 800f17c:	4b1d      	ldr	r3, [pc, #116]	@ (800f1f4 <tcp_connect+0x224>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	68db      	ldr	r3, [r3, #12]
 800f182:	4a1c      	ldr	r2, [pc, #112]	@ (800f1f4 <tcp_connect+0x224>)
 800f184:	6013      	str	r3, [r2, #0]
 800f186:	e013      	b.n	800f1b0 <tcp_connect+0x1e0>
 800f188:	4b1a      	ldr	r3, [pc, #104]	@ (800f1f4 <tcp_connect+0x224>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	623b      	str	r3, [r7, #32]
 800f18e:	e00c      	b.n	800f1aa <tcp_connect+0x1da>
 800f190:	6a3b      	ldr	r3, [r7, #32]
 800f192:	68db      	ldr	r3, [r3, #12]
 800f194:	68fa      	ldr	r2, [r7, #12]
 800f196:	429a      	cmp	r2, r3
 800f198:	d104      	bne.n	800f1a4 <tcp_connect+0x1d4>
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	68da      	ldr	r2, [r3, #12]
 800f19e:	6a3b      	ldr	r3, [r7, #32]
 800f1a0:	60da      	str	r2, [r3, #12]
 800f1a2:	e005      	b.n	800f1b0 <tcp_connect+0x1e0>
 800f1a4:	6a3b      	ldr	r3, [r7, #32]
 800f1a6:	68db      	ldr	r3, [r3, #12]
 800f1a8:	623b      	str	r3, [r7, #32]
 800f1aa:	6a3b      	ldr	r3, [r7, #32]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d1ef      	bne.n	800f190 <tcp_connect+0x1c0>
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 800f1b6:	4b10      	ldr	r3, [pc, #64]	@ (800f1f8 <tcp_connect+0x228>)
 800f1b8:	681a      	ldr	r2, [r3, #0]
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	60da      	str	r2, [r3, #12]
 800f1be:	4a0e      	ldr	r2, [pc, #56]	@ (800f1f8 <tcp_connect+0x228>)
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	6013      	str	r3, [r2, #0]
 800f1c4:	f005 fa5e 	bl	8014684 <tcp_timer_needed>
 800f1c8:	4b0c      	ldr	r3, [pc, #48]	@ (800f1fc <tcp_connect+0x22c>)
 800f1ca:	2201      	movs	r2, #1
 800f1cc:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 800f1ce:	68f8      	ldr	r0, [r7, #12]
 800f1d0:	f004 fae2 	bl	8013798 <tcp_output>
  }
  return ret;
 800f1d4:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800f1d8:	4618      	mov	r0, r3
 800f1da:	3728      	adds	r7, #40	@ 0x28
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	bd80      	pop	{r7, pc}
 800f1e0:	0801d688 	.word	0x0801d688
 800f1e4:	0801d964 	.word	0x0801d964
 800f1e8:	0801d6cc 	.word	0x0801d6cc
 800f1ec:	0801d980 	.word	0x0801d980
 800f1f0:	0801d99c 	.word	0x0801d99c
 800f1f4:	20066e0c 	.word	0x20066e0c
 800f1f8:	20066e14 	.word	0x20066e14
 800f1fc:	20066e1c 	.word	0x20066e1c

0800f200 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800f200:	b5b0      	push	{r4, r5, r7, lr}
 800f202:	b090      	sub	sp, #64	@ 0x40
 800f204:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800f206:	2300      	movs	r3, #0
 800f208:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800f20c:	4b95      	ldr	r3, [pc, #596]	@ (800f464 <tcp_slowtmr+0x264>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	3301      	adds	r3, #1
 800f212:	4a94      	ldr	r2, [pc, #592]	@ (800f464 <tcp_slowtmr+0x264>)
 800f214:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800f216:	4b94      	ldr	r3, [pc, #592]	@ (800f468 <tcp_slowtmr+0x268>)
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	3301      	adds	r3, #1
 800f21c:	b2da      	uxtb	r2, r3
 800f21e:	4b92      	ldr	r3, [pc, #584]	@ (800f468 <tcp_slowtmr+0x268>)
 800f220:	701a      	strb	r2, [r3, #0]
 800f222:	e000      	b.n	800f226 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800f224:	bf00      	nop
  prev = NULL;
 800f226:	2300      	movs	r3, #0
 800f228:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800f22a:	4b90      	ldr	r3, [pc, #576]	@ (800f46c <tcp_slowtmr+0x26c>)
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800f230:	e29d      	b.n	800f76e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800f232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f234:	7d1b      	ldrb	r3, [r3, #20]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d106      	bne.n	800f248 <tcp_slowtmr+0x48>
 800f23a:	4b8d      	ldr	r3, [pc, #564]	@ (800f470 <tcp_slowtmr+0x270>)
 800f23c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800f240:	498c      	ldr	r1, [pc, #560]	@ (800f474 <tcp_slowtmr+0x274>)
 800f242:	488d      	ldr	r0, [pc, #564]	@ (800f478 <tcp_slowtmr+0x278>)
 800f244:	f009 fd86 	bl	8018d54 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800f248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f24a:	7d1b      	ldrb	r3, [r3, #20]
 800f24c:	2b01      	cmp	r3, #1
 800f24e:	d106      	bne.n	800f25e <tcp_slowtmr+0x5e>
 800f250:	4b87      	ldr	r3, [pc, #540]	@ (800f470 <tcp_slowtmr+0x270>)
 800f252:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800f256:	4989      	ldr	r1, [pc, #548]	@ (800f47c <tcp_slowtmr+0x27c>)
 800f258:	4887      	ldr	r0, [pc, #540]	@ (800f478 <tcp_slowtmr+0x278>)
 800f25a:	f009 fd7b 	bl	8018d54 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800f25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f260:	7d1b      	ldrb	r3, [r3, #20]
 800f262:	2b0a      	cmp	r3, #10
 800f264:	d106      	bne.n	800f274 <tcp_slowtmr+0x74>
 800f266:	4b82      	ldr	r3, [pc, #520]	@ (800f470 <tcp_slowtmr+0x270>)
 800f268:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800f26c:	4984      	ldr	r1, [pc, #528]	@ (800f480 <tcp_slowtmr+0x280>)
 800f26e:	4882      	ldr	r0, [pc, #520]	@ (800f478 <tcp_slowtmr+0x278>)
 800f270:	f009 fd70 	bl	8018d54 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800f274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f276:	7f9a      	ldrb	r2, [r3, #30]
 800f278:	4b7b      	ldr	r3, [pc, #492]	@ (800f468 <tcp_slowtmr+0x268>)
 800f27a:	781b      	ldrb	r3, [r3, #0]
 800f27c:	429a      	cmp	r2, r3
 800f27e:	d105      	bne.n	800f28c <tcp_slowtmr+0x8c>
      prev = pcb;
 800f280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f282:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800f284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f286:	68db      	ldr	r3, [r3, #12]
 800f288:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800f28a:	e270      	b.n	800f76e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800f28c:	4b76      	ldr	r3, [pc, #472]	@ (800f468 <tcp_slowtmr+0x268>)
 800f28e:	781a      	ldrb	r2, [r3, #0]
 800f290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f292:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800f294:	2300      	movs	r3, #0
 800f296:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800f29a:	2300      	movs	r3, #0
 800f29c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800f2a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2a2:	7d1b      	ldrb	r3, [r3, #20]
 800f2a4:	2b02      	cmp	r3, #2
 800f2a6:	d10a      	bne.n	800f2be <tcp_slowtmr+0xbe>
 800f2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f2ae:	2b05      	cmp	r3, #5
 800f2b0:	d905      	bls.n	800f2be <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800f2b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2b6:	3301      	adds	r3, #1
 800f2b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f2bc:	e11e      	b.n	800f4fc <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800f2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f2c4:	2b0b      	cmp	r3, #11
 800f2c6:	d905      	bls.n	800f2d4 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800f2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f2cc:	3301      	adds	r3, #1
 800f2ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f2d2:	e113      	b.n	800f4fc <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800f2d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2d6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d075      	beq.n	800f3ca <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800f2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d006      	beq.n	800f2f4 <tcp_slowtmr+0xf4>
 800f2e6:	4b62      	ldr	r3, [pc, #392]	@ (800f470 <tcp_slowtmr+0x270>)
 800f2e8:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800f2ec:	4965      	ldr	r1, [pc, #404]	@ (800f484 <tcp_slowtmr+0x284>)
 800f2ee:	4862      	ldr	r0, [pc, #392]	@ (800f478 <tcp_slowtmr+0x278>)
 800f2f0:	f009 fd30 	bl	8018d54 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800f2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d106      	bne.n	800f30a <tcp_slowtmr+0x10a>
 800f2fc:	4b5c      	ldr	r3, [pc, #368]	@ (800f470 <tcp_slowtmr+0x270>)
 800f2fe:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800f302:	4961      	ldr	r1, [pc, #388]	@ (800f488 <tcp_slowtmr+0x288>)
 800f304:	485c      	ldr	r0, [pc, #368]	@ (800f478 <tcp_slowtmr+0x278>)
 800f306:	f009 fd25 	bl	8018d54 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800f30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f30c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800f310:	2b0b      	cmp	r3, #11
 800f312:	d905      	bls.n	800f320 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800f314:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f318:	3301      	adds	r3, #1
 800f31a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f31e:	e0ed      	b.n	800f4fc <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800f320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f322:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800f326:	3b01      	subs	r3, #1
 800f328:	4a58      	ldr	r2, [pc, #352]	@ (800f48c <tcp_slowtmr+0x28c>)
 800f32a:	5cd3      	ldrb	r3, [r2, r3]
 800f32c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800f32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f330:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800f334:	7c7a      	ldrb	r2, [r7, #17]
 800f336:	429a      	cmp	r2, r3
 800f338:	d907      	bls.n	800f34a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800f33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f33c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800f340:	3301      	adds	r3, #1
 800f342:	b2da      	uxtb	r2, r3
 800f344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f346:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800f34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f34c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800f350:	7c7a      	ldrb	r2, [r7, #17]
 800f352:	429a      	cmp	r2, r3
 800f354:	f200 80d2 	bhi.w	800f4fc <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800f358:	2301      	movs	r3, #1
 800f35a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800f35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f35e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f362:	2b00      	cmp	r3, #0
 800f364:	d108      	bne.n	800f378 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800f366:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f368:	f005 f8be 	bl	80144e8 <tcp_zero_window_probe>
 800f36c:	4603      	mov	r3, r0
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d014      	beq.n	800f39c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800f372:	2300      	movs	r3, #0
 800f374:	623b      	str	r3, [r7, #32]
 800f376:	e011      	b.n	800f39c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800f378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f37a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f37e:	4619      	mov	r1, r3
 800f380:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f382:	f003 ff83 	bl	801328c <tcp_split_unsent_seg>
 800f386:	4603      	mov	r3, r0
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d107      	bne.n	800f39c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800f38c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f38e:	f004 fa03 	bl	8013798 <tcp_output>
 800f392:	4603      	mov	r3, r0
 800f394:	2b00      	cmp	r3, #0
 800f396:	d101      	bne.n	800f39c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800f398:	2300      	movs	r3, #0
 800f39a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800f39c:	6a3b      	ldr	r3, [r7, #32]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	f000 80ac 	beq.w	800f4fc <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800f3a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800f3ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ae:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800f3b2:	2b06      	cmp	r3, #6
 800f3b4:	f200 80a2 	bhi.w	800f4fc <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800f3b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ba:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800f3be:	3301      	adds	r3, #1
 800f3c0:	b2da      	uxtb	r2, r3
 800f3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3c4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800f3c8:	e098      	b.n	800f4fc <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800f3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3cc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	db0f      	blt.n	800f3f4 <tcp_slowtmr+0x1f4>
 800f3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3d6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f3da:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d008      	beq.n	800f3f4 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800f3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3e4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	3301      	adds	r3, #1
 800f3ec:	b29b      	uxth	r3, r3
 800f3ee:	b21a      	sxth	r2, r3
 800f3f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3f2:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800f3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3f6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800f3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3fc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800f400:	429a      	cmp	r2, r3
 800f402:	db7b      	blt.n	800f4fc <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800f404:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f406:	f004 fcbb 	bl	8013d80 <tcp_rexmit_rto_prepare>
 800f40a:	4603      	mov	r3, r0
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d007      	beq.n	800f420 <tcp_slowtmr+0x220>
 800f410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f414:	2b00      	cmp	r3, #0
 800f416:	d171      	bne.n	800f4fc <tcp_slowtmr+0x2fc>
 800f418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f41a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d06d      	beq.n	800f4fc <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800f420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f422:	7d1b      	ldrb	r3, [r3, #20]
 800f424:	2b02      	cmp	r3, #2
 800f426:	d03a      	beq.n	800f49e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800f428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f42a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f42e:	2b0c      	cmp	r3, #12
 800f430:	bf28      	it	cs
 800f432:	230c      	movcs	r3, #12
 800f434:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800f436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f438:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800f43c:	10db      	asrs	r3, r3, #3
 800f43e:	b21b      	sxth	r3, r3
 800f440:	461a      	mov	r2, r3
 800f442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f444:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800f448:	4413      	add	r3, r2
 800f44a:	7efa      	ldrb	r2, [r7, #27]
 800f44c:	4910      	ldr	r1, [pc, #64]	@ (800f490 <tcp_slowtmr+0x290>)
 800f44e:	5c8a      	ldrb	r2, [r1, r2]
 800f450:	4093      	lsls	r3, r2
 800f452:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800f45a:	4293      	cmp	r3, r2
 800f45c:	dc1a      	bgt.n	800f494 <tcp_slowtmr+0x294>
 800f45e:	697b      	ldr	r3, [r7, #20]
 800f460:	b21a      	sxth	r2, r3
 800f462:	e019      	b.n	800f498 <tcp_slowtmr+0x298>
 800f464:	20066e08 	.word	0x20066e08
 800f468:	20066e1e 	.word	0x20066e1e
 800f46c:	20066e14 	.word	0x20066e14
 800f470:	0801d688 	.word	0x0801d688
 800f474:	0801d9cc 	.word	0x0801d9cc
 800f478:	0801d6cc 	.word	0x0801d6cc
 800f47c:	0801d9f8 	.word	0x0801d9f8
 800f480:	0801da24 	.word	0x0801da24
 800f484:	0801da54 	.word	0x0801da54
 800f488:	0801da88 	.word	0x0801da88
 800f48c:	0801f728 	.word	0x0801f728
 800f490:	0801f718 	.word	0x0801f718
 800f494:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800f498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f49a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800f49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800f4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4a6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ac:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	bf28      	it	cs
 800f4b4:	4613      	movcs	r3, r2
 800f4b6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800f4b8:	8a7b      	ldrh	r3, [r7, #18]
 800f4ba:	085b      	lsrs	r3, r3, #1
 800f4bc:	b29a      	uxth	r2, r3
 800f4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4c0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800f4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4c6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800f4ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4ce:	005b      	lsls	r3, r3, #1
 800f4d0:	b29b      	uxth	r3, r3
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d206      	bcs.n	800f4e4 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800f4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4da:	005b      	lsls	r3, r3, #1
 800f4dc:	b29a      	uxth	r2, r3
 800f4de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4e0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800f4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4e6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800f4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ea:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800f4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800f4f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4f8:	f004 fcb2 	bl	8013e60 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800f4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4fe:	7d1b      	ldrb	r3, [r3, #20]
 800f500:	2b06      	cmp	r3, #6
 800f502:	d111      	bne.n	800f528 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800f504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f506:	8b5b      	ldrh	r3, [r3, #26]
 800f508:	f003 0310 	and.w	r3, r3, #16
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d00b      	beq.n	800f528 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f510:	4b9c      	ldr	r3, [pc, #624]	@ (800f784 <tcp_slowtmr+0x584>)
 800f512:	681a      	ldr	r2, [r3, #0]
 800f514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f516:	6a1b      	ldr	r3, [r3, #32]
 800f518:	1ad3      	subs	r3, r2, r3
 800f51a:	2b28      	cmp	r3, #40	@ 0x28
 800f51c:	d904      	bls.n	800f528 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800f51e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f522:	3301      	adds	r3, #1
 800f524:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800f528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f52a:	7a5b      	ldrb	r3, [r3, #9]
 800f52c:	f003 0308 	and.w	r3, r3, #8
 800f530:	2b00      	cmp	r3, #0
 800f532:	d04a      	beq.n	800f5ca <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800f534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f536:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800f538:	2b04      	cmp	r3, #4
 800f53a:	d003      	beq.n	800f544 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800f53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f53e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800f540:	2b07      	cmp	r3, #7
 800f542:	d142      	bne.n	800f5ca <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f544:	4b8f      	ldr	r3, [pc, #572]	@ (800f784 <tcp_slowtmr+0x584>)
 800f546:	681a      	ldr	r2, [r3, #0]
 800f548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f54a:	6a1b      	ldr	r3, [r3, #32]
 800f54c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800f54e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f550:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800f554:	4b8c      	ldr	r3, [pc, #560]	@ (800f788 <tcp_slowtmr+0x588>)
 800f556:	440b      	add	r3, r1
 800f558:	498c      	ldr	r1, [pc, #560]	@ (800f78c <tcp_slowtmr+0x58c>)
 800f55a:	fba1 1303 	umull	r1, r3, r1, r3
 800f55e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f560:	429a      	cmp	r2, r3
 800f562:	d90a      	bls.n	800f57a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800f564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f568:	3301      	adds	r3, #1
 800f56a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800f56e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f572:	3301      	adds	r3, #1
 800f574:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800f578:	e027      	b.n	800f5ca <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f57a:	4b82      	ldr	r3, [pc, #520]	@ (800f784 <tcp_slowtmr+0x584>)
 800f57c:	681a      	ldr	r2, [r3, #0]
 800f57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f580:	6a1b      	ldr	r3, [r3, #32]
 800f582:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800f584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f586:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800f58a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f58c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800f590:	4618      	mov	r0, r3
 800f592:	4b7f      	ldr	r3, [pc, #508]	@ (800f790 <tcp_slowtmr+0x590>)
 800f594:	fb00 f303 	mul.w	r3, r0, r3
 800f598:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800f59a:	497c      	ldr	r1, [pc, #496]	@ (800f78c <tcp_slowtmr+0x58c>)
 800f59c:	fba1 1303 	umull	r1, r3, r1, r3
 800f5a0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	d911      	bls.n	800f5ca <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800f5a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f5a8:	f004 ff5e 	bl	8014468 <tcp_keepalive>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800f5b2:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d107      	bne.n	800f5ca <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800f5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5bc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800f5c0:	3301      	adds	r3, #1
 800f5c2:	b2da      	uxtb	r2, r3
 800f5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5c6:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800f5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d011      	beq.n	800f5f6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800f5d2:	4b6c      	ldr	r3, [pc, #432]	@ (800f784 <tcp_slowtmr+0x584>)
 800f5d4:	681a      	ldr	r2, [r3, #0]
 800f5d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5d8:	6a1b      	ldr	r3, [r3, #32]
 800f5da:	1ad2      	subs	r2, r2, r3
 800f5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5de:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	460b      	mov	r3, r1
 800f5e6:	005b      	lsls	r3, r3, #1
 800f5e8:	440b      	add	r3, r1
 800f5ea:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800f5ec:	429a      	cmp	r2, r3
 800f5ee:	d302      	bcc.n	800f5f6 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800f5f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f5f2:	f000 fe1f 	bl	8010234 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800f5f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f8:	7d1b      	ldrb	r3, [r3, #20]
 800f5fa:	2b03      	cmp	r3, #3
 800f5fc:	d10b      	bne.n	800f616 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f5fe:	4b61      	ldr	r3, [pc, #388]	@ (800f784 <tcp_slowtmr+0x584>)
 800f600:	681a      	ldr	r2, [r3, #0]
 800f602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f604:	6a1b      	ldr	r3, [r3, #32]
 800f606:	1ad3      	subs	r3, r2, r3
 800f608:	2b28      	cmp	r3, #40	@ 0x28
 800f60a:	d904      	bls.n	800f616 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800f60c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f610:	3301      	adds	r3, #1
 800f612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800f616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f618:	7d1b      	ldrb	r3, [r3, #20]
 800f61a:	2b09      	cmp	r3, #9
 800f61c:	d10b      	bne.n	800f636 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f61e:	4b59      	ldr	r3, [pc, #356]	@ (800f784 <tcp_slowtmr+0x584>)
 800f620:	681a      	ldr	r2, [r3, #0]
 800f622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f624:	6a1b      	ldr	r3, [r3, #32]
 800f626:	1ad3      	subs	r3, r2, r3
 800f628:	2bf0      	cmp	r3, #240	@ 0xf0
 800f62a:	d904      	bls.n	800f636 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800f62c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f630:	3301      	adds	r3, #1
 800f632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800f636:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d060      	beq.n	800f700 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800f63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f644:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800f646:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f648:	f000 fc40 	bl	800fecc <tcp_pcb_purge>
      if (prev != NULL) {
 800f64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d010      	beq.n	800f674 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800f652:	4b50      	ldr	r3, [pc, #320]	@ (800f794 <tcp_slowtmr+0x594>)
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f658:	429a      	cmp	r2, r3
 800f65a:	d106      	bne.n	800f66a <tcp_slowtmr+0x46a>
 800f65c:	4b4e      	ldr	r3, [pc, #312]	@ (800f798 <tcp_slowtmr+0x598>)
 800f65e:	f240 526d 	movw	r2, #1389	@ 0x56d
 800f662:	494e      	ldr	r1, [pc, #312]	@ (800f79c <tcp_slowtmr+0x59c>)
 800f664:	484e      	ldr	r0, [pc, #312]	@ (800f7a0 <tcp_slowtmr+0x5a0>)
 800f666:	f009 fb75 	bl	8018d54 <iprintf>
        prev->next = pcb->next;
 800f66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f66c:	68da      	ldr	r2, [r3, #12]
 800f66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f670:	60da      	str	r2, [r3, #12]
 800f672:	e00f      	b.n	800f694 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800f674:	4b47      	ldr	r3, [pc, #284]	@ (800f794 <tcp_slowtmr+0x594>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f67a:	429a      	cmp	r2, r3
 800f67c:	d006      	beq.n	800f68c <tcp_slowtmr+0x48c>
 800f67e:	4b46      	ldr	r3, [pc, #280]	@ (800f798 <tcp_slowtmr+0x598>)
 800f680:	f240 5271 	movw	r2, #1393	@ 0x571
 800f684:	4947      	ldr	r1, [pc, #284]	@ (800f7a4 <tcp_slowtmr+0x5a4>)
 800f686:	4846      	ldr	r0, [pc, #280]	@ (800f7a0 <tcp_slowtmr+0x5a0>)
 800f688:	f009 fb64 	bl	8018d54 <iprintf>
        tcp_active_pcbs = pcb->next;
 800f68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f68e:	68db      	ldr	r3, [r3, #12]
 800f690:	4a40      	ldr	r2, [pc, #256]	@ (800f794 <tcp_slowtmr+0x594>)
 800f692:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800f694:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d013      	beq.n	800f6c4 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800f69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f69e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800f6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6a2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f6a4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800f6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6a8:	3304      	adds	r3, #4
 800f6aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6ac:	8ad2      	ldrh	r2, [r2, #22]
 800f6ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f6b0:	8b09      	ldrh	r1, [r1, #24]
 800f6b2:	9102      	str	r1, [sp, #8]
 800f6b4:	9201      	str	r2, [sp, #4]
 800f6b6:	9300      	str	r3, [sp, #0]
 800f6b8:	462b      	mov	r3, r5
 800f6ba:	4622      	mov	r2, r4
 800f6bc:	4601      	mov	r1, r0
 800f6be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6c0:	f004 fe1e 	bl	8014300 <tcp_rst>
      err_arg = pcb->callback_arg;
 800f6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6c6:	691b      	ldr	r3, [r3, #16]
 800f6c8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800f6ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6cc:	7d1b      	ldrb	r3, [r3, #20]
 800f6ce:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800f6d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6d2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800f6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800f6da:	6838      	ldr	r0, [r7, #0]
 800f6dc:	f7fe ff20 	bl	800e520 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800f6e0:	4b31      	ldr	r3, [pc, #196]	@ (800f7a8 <tcp_slowtmr+0x5a8>)
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d004      	beq.n	800f6f6 <tcp_slowtmr+0x4f6>
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	f06f 010c 	mvn.w	r1, #12
 800f6f2:	68b8      	ldr	r0, [r7, #8]
 800f6f4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800f6f6:	4b2c      	ldr	r3, [pc, #176]	@ (800f7a8 <tcp_slowtmr+0x5a8>)
 800f6f8:	781b      	ldrb	r3, [r3, #0]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d037      	beq.n	800f76e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800f6fe:	e592      	b.n	800f226 <tcp_slowtmr+0x26>
      prev = pcb;
 800f700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f702:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800f704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f706:	68db      	ldr	r3, [r3, #12]
 800f708:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800f70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f70c:	7f1b      	ldrb	r3, [r3, #28]
 800f70e:	3301      	adds	r3, #1
 800f710:	b2da      	uxtb	r2, r3
 800f712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f714:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800f716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f718:	7f1a      	ldrb	r2, [r3, #28]
 800f71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f71c:	7f5b      	ldrb	r3, [r3, #29]
 800f71e:	429a      	cmp	r2, r3
 800f720:	d325      	bcc.n	800f76e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800f722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f724:	2200      	movs	r2, #0
 800f726:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800f728:	4b1f      	ldr	r3, [pc, #124]	@ (800f7a8 <tcp_slowtmr+0x5a8>)
 800f72a:	2200      	movs	r2, #0
 800f72c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800f72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f730:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f734:	2b00      	cmp	r3, #0
 800f736:	d00b      	beq.n	800f750 <tcp_slowtmr+0x550>
 800f738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f73e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f740:	6912      	ldr	r2, [r2, #16]
 800f742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f744:	4610      	mov	r0, r2
 800f746:	4798      	blx	r3
 800f748:	4603      	mov	r3, r0
 800f74a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800f74e:	e002      	b.n	800f756 <tcp_slowtmr+0x556>
 800f750:	2300      	movs	r3, #0
 800f752:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800f756:	4b14      	ldr	r3, [pc, #80]	@ (800f7a8 <tcp_slowtmr+0x5a8>)
 800f758:	781b      	ldrb	r3, [r3, #0]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	f47f ad62 	bne.w	800f224 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800f760:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800f764:	2b00      	cmp	r3, #0
 800f766:	d102      	bne.n	800f76e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800f768:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f76a:	f004 f815 	bl	8013798 <tcp_output>
  while (pcb != NULL) {
 800f76e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f770:	2b00      	cmp	r3, #0
 800f772:	f47f ad5e 	bne.w	800f232 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800f776:	2300      	movs	r3, #0
 800f778:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800f77a:	4b0c      	ldr	r3, [pc, #48]	@ (800f7ac <tcp_slowtmr+0x5ac>)
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800f780:	e069      	b.n	800f856 <tcp_slowtmr+0x656>
 800f782:	bf00      	nop
 800f784:	20066e08 	.word	0x20066e08
 800f788:	000a4cb8 	.word	0x000a4cb8
 800f78c:	10624dd3 	.word	0x10624dd3
 800f790:	000124f8 	.word	0x000124f8
 800f794:	20066e14 	.word	0x20066e14
 800f798:	0801d688 	.word	0x0801d688
 800f79c:	0801dac0 	.word	0x0801dac0
 800f7a0:	0801d6cc 	.word	0x0801d6cc
 800f7a4:	0801daec 	.word	0x0801daec
 800f7a8:	20066e1c 	.word	0x20066e1c
 800f7ac:	20066e18 	.word	0x20066e18
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7b2:	7d1b      	ldrb	r3, [r3, #20]
 800f7b4:	2b0a      	cmp	r3, #10
 800f7b6:	d006      	beq.n	800f7c6 <tcp_slowtmr+0x5c6>
 800f7b8:	4b2b      	ldr	r3, [pc, #172]	@ (800f868 <tcp_slowtmr+0x668>)
 800f7ba:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800f7be:	492b      	ldr	r1, [pc, #172]	@ (800f86c <tcp_slowtmr+0x66c>)
 800f7c0:	482b      	ldr	r0, [pc, #172]	@ (800f870 <tcp_slowtmr+0x670>)
 800f7c2:	f009 fac7 	bl	8018d54 <iprintf>
    pcb_remove = 0;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f7cc:	4b29      	ldr	r3, [pc, #164]	@ (800f874 <tcp_slowtmr+0x674>)
 800f7ce:	681a      	ldr	r2, [r3, #0]
 800f7d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7d2:	6a1b      	ldr	r3, [r3, #32]
 800f7d4:	1ad3      	subs	r3, r2, r3
 800f7d6:	2bf0      	cmp	r3, #240	@ 0xf0
 800f7d8:	d904      	bls.n	800f7e4 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800f7da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f7de:	3301      	adds	r3, #1
 800f7e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800f7e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d02f      	beq.n	800f84c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800f7ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f7ee:	f000 fb6d 	bl	800fecc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800f7f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d010      	beq.n	800f81a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800f7f8:	4b1f      	ldr	r3, [pc, #124]	@ (800f878 <tcp_slowtmr+0x678>)
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d106      	bne.n	800f810 <tcp_slowtmr+0x610>
 800f802:	4b19      	ldr	r3, [pc, #100]	@ (800f868 <tcp_slowtmr+0x668>)
 800f804:	f240 52af 	movw	r2, #1455	@ 0x5af
 800f808:	491c      	ldr	r1, [pc, #112]	@ (800f87c <tcp_slowtmr+0x67c>)
 800f80a:	4819      	ldr	r0, [pc, #100]	@ (800f870 <tcp_slowtmr+0x670>)
 800f80c:	f009 faa2 	bl	8018d54 <iprintf>
        prev->next = pcb->next;
 800f810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f812:	68da      	ldr	r2, [r3, #12]
 800f814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f816:	60da      	str	r2, [r3, #12]
 800f818:	e00f      	b.n	800f83a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800f81a:	4b17      	ldr	r3, [pc, #92]	@ (800f878 <tcp_slowtmr+0x678>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f820:	429a      	cmp	r2, r3
 800f822:	d006      	beq.n	800f832 <tcp_slowtmr+0x632>
 800f824:	4b10      	ldr	r3, [pc, #64]	@ (800f868 <tcp_slowtmr+0x668>)
 800f826:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800f82a:	4915      	ldr	r1, [pc, #84]	@ (800f880 <tcp_slowtmr+0x680>)
 800f82c:	4810      	ldr	r0, [pc, #64]	@ (800f870 <tcp_slowtmr+0x670>)
 800f82e:	f009 fa91 	bl	8018d54 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800f832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f834:	68db      	ldr	r3, [r3, #12]
 800f836:	4a10      	ldr	r2, [pc, #64]	@ (800f878 <tcp_slowtmr+0x678>)
 800f838:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800f83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f83c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800f83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800f844:	69f8      	ldr	r0, [r7, #28]
 800f846:	f7fe fe6b 	bl	800e520 <tcp_free>
 800f84a:	e004      	b.n	800f856 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800f84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f84e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800f850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800f856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d1a9      	bne.n	800f7b0 <tcp_slowtmr+0x5b0>
    }
  }
}
 800f85c:	bf00      	nop
 800f85e:	bf00      	nop
 800f860:	3730      	adds	r7, #48	@ 0x30
 800f862:	46bd      	mov	sp, r7
 800f864:	bdb0      	pop	{r4, r5, r7, pc}
 800f866:	bf00      	nop
 800f868:	0801d688 	.word	0x0801d688
 800f86c:	0801db18 	.word	0x0801db18
 800f870:	0801d6cc 	.word	0x0801d6cc
 800f874:	20066e08 	.word	0x20066e08
 800f878:	20066e18 	.word	0x20066e18
 800f87c:	0801db48 	.word	0x0801db48
 800f880:	0801db70 	.word	0x0801db70

0800f884 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b082      	sub	sp, #8
 800f888:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800f88a:	4b2d      	ldr	r3, [pc, #180]	@ (800f940 <tcp_fasttmr+0xbc>)
 800f88c:	781b      	ldrb	r3, [r3, #0]
 800f88e:	3301      	adds	r3, #1
 800f890:	b2da      	uxtb	r2, r3
 800f892:	4b2b      	ldr	r3, [pc, #172]	@ (800f940 <tcp_fasttmr+0xbc>)
 800f894:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800f896:	4b2b      	ldr	r3, [pc, #172]	@ (800f944 <tcp_fasttmr+0xc0>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f89c:	e048      	b.n	800f930 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	7f9a      	ldrb	r2, [r3, #30]
 800f8a2:	4b27      	ldr	r3, [pc, #156]	@ (800f940 <tcp_fasttmr+0xbc>)
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	429a      	cmp	r2, r3
 800f8a8:	d03f      	beq.n	800f92a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800f8aa:	4b25      	ldr	r3, [pc, #148]	@ (800f940 <tcp_fasttmr+0xbc>)
 800f8ac:	781a      	ldrb	r2, [r3, #0]
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	8b5b      	ldrh	r3, [r3, #26]
 800f8b6:	f003 0301 	and.w	r3, r3, #1
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d010      	beq.n	800f8e0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	8b5b      	ldrh	r3, [r3, #26]
 800f8c2:	f043 0302 	orr.w	r3, r3, #2
 800f8c6:	b29a      	uxth	r2, r3
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800f8cc:	6878      	ldr	r0, [r7, #4]
 800f8ce:	f003 ff63 	bl	8013798 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	8b5b      	ldrh	r3, [r3, #26]
 800f8d6:	f023 0303 	bic.w	r3, r3, #3
 800f8da:	b29a      	uxth	r2, r3
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	8b5b      	ldrh	r3, [r3, #26]
 800f8e4:	f003 0308 	and.w	r3, r3, #8
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d009      	beq.n	800f900 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	8b5b      	ldrh	r3, [r3, #26]
 800f8f0:	f023 0308 	bic.w	r3, r3, #8
 800f8f4:	b29a      	uxth	r2, r3
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f7fe ffa4 	bl	800e848 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	68db      	ldr	r3, [r3, #12]
 800f904:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d00a      	beq.n	800f924 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800f90e:	4b0e      	ldr	r3, [pc, #56]	@ (800f948 <tcp_fasttmr+0xc4>)
 800f910:	2200      	movs	r2, #0
 800f912:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f000 f819 	bl	800f94c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800f91a:	4b0b      	ldr	r3, [pc, #44]	@ (800f948 <tcp_fasttmr+0xc4>)
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d000      	beq.n	800f924 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800f922:	e7b8      	b.n	800f896 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	607b      	str	r3, [r7, #4]
 800f928:	e002      	b.n	800f930 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	68db      	ldr	r3, [r3, #12]
 800f92e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d1b3      	bne.n	800f89e <tcp_fasttmr+0x1a>
    }
  }
}
 800f936:	bf00      	nop
 800f938:	bf00      	nop
 800f93a:	3708      	adds	r7, #8
 800f93c:	46bd      	mov	sp, r7
 800f93e:	bd80      	pop	{r7, pc}
 800f940:	20066e1e 	.word	0x20066e1e
 800f944:	20066e14 	.word	0x20066e14
 800f948:	20066e1c 	.word	0x20066e1c

0800f94c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800f94c:	b590      	push	{r4, r7, lr}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d109      	bne.n	800f96e <tcp_process_refused_data+0x22>
 800f95a:	4b37      	ldr	r3, [pc, #220]	@ (800fa38 <tcp_process_refused_data+0xec>)
 800f95c:	f240 6209 	movw	r2, #1545	@ 0x609
 800f960:	4936      	ldr	r1, [pc, #216]	@ (800fa3c <tcp_process_refused_data+0xf0>)
 800f962:	4837      	ldr	r0, [pc, #220]	@ (800fa40 <tcp_process_refused_data+0xf4>)
 800f964:	f009 f9f6 	bl	8018d54 <iprintf>
 800f968:	f06f 030f 	mvn.w	r3, #15
 800f96c:	e060      	b.n	800fa30 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f972:	7b5b      	ldrb	r3, [r3, #13]
 800f974:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f97a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2200      	movs	r2, #0
 800f980:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d00b      	beq.n	800f9a4 <tcp_process_refused_data+0x58>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	6918      	ldr	r0, [r3, #16]
 800f996:	2300      	movs	r3, #0
 800f998:	68ba      	ldr	r2, [r7, #8]
 800f99a:	6879      	ldr	r1, [r7, #4]
 800f99c:	47a0      	blx	r4
 800f99e:	4603      	mov	r3, r0
 800f9a0:	73fb      	strb	r3, [r7, #15]
 800f9a2:	e007      	b.n	800f9b4 <tcp_process_refused_data+0x68>
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	68ba      	ldr	r2, [r7, #8]
 800f9a8:	6879      	ldr	r1, [r7, #4]
 800f9aa:	2000      	movs	r0, #0
 800f9ac:	f000 f8a4 	bl	800faf8 <tcp_recv_null>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800f9b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d12a      	bne.n	800fa12 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800f9bc:	7bbb      	ldrb	r3, [r7, #14]
 800f9be:	f003 0320 	and.w	r3, r3, #32
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d033      	beq.n	800fa2e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f9ca:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800f9ce:	d005      	beq.n	800f9dc <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	b29a      	uxth	r2, r3
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d00b      	beq.n	800f9fe <tcp_process_refused_data+0xb2>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	6918      	ldr	r0, [r3, #16]
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	6879      	ldr	r1, [r7, #4]
 800f9f6:	47a0      	blx	r4
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	73fb      	strb	r3, [r7, #15]
 800f9fc:	e001      	b.n	800fa02 <tcp_process_refused_data+0xb6>
 800f9fe:	2300      	movs	r3, #0
 800fa00:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800fa02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa06:	f113 0f0d 	cmn.w	r3, #13
 800fa0a:	d110      	bne.n	800fa2e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800fa0c:	f06f 030c 	mvn.w	r3, #12
 800fa10:	e00e      	b.n	800fa30 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800fa12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa16:	f113 0f0d 	cmn.w	r3, #13
 800fa1a:	d102      	bne.n	800fa22 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800fa1c:	f06f 030c 	mvn.w	r3, #12
 800fa20:	e006      	b.n	800fa30 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	68ba      	ldr	r2, [r7, #8]
 800fa26:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800fa28:	f06f 0304 	mvn.w	r3, #4
 800fa2c:	e000      	b.n	800fa30 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800fa2e:	2300      	movs	r3, #0
}
 800fa30:	4618      	mov	r0, r3
 800fa32:	3714      	adds	r7, #20
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd90      	pop	{r4, r7, pc}
 800fa38:	0801d688 	.word	0x0801d688
 800fa3c:	0801db98 	.word	0x0801db98
 800fa40:	0801d6cc 	.word	0x0801d6cc

0800fa44 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b084      	sub	sp, #16
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800fa4c:	e007      	b.n	800fa5e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f000 f80a 	bl	800fa6e <tcp_seg_free>
    seg = next;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d1f4      	bne.n	800fa4e <tcp_segs_free+0xa>
  }
}
 800fa64:	bf00      	nop
 800fa66:	bf00      	nop
 800fa68:	3710      	adds	r7, #16
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	bd80      	pop	{r7, pc}

0800fa6e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800fa6e:	b580      	push	{r7, lr}
 800fa70:	b082      	sub	sp, #8
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d00c      	beq.n	800fa96 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d004      	beq.n	800fa8e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	685b      	ldr	r3, [r3, #4]
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7fe f933 	bl	800dcf4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800fa8e:	6879      	ldr	r1, [r7, #4]
 800fa90:	2003      	movs	r0, #3
 800fa92:	f7fd fa8b 	bl	800cfac <memp_free>
  }
}
 800fa96:	bf00      	nop
 800fa98:	3708      	adds	r7, #8
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}
	...

0800faa0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d106      	bne.n	800fabc <tcp_seg_copy+0x1c>
 800faae:	4b0f      	ldr	r3, [pc, #60]	@ (800faec <tcp_seg_copy+0x4c>)
 800fab0:	f240 6282 	movw	r2, #1666	@ 0x682
 800fab4:	490e      	ldr	r1, [pc, #56]	@ (800faf0 <tcp_seg_copy+0x50>)
 800fab6:	480f      	ldr	r0, [pc, #60]	@ (800faf4 <tcp_seg_copy+0x54>)
 800fab8:	f009 f94c 	bl	8018d54 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800fabc:	2003      	movs	r0, #3
 800fabe:	f7fd f9ff 	bl	800cec0 <memp_malloc>
 800fac2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d101      	bne.n	800face <tcp_seg_copy+0x2e>
    return NULL;
 800faca:	2300      	movs	r3, #0
 800facc:	e00a      	b.n	800fae4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800face:	2210      	movs	r2, #16
 800fad0:	6879      	ldr	r1, [r7, #4]
 800fad2:	68f8      	ldr	r0, [r7, #12]
 800fad4:	f009 fb1b 	bl	801910e <memcpy>
  pbuf_ref(cseg->p);
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	685b      	ldr	r3, [r3, #4]
 800fadc:	4618      	mov	r0, r3
 800fade:	f7fe f9af 	bl	800de40 <pbuf_ref>
  return cseg;
 800fae2:	68fb      	ldr	r3, [r7, #12]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3710      	adds	r7, #16
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}
 800faec:	0801d688 	.word	0x0801d688
 800faf0:	0801dbdc 	.word	0x0801dbdc
 800faf4:	0801d6cc 	.word	0x0801d6cc

0800faf8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b084      	sub	sp, #16
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	60f8      	str	r0, [r7, #12]
 800fb00:	60b9      	str	r1, [r7, #8]
 800fb02:	607a      	str	r2, [r7, #4]
 800fb04:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800fb06:	68bb      	ldr	r3, [r7, #8]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d109      	bne.n	800fb20 <tcp_recv_null+0x28>
 800fb0c:	4b12      	ldr	r3, [pc, #72]	@ (800fb58 <tcp_recv_null+0x60>)
 800fb0e:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800fb12:	4912      	ldr	r1, [pc, #72]	@ (800fb5c <tcp_recv_null+0x64>)
 800fb14:	4812      	ldr	r0, [pc, #72]	@ (800fb60 <tcp_recv_null+0x68>)
 800fb16:	f009 f91d 	bl	8018d54 <iprintf>
 800fb1a:	f06f 030f 	mvn.w	r3, #15
 800fb1e:	e016      	b.n	800fb4e <tcp_recv_null+0x56>

  if (p != NULL) {
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d009      	beq.n	800fb3a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	891b      	ldrh	r3, [r3, #8]
 800fb2a:	4619      	mov	r1, r3
 800fb2c:	68b8      	ldr	r0, [r7, #8]
 800fb2e:	f7ff f9b9 	bl	800eea4 <tcp_recved>
    pbuf_free(p);
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	f7fe f8de 	bl	800dcf4 <pbuf_free>
 800fb38:	e008      	b.n	800fb4c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800fb3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d104      	bne.n	800fb4c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800fb42:	68b8      	ldr	r0, [r7, #8]
 800fb44:	f7fe feea 	bl	800e91c <tcp_close>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	e000      	b.n	800fb4e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800fb4c:	2300      	movs	r3, #0
}
 800fb4e:	4618      	mov	r0, r3
 800fb50:	3710      	adds	r7, #16
 800fb52:	46bd      	mov	sp, r7
 800fb54:	bd80      	pop	{r7, pc}
 800fb56:	bf00      	nop
 800fb58:	0801d688 	.word	0x0801d688
 800fb5c:	0801dbf8 	.word	0x0801dbf8
 800fb60:	0801d6cc 	.word	0x0801d6cc

0800fb64 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b086      	sub	sp, #24
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800fb6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	db01      	blt.n	800fb7a <tcp_kill_prio+0x16>
 800fb76:	79fb      	ldrb	r3, [r7, #7]
 800fb78:	e000      	b.n	800fb7c <tcp_kill_prio+0x18>
 800fb7a:	237f      	movs	r3, #127	@ 0x7f
 800fb7c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800fb7e:	7afb      	ldrb	r3, [r7, #11]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d034      	beq.n	800fbee <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800fb84:	7afb      	ldrb	r3, [r7, #11]
 800fb86:	3b01      	subs	r3, #1
 800fb88:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800fb8e:	2300      	movs	r3, #0
 800fb90:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fb92:	4b19      	ldr	r3, [pc, #100]	@ (800fbf8 <tcp_kill_prio+0x94>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	617b      	str	r3, [r7, #20]
 800fb98:	e01f      	b.n	800fbda <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800fb9a:	697b      	ldr	r3, [r7, #20]
 800fb9c:	7d5b      	ldrb	r3, [r3, #21]
 800fb9e:	7afa      	ldrb	r2, [r7, #11]
 800fba0:	429a      	cmp	r2, r3
 800fba2:	d80c      	bhi.n	800fbbe <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800fba4:	697b      	ldr	r3, [r7, #20]
 800fba6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800fba8:	7afa      	ldrb	r2, [r7, #11]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d112      	bne.n	800fbd4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800fbae:	4b13      	ldr	r3, [pc, #76]	@ (800fbfc <tcp_kill_prio+0x98>)
 800fbb0:	681a      	ldr	r2, [r3, #0]
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	6a1b      	ldr	r3, [r3, #32]
 800fbb6:	1ad3      	subs	r3, r2, r3
 800fbb8:	68fa      	ldr	r2, [r7, #12]
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d80a      	bhi.n	800fbd4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800fbbe:	4b0f      	ldr	r3, [pc, #60]	@ (800fbfc <tcp_kill_prio+0x98>)
 800fbc0:	681a      	ldr	r2, [r3, #0]
 800fbc2:	697b      	ldr	r3, [r7, #20]
 800fbc4:	6a1b      	ldr	r3, [r3, #32]
 800fbc6:	1ad3      	subs	r3, r2, r3
 800fbc8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800fbca:	697b      	ldr	r3, [r7, #20]
 800fbcc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800fbce:	697b      	ldr	r3, [r7, #20]
 800fbd0:	7d5b      	ldrb	r3, [r3, #21]
 800fbd2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fbd4:	697b      	ldr	r3, [r7, #20]
 800fbd6:	68db      	ldr	r3, [r3, #12]
 800fbd8:	617b      	str	r3, [r7, #20]
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1dc      	bne.n	800fb9a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800fbe0:	693b      	ldr	r3, [r7, #16]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d004      	beq.n	800fbf0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800fbe6:	6938      	ldr	r0, [r7, #16]
 800fbe8:	f7fe ff82 	bl	800eaf0 <tcp_abort>
 800fbec:	e000      	b.n	800fbf0 <tcp_kill_prio+0x8c>
    return;
 800fbee:	bf00      	nop
  }
}
 800fbf0:	3718      	adds	r7, #24
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
 800fbf6:	bf00      	nop
 800fbf8:	20066e14 	.word	0x20066e14
 800fbfc:	20066e08 	.word	0x20066e08

0800fc00 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b086      	sub	sp, #24
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	4603      	mov	r3, r0
 800fc08:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800fc0a:	79fb      	ldrb	r3, [r7, #7]
 800fc0c:	2b08      	cmp	r3, #8
 800fc0e:	d009      	beq.n	800fc24 <tcp_kill_state+0x24>
 800fc10:	79fb      	ldrb	r3, [r7, #7]
 800fc12:	2b09      	cmp	r3, #9
 800fc14:	d006      	beq.n	800fc24 <tcp_kill_state+0x24>
 800fc16:	4b1a      	ldr	r3, [pc, #104]	@ (800fc80 <tcp_kill_state+0x80>)
 800fc18:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800fc1c:	4919      	ldr	r1, [pc, #100]	@ (800fc84 <tcp_kill_state+0x84>)
 800fc1e:	481a      	ldr	r0, [pc, #104]	@ (800fc88 <tcp_kill_state+0x88>)
 800fc20:	f009 f898 	bl	8018d54 <iprintf>

  inactivity = 0;
 800fc24:	2300      	movs	r3, #0
 800fc26:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800fc28:	2300      	movs	r3, #0
 800fc2a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fc2c:	4b17      	ldr	r3, [pc, #92]	@ (800fc8c <tcp_kill_state+0x8c>)
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	617b      	str	r3, [r7, #20]
 800fc32:	e017      	b.n	800fc64 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800fc34:	697b      	ldr	r3, [r7, #20]
 800fc36:	7d1b      	ldrb	r3, [r3, #20]
 800fc38:	79fa      	ldrb	r2, [r7, #7]
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d10f      	bne.n	800fc5e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800fc3e:	4b14      	ldr	r3, [pc, #80]	@ (800fc90 <tcp_kill_state+0x90>)
 800fc40:	681a      	ldr	r2, [r3, #0]
 800fc42:	697b      	ldr	r3, [r7, #20]
 800fc44:	6a1b      	ldr	r3, [r3, #32]
 800fc46:	1ad3      	subs	r3, r2, r3
 800fc48:	68fa      	ldr	r2, [r7, #12]
 800fc4a:	429a      	cmp	r2, r3
 800fc4c:	d807      	bhi.n	800fc5e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800fc4e:	4b10      	ldr	r3, [pc, #64]	@ (800fc90 <tcp_kill_state+0x90>)
 800fc50:	681a      	ldr	r2, [r3, #0]
 800fc52:	697b      	ldr	r3, [r7, #20]
 800fc54:	6a1b      	ldr	r3, [r3, #32]
 800fc56:	1ad3      	subs	r3, r2, r3
 800fc58:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fc5e:	697b      	ldr	r3, [r7, #20]
 800fc60:	68db      	ldr	r3, [r3, #12]
 800fc62:	617b      	str	r3, [r7, #20]
 800fc64:	697b      	ldr	r3, [r7, #20]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1e4      	bne.n	800fc34 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d003      	beq.n	800fc78 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800fc70:	2100      	movs	r1, #0
 800fc72:	6938      	ldr	r0, [r7, #16]
 800fc74:	f7fe fe7e 	bl	800e974 <tcp_abandon>
  }
}
 800fc78:	bf00      	nop
 800fc7a:	3718      	adds	r7, #24
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}
 800fc80:	0801d688 	.word	0x0801d688
 800fc84:	0801dc14 	.word	0x0801dc14
 800fc88:	0801d6cc 	.word	0x0801d6cc
 800fc8c:	20066e14 	.word	0x20066e14
 800fc90:	20066e08 	.word	0x20066e08

0800fc94 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b084      	sub	sp, #16
 800fc98:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800fca2:	4b12      	ldr	r3, [pc, #72]	@ (800fcec <tcp_kill_timewait+0x58>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	60fb      	str	r3, [r7, #12]
 800fca8:	e012      	b.n	800fcd0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800fcaa:	4b11      	ldr	r3, [pc, #68]	@ (800fcf0 <tcp_kill_timewait+0x5c>)
 800fcac:	681a      	ldr	r2, [r3, #0]
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	6a1b      	ldr	r3, [r3, #32]
 800fcb2:	1ad3      	subs	r3, r2, r3
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	429a      	cmp	r2, r3
 800fcb8:	d807      	bhi.n	800fcca <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800fcba:	4b0d      	ldr	r3, [pc, #52]	@ (800fcf0 <tcp_kill_timewait+0x5c>)
 800fcbc:	681a      	ldr	r2, [r3, #0]
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	6a1b      	ldr	r3, [r3, #32]
 800fcc2:	1ad3      	subs	r3, r2, r3
 800fcc4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	68db      	ldr	r3, [r3, #12]
 800fcce:	60fb      	str	r3, [r7, #12]
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d1e9      	bne.n	800fcaa <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800fcd6:	68bb      	ldr	r3, [r7, #8]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d002      	beq.n	800fce2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800fcdc:	68b8      	ldr	r0, [r7, #8]
 800fcde:	f7fe ff07 	bl	800eaf0 <tcp_abort>
  }
}
 800fce2:	bf00      	nop
 800fce4:	3710      	adds	r7, #16
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}
 800fcea:	bf00      	nop
 800fcec:	20066e18 	.word	0x20066e18
 800fcf0:	20066e08 	.word	0x20066e08

0800fcf4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b082      	sub	sp, #8
 800fcf8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800fcfa:	4b10      	ldr	r3, [pc, #64]	@ (800fd3c <tcp_handle_closepend+0x48>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800fd00:	e014      	b.n	800fd2c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	68db      	ldr	r3, [r3, #12]
 800fd06:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	8b5b      	ldrh	r3, [r3, #26]
 800fd0c:	f003 0308 	and.w	r3, r3, #8
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d009      	beq.n	800fd28 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	8b5b      	ldrh	r3, [r3, #26]
 800fd18:	f023 0308 	bic.w	r3, r3, #8
 800fd1c:	b29a      	uxth	r2, r3
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f7fe fd90 	bl	800e848 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800fd28:	683b      	ldr	r3, [r7, #0]
 800fd2a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d1e7      	bne.n	800fd02 <tcp_handle_closepend+0xe>
  }
}
 800fd32:	bf00      	nop
 800fd34:	bf00      	nop
 800fd36:	3708      	adds	r7, #8
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	bd80      	pop	{r7, pc}
 800fd3c:	20066e14 	.word	0x20066e14

0800fd40 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800fd40:	b580      	push	{r7, lr}
 800fd42:	b084      	sub	sp, #16
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	4603      	mov	r3, r0
 800fd48:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fd4a:	2001      	movs	r0, #1
 800fd4c:	f7fd f8b8 	bl	800cec0 <memp_malloc>
 800fd50:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d126      	bne.n	800fda6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800fd58:	f7ff ffcc 	bl	800fcf4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800fd5c:	f7ff ff9a 	bl	800fc94 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fd60:	2001      	movs	r0, #1
 800fd62:	f7fd f8ad 	bl	800cec0 <memp_malloc>
 800fd66:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d11b      	bne.n	800fda6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800fd6e:	2009      	movs	r0, #9
 800fd70:	f7ff ff46 	bl	800fc00 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fd74:	2001      	movs	r0, #1
 800fd76:	f7fd f8a3 	bl	800cec0 <memp_malloc>
 800fd7a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d111      	bne.n	800fda6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800fd82:	2008      	movs	r0, #8
 800fd84:	f7ff ff3c 	bl	800fc00 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fd88:	2001      	movs	r0, #1
 800fd8a:	f7fd f899 	bl	800cec0 <memp_malloc>
 800fd8e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d107      	bne.n	800fda6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800fd96:	79fb      	ldrb	r3, [r7, #7]
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f7ff fee3 	bl	800fb64 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fd9e:	2001      	movs	r0, #1
 800fda0:	f7fd f88e 	bl	800cec0 <memp_malloc>
 800fda4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d03f      	beq.n	800fe2c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800fdac:	229c      	movs	r2, #156	@ 0x9c
 800fdae:	2100      	movs	r1, #0
 800fdb0:	68f8      	ldr	r0, [r7, #12]
 800fdb2:	f009 f8a6 	bl	8018f02 <memset>
    pcb->prio = prio;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	79fa      	ldrb	r2, [r7, #7]
 800fdba:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800fdc2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800fdcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	22ff      	movs	r2, #255	@ 0xff
 800fdda:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800fde2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	2206      	movs	r2, #6
 800fde8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	2206      	movs	r2, #6
 800fdf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fdf8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2201      	movs	r2, #1
 800fdfe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800fe02:	4b0d      	ldr	r3, [pc, #52]	@ (800fe38 <tcp_alloc+0xf8>)
 800fe04:	681a      	ldr	r2, [r3, #0]
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800fe0a:	4b0c      	ldr	r3, [pc, #48]	@ (800fe3c <tcp_alloc+0xfc>)
 800fe0c:	781a      	ldrb	r2, [r3, #0]
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800fe18:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	4a08      	ldr	r2, [pc, #32]	@ (800fe40 <tcp_alloc+0x100>)
 800fe20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	4a07      	ldr	r2, [pc, #28]	@ (800fe44 <tcp_alloc+0x104>)
 800fe28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800fe2c:	68fb      	ldr	r3, [r7, #12]
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3710      	adds	r7, #16
 800fe32:	46bd      	mov	sp, r7
 800fe34:	bd80      	pop	{r7, pc}
 800fe36:	bf00      	nop
 800fe38:	20066e08 	.word	0x20066e08
 800fe3c:	20066e1e 	.word	0x20066e1e
 800fe40:	0800faf9 	.word	0x0800faf9
 800fe44:	006ddd00 	.word	0x006ddd00

0800fe48 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800fe4c:	2040      	movs	r0, #64	@ 0x40
 800fe4e:	f7ff ff77 	bl	800fd40 <tcp_alloc>
 800fe52:	4603      	mov	r3, r0
}
 800fe54:	4618      	mov	r0, r3
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b082      	sub	sp, #8
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
 800fe60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d00e      	beq.n	800fe86 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	7d1b      	ldrb	r3, [r3, #20]
 800fe6c:	2b01      	cmp	r3, #1
 800fe6e:	d106      	bne.n	800fe7e <tcp_recv+0x26>
 800fe70:	4b07      	ldr	r3, [pc, #28]	@ (800fe90 <tcp_recv+0x38>)
 800fe72:	f240 72df 	movw	r2, #2015	@ 0x7df
 800fe76:	4907      	ldr	r1, [pc, #28]	@ (800fe94 <tcp_recv+0x3c>)
 800fe78:	4807      	ldr	r0, [pc, #28]	@ (800fe98 <tcp_recv+0x40>)
 800fe7a:	f008 ff6b 	bl	8018d54 <iprintf>
    pcb->recv = recv;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	683a      	ldr	r2, [r7, #0]
 800fe82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 800fe86:	bf00      	nop
 800fe88:	3708      	adds	r7, #8
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	bd80      	pop	{r7, pc}
 800fe8e:	bf00      	nop
 800fe90:	0801d688 	.word	0x0801d688
 800fe94:	0801dc24 	.word	0x0801dc24
 800fe98:	0801d6cc 	.word	0x0801d6cc

0800fe9c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800fe9c:	b480      	push	{r7}
 800fe9e:	b085      	sub	sp, #20
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
 800fea4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d008      	beq.n	800febe <tcp_accept+0x22>
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	7d1b      	ldrb	r3, [r3, #20]
 800feb0:	2b01      	cmp	r3, #1
 800feb2:	d104      	bne.n	800febe <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	683a      	ldr	r2, [r7, #0]
 800febc:	619a      	str	r2, [r3, #24]
  }
}
 800febe:	bf00      	nop
 800fec0:	3714      	adds	r7, #20
 800fec2:	46bd      	mov	sp, r7
 800fec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec8:	4770      	bx	lr
	...

0800fecc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800fecc:	b580      	push	{r7, lr}
 800fece:	b082      	sub	sp, #8
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d107      	bne.n	800feea <tcp_pcb_purge+0x1e>
 800feda:	4b21      	ldr	r3, [pc, #132]	@ (800ff60 <tcp_pcb_purge+0x94>)
 800fedc:	f640 0251 	movw	r2, #2129	@ 0x851
 800fee0:	4920      	ldr	r1, [pc, #128]	@ (800ff64 <tcp_pcb_purge+0x98>)
 800fee2:	4821      	ldr	r0, [pc, #132]	@ (800ff68 <tcp_pcb_purge+0x9c>)
 800fee4:	f008 ff36 	bl	8018d54 <iprintf>
 800fee8:	e037      	b.n	800ff5a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	7d1b      	ldrb	r3, [r3, #20]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d033      	beq.n	800ff5a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800fef6:	2b0a      	cmp	r3, #10
 800fef8:	d02f      	beq.n	800ff5a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800fefe:	2b01      	cmp	r3, #1
 800ff00:	d02b      	beq.n	800ff5a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d007      	beq.n	800ff1a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff0e:	4618      	mov	r0, r3
 800ff10:	f7fd fef0 	bl	800dcf4 <pbuf_free>
      pcb->refused_data = NULL;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2200      	movs	r2, #0
 800ff18:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d002      	beq.n	800ff28 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800ff22:	6878      	ldr	r0, [r7, #4]
 800ff24:	f000 f986 	bl	8010234 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ff2e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff34:	4618      	mov	r0, r3
 800ff36:	f7ff fd85 	bl	800fa44 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff3e:	4618      	mov	r0, r3
 800ff40:	f7ff fd80 	bl	800fa44 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	2200      	movs	r2, #0
 800ff48:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	2200      	movs	r2, #0
 800ff56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800ff5a:	3708      	adds	r7, #8
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}
 800ff60:	0801d688 	.word	0x0801d688
 800ff64:	0801dcd4 	.word	0x0801dcd4
 800ff68:	0801d6cc 	.word	0x0801d6cc

0800ff6c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b084      	sub	sp, #16
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	6078      	str	r0, [r7, #4]
 800ff74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d106      	bne.n	800ff8a <tcp_pcb_remove+0x1e>
 800ff7c:	4b3e      	ldr	r3, [pc, #248]	@ (8010078 <tcp_pcb_remove+0x10c>)
 800ff7e:	f640 0283 	movw	r2, #2179	@ 0x883
 800ff82:	493e      	ldr	r1, [pc, #248]	@ (801007c <tcp_pcb_remove+0x110>)
 800ff84:	483e      	ldr	r0, [pc, #248]	@ (8010080 <tcp_pcb_remove+0x114>)
 800ff86:	f008 fee5 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d106      	bne.n	800ff9e <tcp_pcb_remove+0x32>
 800ff90:	4b39      	ldr	r3, [pc, #228]	@ (8010078 <tcp_pcb_remove+0x10c>)
 800ff92:	f640 0284 	movw	r2, #2180	@ 0x884
 800ff96:	493b      	ldr	r1, [pc, #236]	@ (8010084 <tcp_pcb_remove+0x118>)
 800ff98:	4839      	ldr	r0, [pc, #228]	@ (8010080 <tcp_pcb_remove+0x114>)
 800ff9a:	f008 fedb 	bl	8018d54 <iprintf>

  TCP_RMV(pcblist, pcb);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	683a      	ldr	r2, [r7, #0]
 800ffa4:	429a      	cmp	r2, r3
 800ffa6:	d105      	bne.n	800ffb4 <tcp_pcb_remove+0x48>
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	68da      	ldr	r2, [r3, #12]
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	601a      	str	r2, [r3, #0]
 800ffb2:	e013      	b.n	800ffdc <tcp_pcb_remove+0x70>
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	60fb      	str	r3, [r7, #12]
 800ffba:	e00c      	b.n	800ffd6 <tcp_pcb_remove+0x6a>
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	68db      	ldr	r3, [r3, #12]
 800ffc0:	683a      	ldr	r2, [r7, #0]
 800ffc2:	429a      	cmp	r2, r3
 800ffc4:	d104      	bne.n	800ffd0 <tcp_pcb_remove+0x64>
 800ffc6:	683b      	ldr	r3, [r7, #0]
 800ffc8:	68da      	ldr	r2, [r3, #12]
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	60da      	str	r2, [r3, #12]
 800ffce:	e005      	b.n	800ffdc <tcp_pcb_remove+0x70>
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	68db      	ldr	r3, [r3, #12]
 800ffd4:	60fb      	str	r3, [r7, #12]
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d1ef      	bne.n	800ffbc <tcp_pcb_remove+0x50>
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	2200      	movs	r2, #0
 800ffe0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800ffe2:	6838      	ldr	r0, [r7, #0]
 800ffe4:	f7ff ff72 	bl	800fecc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	7d1b      	ldrb	r3, [r3, #20]
 800ffec:	2b0a      	cmp	r3, #10
 800ffee:	d013      	beq.n	8010018 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800fff4:	2b01      	cmp	r3, #1
 800fff6:	d00f      	beq.n	8010018 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	8b5b      	ldrh	r3, [r3, #26]
 800fffc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8010000:	2b00      	cmp	r3, #0
 8010002:	d009      	beq.n	8010018 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8010004:	683b      	ldr	r3, [r7, #0]
 8010006:	8b5b      	ldrh	r3, [r3, #26]
 8010008:	f043 0302 	orr.w	r3, r3, #2
 801000c:	b29a      	uxth	r2, r3
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010012:	6838      	ldr	r0, [r7, #0]
 8010014:	f003 fbc0 	bl	8013798 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	7d1b      	ldrb	r3, [r3, #20]
 801001c:	2b01      	cmp	r3, #1
 801001e:	d020      	beq.n	8010062 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010024:	2b00      	cmp	r3, #0
 8010026:	d006      	beq.n	8010036 <tcp_pcb_remove+0xca>
 8010028:	4b13      	ldr	r3, [pc, #76]	@ (8010078 <tcp_pcb_remove+0x10c>)
 801002a:	f640 0293 	movw	r2, #2195	@ 0x893
 801002e:	4916      	ldr	r1, [pc, #88]	@ (8010088 <tcp_pcb_remove+0x11c>)
 8010030:	4813      	ldr	r0, [pc, #76]	@ (8010080 <tcp_pcb_remove+0x114>)
 8010032:	f008 fe8f 	bl	8018d54 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8010036:	683b      	ldr	r3, [r7, #0]
 8010038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801003a:	2b00      	cmp	r3, #0
 801003c:	d006      	beq.n	801004c <tcp_pcb_remove+0xe0>
 801003e:	4b0e      	ldr	r3, [pc, #56]	@ (8010078 <tcp_pcb_remove+0x10c>)
 8010040:	f640 0294 	movw	r2, #2196	@ 0x894
 8010044:	4911      	ldr	r1, [pc, #68]	@ (801008c <tcp_pcb_remove+0x120>)
 8010046:	480e      	ldr	r0, [pc, #56]	@ (8010080 <tcp_pcb_remove+0x114>)
 8010048:	f008 fe84 	bl	8018d54 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010050:	2b00      	cmp	r3, #0
 8010052:	d006      	beq.n	8010062 <tcp_pcb_remove+0xf6>
 8010054:	4b08      	ldr	r3, [pc, #32]	@ (8010078 <tcp_pcb_remove+0x10c>)
 8010056:	f640 0296 	movw	r2, #2198	@ 0x896
 801005a:	490d      	ldr	r1, [pc, #52]	@ (8010090 <tcp_pcb_remove+0x124>)
 801005c:	4808      	ldr	r0, [pc, #32]	@ (8010080 <tcp_pcb_remove+0x114>)
 801005e:	f008 fe79 	bl	8018d54 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8010062:	683b      	ldr	r3, [r7, #0]
 8010064:	2200      	movs	r2, #0
 8010066:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	2200      	movs	r2, #0
 801006c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801006e:	bf00      	nop
 8010070:	3710      	adds	r7, #16
 8010072:	46bd      	mov	sp, r7
 8010074:	bd80      	pop	{r7, pc}
 8010076:	bf00      	nop
 8010078:	0801d688 	.word	0x0801d688
 801007c:	0801dcf0 	.word	0x0801dcf0
 8010080:	0801d6cc 	.word	0x0801d6cc
 8010084:	0801dd0c 	.word	0x0801dd0c
 8010088:	0801dd2c 	.word	0x0801dd2c
 801008c:	0801dd44 	.word	0x0801dd44
 8010090:	0801dd60 	.word	0x0801dd60

08010094 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8010094:	b580      	push	{r7, lr}
 8010096:	b082      	sub	sp, #8
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d106      	bne.n	80100b0 <tcp_next_iss+0x1c>
 80100a2:	4b0a      	ldr	r3, [pc, #40]	@ (80100cc <tcp_next_iss+0x38>)
 80100a4:	f640 02af 	movw	r2, #2223	@ 0x8af
 80100a8:	4909      	ldr	r1, [pc, #36]	@ (80100d0 <tcp_next_iss+0x3c>)
 80100aa:	480a      	ldr	r0, [pc, #40]	@ (80100d4 <tcp_next_iss+0x40>)
 80100ac:	f008 fe52 	bl	8018d54 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80100b0:	4b09      	ldr	r3, [pc, #36]	@ (80100d8 <tcp_next_iss+0x44>)
 80100b2:	681a      	ldr	r2, [r3, #0]
 80100b4:	4b09      	ldr	r3, [pc, #36]	@ (80100dc <tcp_next_iss+0x48>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	4413      	add	r3, r2
 80100ba:	4a07      	ldr	r2, [pc, #28]	@ (80100d8 <tcp_next_iss+0x44>)
 80100bc:	6013      	str	r3, [r2, #0]
  return iss;
 80100be:	4b06      	ldr	r3, [pc, #24]	@ (80100d8 <tcp_next_iss+0x44>)
 80100c0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80100c2:	4618      	mov	r0, r3
 80100c4:	3708      	adds	r7, #8
 80100c6:	46bd      	mov	sp, r7
 80100c8:	bd80      	pop	{r7, pc}
 80100ca:	bf00      	nop
 80100cc:	0801d688 	.word	0x0801d688
 80100d0:	0801dd78 	.word	0x0801dd78
 80100d4:	0801d6cc 	.word	0x0801d6cc
 80100d8:	20000028 	.word	0x20000028
 80100dc:	20066e08 	.word	0x20066e08

080100e0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b086      	sub	sp, #24
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	4603      	mov	r3, r0
 80100e8:	60b9      	str	r1, [r7, #8]
 80100ea:	607a      	str	r2, [r7, #4]
 80100ec:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d106      	bne.n	8010102 <tcp_eff_send_mss_netif+0x22>
 80100f4:	4b14      	ldr	r3, [pc, #80]	@ (8010148 <tcp_eff_send_mss_netif+0x68>)
 80100f6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80100fa:	4914      	ldr	r1, [pc, #80]	@ (801014c <tcp_eff_send_mss_netif+0x6c>)
 80100fc:	4814      	ldr	r0, [pc, #80]	@ (8010150 <tcp_eff_send_mss_netif+0x70>)
 80100fe:	f008 fe29 	bl	8018d54 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d101      	bne.n	801010c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8010108:	89fb      	ldrh	r3, [r7, #14]
 801010a:	e019      	b.n	8010140 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801010c:	68bb      	ldr	r3, [r7, #8]
 801010e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8010110:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8010112:	8afb      	ldrh	r3, [r7, #22]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d012      	beq.n	801013e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8010118:	2328      	movs	r3, #40	@ 0x28
 801011a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801011c:	8afa      	ldrh	r2, [r7, #22]
 801011e:	8abb      	ldrh	r3, [r7, #20]
 8010120:	429a      	cmp	r2, r3
 8010122:	d904      	bls.n	801012e <tcp_eff_send_mss_netif+0x4e>
 8010124:	8afa      	ldrh	r2, [r7, #22]
 8010126:	8abb      	ldrh	r3, [r7, #20]
 8010128:	1ad3      	subs	r3, r2, r3
 801012a:	b29b      	uxth	r3, r3
 801012c:	e000      	b.n	8010130 <tcp_eff_send_mss_netif+0x50>
 801012e:	2300      	movs	r3, #0
 8010130:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8010132:	8a7a      	ldrh	r2, [r7, #18]
 8010134:	89fb      	ldrh	r3, [r7, #14]
 8010136:	4293      	cmp	r3, r2
 8010138:	bf28      	it	cs
 801013a:	4613      	movcs	r3, r2
 801013c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801013e:	89fb      	ldrh	r3, [r7, #14]
}
 8010140:	4618      	mov	r0, r3
 8010142:	3718      	adds	r7, #24
 8010144:	46bd      	mov	sp, r7
 8010146:	bd80      	pop	{r7, pc}
 8010148:	0801d688 	.word	0x0801d688
 801014c:	0801dd94 	.word	0x0801dd94
 8010150:	0801d6cc 	.word	0x0801d6cc

08010154 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	b084      	sub	sp, #16
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
 801015c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d119      	bne.n	801019c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8010168:	4b10      	ldr	r3, [pc, #64]	@ (80101ac <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801016a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801016e:	4910      	ldr	r1, [pc, #64]	@ (80101b0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8010170:	4810      	ldr	r0, [pc, #64]	@ (80101b4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8010172:	f008 fdef 	bl	8018d54 <iprintf>

  while (pcb != NULL) {
 8010176:	e011      	b.n	801019c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	681a      	ldr	r2, [r3, #0]
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	429a      	cmp	r2, r3
 8010182:	d108      	bne.n	8010196 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	68db      	ldr	r3, [r3, #12]
 8010188:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801018a:	68f8      	ldr	r0, [r7, #12]
 801018c:	f7fe fcb0 	bl	800eaf0 <tcp_abort>
      pcb = next;
 8010190:	68bb      	ldr	r3, [r7, #8]
 8010192:	60fb      	str	r3, [r7, #12]
 8010194:	e002      	b.n	801019c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	68db      	ldr	r3, [r3, #12]
 801019a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d1ea      	bne.n	8010178 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80101a2:	bf00      	nop
 80101a4:	bf00      	nop
 80101a6:	3710      	adds	r7, #16
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	0801d688 	.word	0x0801d688
 80101b0:	0801ddbc 	.word	0x0801ddbc
 80101b4:	0801d6cc 	.word	0x0801d6cc

080101b8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b084      	sub	sp, #16
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
 80101c0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d02a      	beq.n	801021e <tcp_netif_ip_addr_changed+0x66>
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d026      	beq.n	801021e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80101d0:	4b15      	ldr	r3, [pc, #84]	@ (8010228 <tcp_netif_ip_addr_changed+0x70>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	4619      	mov	r1, r3
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f7ff ffbc 	bl	8010154 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80101dc:	4b13      	ldr	r3, [pc, #76]	@ (801022c <tcp_netif_ip_addr_changed+0x74>)
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	4619      	mov	r1, r3
 80101e2:	6878      	ldr	r0, [r7, #4]
 80101e4:	f7ff ffb6 	bl	8010154 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80101e8:	683b      	ldr	r3, [r7, #0]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d017      	beq.n	801021e <tcp_netif_ip_addr_changed+0x66>
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d013      	beq.n	801021e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80101f6:	4b0e      	ldr	r3, [pc, #56]	@ (8010230 <tcp_netif_ip_addr_changed+0x78>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	60fb      	str	r3, [r7, #12]
 80101fc:	e00c      	b.n	8010218 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	681a      	ldr	r2, [r3, #0]
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	429a      	cmp	r2, r3
 8010208:	d103      	bne.n	8010212 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	681a      	ldr	r2, [r3, #0]
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	68db      	ldr	r3, [r3, #12]
 8010216:	60fb      	str	r3, [r7, #12]
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d1ef      	bne.n	80101fe <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801021e:	bf00      	nop
 8010220:	3710      	adds	r7, #16
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}
 8010226:	bf00      	nop
 8010228:	20066e14 	.word	0x20066e14
 801022c:	20066e0c 	.word	0x20066e0c
 8010230:	20066e10 	.word	0x20066e10

08010234 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	b082      	sub	sp, #8
 8010238:	af00      	add	r7, sp, #0
 801023a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010240:	2b00      	cmp	r3, #0
 8010242:	d007      	beq.n	8010254 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010248:	4618      	mov	r0, r3
 801024a:	f7ff fbfb 	bl	800fa44 <tcp_segs_free>
    pcb->ooseq = NULL;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2200      	movs	r2, #0
 8010252:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8010254:	bf00      	nop
 8010256:	3708      	adds	r7, #8
 8010258:	46bd      	mov	sp, r7
 801025a:	bd80      	pop	{r7, pc}

0801025c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801025c:	b590      	push	{r4, r7, lr}
 801025e:	b08d      	sub	sp, #52	@ 0x34
 8010260:	af04      	add	r7, sp, #16
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d105      	bne.n	8010278 <tcp_input+0x1c>
 801026c:	4b9b      	ldr	r3, [pc, #620]	@ (80104dc <tcp_input+0x280>)
 801026e:	2283      	movs	r2, #131	@ 0x83
 8010270:	499b      	ldr	r1, [pc, #620]	@ (80104e0 <tcp_input+0x284>)
 8010272:	489c      	ldr	r0, [pc, #624]	@ (80104e4 <tcp_input+0x288>)
 8010274:	f008 fd6e 	bl	8018d54 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	685b      	ldr	r3, [r3, #4]
 801027c:	4a9a      	ldr	r2, [pc, #616]	@ (80104e8 <tcp_input+0x28c>)
 801027e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	895b      	ldrh	r3, [r3, #10]
 8010284:	2b13      	cmp	r3, #19
 8010286:	f240 83d1 	bls.w	8010a2c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801028a:	4b98      	ldr	r3, [pc, #608]	@ (80104ec <tcp_input+0x290>)
 801028c:	695b      	ldr	r3, [r3, #20]
 801028e:	4a97      	ldr	r2, [pc, #604]	@ (80104ec <tcp_input+0x290>)
 8010290:	6812      	ldr	r2, [r2, #0]
 8010292:	4611      	mov	r1, r2
 8010294:	4618      	mov	r0, r3
 8010296:	f006 fb81 	bl	801699c <ip4_addr_isbroadcast_u32>
 801029a:	4603      	mov	r3, r0
 801029c:	2b00      	cmp	r3, #0
 801029e:	f040 83c7 	bne.w	8010a30 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80102a2:	4b92      	ldr	r3, [pc, #584]	@ (80104ec <tcp_input+0x290>)
 80102a4:	695b      	ldr	r3, [r3, #20]
 80102a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80102aa:	2be0      	cmp	r3, #224	@ 0xe0
 80102ac:	f000 83c0 	beq.w	8010a30 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80102b0:	4b8d      	ldr	r3, [pc, #564]	@ (80104e8 <tcp_input+0x28c>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	899b      	ldrh	r3, [r3, #12]
 80102b6:	b29b      	uxth	r3, r3
 80102b8:	4618      	mov	r0, r3
 80102ba:	f7fb fe63 	bl	800bf84 <lwip_htons>
 80102be:	4603      	mov	r3, r0
 80102c0:	0b1b      	lsrs	r3, r3, #12
 80102c2:	b29b      	uxth	r3, r3
 80102c4:	b2db      	uxtb	r3, r3
 80102c6:	009b      	lsls	r3, r3, #2
 80102c8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80102ca:	7cbb      	ldrb	r3, [r7, #18]
 80102cc:	2b13      	cmp	r3, #19
 80102ce:	f240 83b1 	bls.w	8010a34 <tcp_input+0x7d8>
 80102d2:	7cbb      	ldrb	r3, [r7, #18]
 80102d4:	b29a      	uxth	r2, r3
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	891b      	ldrh	r3, [r3, #8]
 80102da:	429a      	cmp	r2, r3
 80102dc:	f200 83aa 	bhi.w	8010a34 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80102e0:	7cbb      	ldrb	r3, [r7, #18]
 80102e2:	b29b      	uxth	r3, r3
 80102e4:	3b14      	subs	r3, #20
 80102e6:	b29a      	uxth	r2, r3
 80102e8:	4b81      	ldr	r3, [pc, #516]	@ (80104f0 <tcp_input+0x294>)
 80102ea:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80102ec:	4b81      	ldr	r3, [pc, #516]	@ (80104f4 <tcp_input+0x298>)
 80102ee:	2200      	movs	r2, #0
 80102f0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	895a      	ldrh	r2, [r3, #10]
 80102f6:	7cbb      	ldrb	r3, [r7, #18]
 80102f8:	b29b      	uxth	r3, r3
 80102fa:	429a      	cmp	r2, r3
 80102fc:	d309      	bcc.n	8010312 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80102fe:	4b7c      	ldr	r3, [pc, #496]	@ (80104f0 <tcp_input+0x294>)
 8010300:	881a      	ldrh	r2, [r3, #0]
 8010302:	4b7d      	ldr	r3, [pc, #500]	@ (80104f8 <tcp_input+0x29c>)
 8010304:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8010306:	7cbb      	ldrb	r3, [r7, #18]
 8010308:	4619      	mov	r1, r3
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f7fd fc6c 	bl	800dbe8 <pbuf_remove_header>
 8010310:	e04e      	b.n	80103b0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d105      	bne.n	8010326 <tcp_input+0xca>
 801031a:	4b70      	ldr	r3, [pc, #448]	@ (80104dc <tcp_input+0x280>)
 801031c:	22c2      	movs	r2, #194	@ 0xc2
 801031e:	4977      	ldr	r1, [pc, #476]	@ (80104fc <tcp_input+0x2a0>)
 8010320:	4870      	ldr	r0, [pc, #448]	@ (80104e4 <tcp_input+0x288>)
 8010322:	f008 fd17 	bl	8018d54 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8010326:	2114      	movs	r1, #20
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f7fd fc5d 	bl	800dbe8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	895a      	ldrh	r2, [r3, #10]
 8010332:	4b71      	ldr	r3, [pc, #452]	@ (80104f8 <tcp_input+0x29c>)
 8010334:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8010336:	4b6e      	ldr	r3, [pc, #440]	@ (80104f0 <tcp_input+0x294>)
 8010338:	881a      	ldrh	r2, [r3, #0]
 801033a:	4b6f      	ldr	r3, [pc, #444]	@ (80104f8 <tcp_input+0x29c>)
 801033c:	881b      	ldrh	r3, [r3, #0]
 801033e:	1ad3      	subs	r3, r2, r3
 8010340:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8010342:	4b6d      	ldr	r3, [pc, #436]	@ (80104f8 <tcp_input+0x29c>)
 8010344:	881b      	ldrh	r3, [r3, #0]
 8010346:	4619      	mov	r1, r3
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f7fd fc4d 	bl	800dbe8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	895b      	ldrh	r3, [r3, #10]
 8010354:	8a3a      	ldrh	r2, [r7, #16]
 8010356:	429a      	cmp	r2, r3
 8010358:	f200 836e 	bhi.w	8010a38 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	685b      	ldr	r3, [r3, #4]
 8010362:	4a64      	ldr	r2, [pc, #400]	@ (80104f4 <tcp_input+0x298>)
 8010364:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	8a3a      	ldrh	r2, [r7, #16]
 801036c:	4611      	mov	r1, r2
 801036e:	4618      	mov	r0, r3
 8010370:	f7fd fc3a 	bl	800dbe8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	891a      	ldrh	r2, [r3, #8]
 8010378:	8a3b      	ldrh	r3, [r7, #16]
 801037a:	1ad3      	subs	r3, r2, r3
 801037c:	b29a      	uxth	r2, r3
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	895b      	ldrh	r3, [r3, #10]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d005      	beq.n	8010396 <tcp_input+0x13a>
 801038a:	4b54      	ldr	r3, [pc, #336]	@ (80104dc <tcp_input+0x280>)
 801038c:	22df      	movs	r2, #223	@ 0xdf
 801038e:	495c      	ldr	r1, [pc, #368]	@ (8010500 <tcp_input+0x2a4>)
 8010390:	4854      	ldr	r0, [pc, #336]	@ (80104e4 <tcp_input+0x288>)
 8010392:	f008 fcdf 	bl	8018d54 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	891a      	ldrh	r2, [r3, #8]
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	891b      	ldrh	r3, [r3, #8]
 80103a0:	429a      	cmp	r2, r3
 80103a2:	d005      	beq.n	80103b0 <tcp_input+0x154>
 80103a4:	4b4d      	ldr	r3, [pc, #308]	@ (80104dc <tcp_input+0x280>)
 80103a6:	22e0      	movs	r2, #224	@ 0xe0
 80103a8:	4956      	ldr	r1, [pc, #344]	@ (8010504 <tcp_input+0x2a8>)
 80103aa:	484e      	ldr	r0, [pc, #312]	@ (80104e4 <tcp_input+0x288>)
 80103ac:	f008 fcd2 	bl	8018d54 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80103b0:	4b4d      	ldr	r3, [pc, #308]	@ (80104e8 <tcp_input+0x28c>)
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	881b      	ldrh	r3, [r3, #0]
 80103b6:	b29b      	uxth	r3, r3
 80103b8:	4a4b      	ldr	r2, [pc, #300]	@ (80104e8 <tcp_input+0x28c>)
 80103ba:	6814      	ldr	r4, [r2, #0]
 80103bc:	4618      	mov	r0, r3
 80103be:	f7fb fde1 	bl	800bf84 <lwip_htons>
 80103c2:	4603      	mov	r3, r0
 80103c4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80103c6:	4b48      	ldr	r3, [pc, #288]	@ (80104e8 <tcp_input+0x28c>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	885b      	ldrh	r3, [r3, #2]
 80103cc:	b29b      	uxth	r3, r3
 80103ce:	4a46      	ldr	r2, [pc, #280]	@ (80104e8 <tcp_input+0x28c>)
 80103d0:	6814      	ldr	r4, [r2, #0]
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7fb fdd6 	bl	800bf84 <lwip_htons>
 80103d8:	4603      	mov	r3, r0
 80103da:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80103dc:	4b42      	ldr	r3, [pc, #264]	@ (80104e8 <tcp_input+0x28c>)
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	685b      	ldr	r3, [r3, #4]
 80103e2:	4a41      	ldr	r2, [pc, #260]	@ (80104e8 <tcp_input+0x28c>)
 80103e4:	6814      	ldr	r4, [r2, #0]
 80103e6:	4618      	mov	r0, r3
 80103e8:	f7fb fde2 	bl	800bfb0 <lwip_htonl>
 80103ec:	4603      	mov	r3, r0
 80103ee:	6063      	str	r3, [r4, #4]
 80103f0:	6863      	ldr	r3, [r4, #4]
 80103f2:	4a45      	ldr	r2, [pc, #276]	@ (8010508 <tcp_input+0x2ac>)
 80103f4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80103f6:	4b3c      	ldr	r3, [pc, #240]	@ (80104e8 <tcp_input+0x28c>)
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	689b      	ldr	r3, [r3, #8]
 80103fc:	4a3a      	ldr	r2, [pc, #232]	@ (80104e8 <tcp_input+0x28c>)
 80103fe:	6814      	ldr	r4, [r2, #0]
 8010400:	4618      	mov	r0, r3
 8010402:	f7fb fdd5 	bl	800bfb0 <lwip_htonl>
 8010406:	4603      	mov	r3, r0
 8010408:	60a3      	str	r3, [r4, #8]
 801040a:	68a3      	ldr	r3, [r4, #8]
 801040c:	4a3f      	ldr	r2, [pc, #252]	@ (801050c <tcp_input+0x2b0>)
 801040e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8010410:	4b35      	ldr	r3, [pc, #212]	@ (80104e8 <tcp_input+0x28c>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	89db      	ldrh	r3, [r3, #14]
 8010416:	b29b      	uxth	r3, r3
 8010418:	4a33      	ldr	r2, [pc, #204]	@ (80104e8 <tcp_input+0x28c>)
 801041a:	6814      	ldr	r4, [r2, #0]
 801041c:	4618      	mov	r0, r3
 801041e:	f7fb fdb1 	bl	800bf84 <lwip_htons>
 8010422:	4603      	mov	r3, r0
 8010424:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8010426:	4b30      	ldr	r3, [pc, #192]	@ (80104e8 <tcp_input+0x28c>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	899b      	ldrh	r3, [r3, #12]
 801042c:	b29b      	uxth	r3, r3
 801042e:	4618      	mov	r0, r3
 8010430:	f7fb fda8 	bl	800bf84 <lwip_htons>
 8010434:	4603      	mov	r3, r0
 8010436:	b2db      	uxtb	r3, r3
 8010438:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801043c:	b2da      	uxtb	r2, r3
 801043e:	4b34      	ldr	r3, [pc, #208]	@ (8010510 <tcp_input+0x2b4>)
 8010440:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	891a      	ldrh	r2, [r3, #8]
 8010446:	4b33      	ldr	r3, [pc, #204]	@ (8010514 <tcp_input+0x2b8>)
 8010448:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801044a:	4b31      	ldr	r3, [pc, #196]	@ (8010510 <tcp_input+0x2b4>)
 801044c:	781b      	ldrb	r3, [r3, #0]
 801044e:	f003 0303 	and.w	r3, r3, #3
 8010452:	2b00      	cmp	r3, #0
 8010454:	d00c      	beq.n	8010470 <tcp_input+0x214>
    tcplen++;
 8010456:	4b2f      	ldr	r3, [pc, #188]	@ (8010514 <tcp_input+0x2b8>)
 8010458:	881b      	ldrh	r3, [r3, #0]
 801045a:	3301      	adds	r3, #1
 801045c:	b29a      	uxth	r2, r3
 801045e:	4b2d      	ldr	r3, [pc, #180]	@ (8010514 <tcp_input+0x2b8>)
 8010460:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	891a      	ldrh	r2, [r3, #8]
 8010466:	4b2b      	ldr	r3, [pc, #172]	@ (8010514 <tcp_input+0x2b8>)
 8010468:	881b      	ldrh	r3, [r3, #0]
 801046a:	429a      	cmp	r2, r3
 801046c:	f200 82e6 	bhi.w	8010a3c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8010470:	2300      	movs	r3, #0
 8010472:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010474:	4b28      	ldr	r3, [pc, #160]	@ (8010518 <tcp_input+0x2bc>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	61fb      	str	r3, [r7, #28]
 801047a:	e09d      	b.n	80105b8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801047c:	69fb      	ldr	r3, [r7, #28]
 801047e:	7d1b      	ldrb	r3, [r3, #20]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d105      	bne.n	8010490 <tcp_input+0x234>
 8010484:	4b15      	ldr	r3, [pc, #84]	@ (80104dc <tcp_input+0x280>)
 8010486:	22fb      	movs	r2, #251	@ 0xfb
 8010488:	4924      	ldr	r1, [pc, #144]	@ (801051c <tcp_input+0x2c0>)
 801048a:	4816      	ldr	r0, [pc, #88]	@ (80104e4 <tcp_input+0x288>)
 801048c:	f008 fc62 	bl	8018d54 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8010490:	69fb      	ldr	r3, [r7, #28]
 8010492:	7d1b      	ldrb	r3, [r3, #20]
 8010494:	2b0a      	cmp	r3, #10
 8010496:	d105      	bne.n	80104a4 <tcp_input+0x248>
 8010498:	4b10      	ldr	r3, [pc, #64]	@ (80104dc <tcp_input+0x280>)
 801049a:	22fc      	movs	r2, #252	@ 0xfc
 801049c:	4920      	ldr	r1, [pc, #128]	@ (8010520 <tcp_input+0x2c4>)
 801049e:	4811      	ldr	r0, [pc, #68]	@ (80104e4 <tcp_input+0x288>)
 80104a0:	f008 fc58 	bl	8018d54 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80104a4:	69fb      	ldr	r3, [r7, #28]
 80104a6:	7d1b      	ldrb	r3, [r3, #20]
 80104a8:	2b01      	cmp	r3, #1
 80104aa:	d105      	bne.n	80104b8 <tcp_input+0x25c>
 80104ac:	4b0b      	ldr	r3, [pc, #44]	@ (80104dc <tcp_input+0x280>)
 80104ae:	22fd      	movs	r2, #253	@ 0xfd
 80104b0:	491c      	ldr	r1, [pc, #112]	@ (8010524 <tcp_input+0x2c8>)
 80104b2:	480c      	ldr	r0, [pc, #48]	@ (80104e4 <tcp_input+0x288>)
 80104b4:	f008 fc4e 	bl	8018d54 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80104b8:	69fb      	ldr	r3, [r7, #28]
 80104ba:	7a1b      	ldrb	r3, [r3, #8]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d033      	beq.n	8010528 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80104c0:	69fb      	ldr	r3, [r7, #28]
 80104c2:	7a1a      	ldrb	r2, [r3, #8]
 80104c4:	4b09      	ldr	r3, [pc, #36]	@ (80104ec <tcp_input+0x290>)
 80104c6:	685b      	ldr	r3, [r3, #4]
 80104c8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80104cc:	3301      	adds	r3, #1
 80104ce:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80104d0:	429a      	cmp	r2, r3
 80104d2:	d029      	beq.n	8010528 <tcp_input+0x2cc>
      prev = pcb;
 80104d4:	69fb      	ldr	r3, [r7, #28]
 80104d6:	61bb      	str	r3, [r7, #24]
      continue;
 80104d8:	e06b      	b.n	80105b2 <tcp_input+0x356>
 80104da:	bf00      	nop
 80104dc:	0801ddf0 	.word	0x0801ddf0
 80104e0:	0801de24 	.word	0x0801de24
 80104e4:	0801de3c 	.word	0x0801de3c
 80104e8:	20066e30 	.word	0x20066e30
 80104ec:	20063bac 	.word	0x20063bac
 80104f0:	20066e34 	.word	0x20066e34
 80104f4:	20066e38 	.word	0x20066e38
 80104f8:	20066e36 	.word	0x20066e36
 80104fc:	0801de64 	.word	0x0801de64
 8010500:	0801de74 	.word	0x0801de74
 8010504:	0801de80 	.word	0x0801de80
 8010508:	20066e40 	.word	0x20066e40
 801050c:	20066e44 	.word	0x20066e44
 8010510:	20066e4c 	.word	0x20066e4c
 8010514:	20066e4a 	.word	0x20066e4a
 8010518:	20066e14 	.word	0x20066e14
 801051c:	0801dea0 	.word	0x0801dea0
 8010520:	0801dec8 	.word	0x0801dec8
 8010524:	0801def4 	.word	0x0801def4
    }

    if (pcb->remote_port == tcphdr->src &&
 8010528:	69fb      	ldr	r3, [r7, #28]
 801052a:	8b1a      	ldrh	r2, [r3, #24]
 801052c:	4b72      	ldr	r3, [pc, #456]	@ (80106f8 <tcp_input+0x49c>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	881b      	ldrh	r3, [r3, #0]
 8010532:	b29b      	uxth	r3, r3
 8010534:	429a      	cmp	r2, r3
 8010536:	d13a      	bne.n	80105ae <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8010538:	69fb      	ldr	r3, [r7, #28]
 801053a:	8ada      	ldrh	r2, [r3, #22]
 801053c:	4b6e      	ldr	r3, [pc, #440]	@ (80106f8 <tcp_input+0x49c>)
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	885b      	ldrh	r3, [r3, #2]
 8010542:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8010544:	429a      	cmp	r2, r3
 8010546:	d132      	bne.n	80105ae <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010548:	69fb      	ldr	r3, [r7, #28]
 801054a:	685a      	ldr	r2, [r3, #4]
 801054c:	4b6b      	ldr	r3, [pc, #428]	@ (80106fc <tcp_input+0x4a0>)
 801054e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8010550:	429a      	cmp	r2, r3
 8010552:	d12c      	bne.n	80105ae <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010554:	69fb      	ldr	r3, [r7, #28]
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	4b68      	ldr	r3, [pc, #416]	@ (80106fc <tcp_input+0x4a0>)
 801055a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801055c:	429a      	cmp	r2, r3
 801055e:	d126      	bne.n	80105ae <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8010560:	69fb      	ldr	r3, [r7, #28]
 8010562:	68db      	ldr	r3, [r3, #12]
 8010564:	69fa      	ldr	r2, [r7, #28]
 8010566:	429a      	cmp	r2, r3
 8010568:	d106      	bne.n	8010578 <tcp_input+0x31c>
 801056a:	4b65      	ldr	r3, [pc, #404]	@ (8010700 <tcp_input+0x4a4>)
 801056c:	f240 120d 	movw	r2, #269	@ 0x10d
 8010570:	4964      	ldr	r1, [pc, #400]	@ (8010704 <tcp_input+0x4a8>)
 8010572:	4865      	ldr	r0, [pc, #404]	@ (8010708 <tcp_input+0x4ac>)
 8010574:	f008 fbee 	bl	8018d54 <iprintf>
      if (prev != NULL) {
 8010578:	69bb      	ldr	r3, [r7, #24]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d00a      	beq.n	8010594 <tcp_input+0x338>
        prev->next = pcb->next;
 801057e:	69fb      	ldr	r3, [r7, #28]
 8010580:	68da      	ldr	r2, [r3, #12]
 8010582:	69bb      	ldr	r3, [r7, #24]
 8010584:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8010586:	4b61      	ldr	r3, [pc, #388]	@ (801070c <tcp_input+0x4b0>)
 8010588:	681a      	ldr	r2, [r3, #0]
 801058a:	69fb      	ldr	r3, [r7, #28]
 801058c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801058e:	4a5f      	ldr	r2, [pc, #380]	@ (801070c <tcp_input+0x4b0>)
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8010594:	69fb      	ldr	r3, [r7, #28]
 8010596:	68db      	ldr	r3, [r3, #12]
 8010598:	69fa      	ldr	r2, [r7, #28]
 801059a:	429a      	cmp	r2, r3
 801059c:	d111      	bne.n	80105c2 <tcp_input+0x366>
 801059e:	4b58      	ldr	r3, [pc, #352]	@ (8010700 <tcp_input+0x4a4>)
 80105a0:	f240 1215 	movw	r2, #277	@ 0x115
 80105a4:	495a      	ldr	r1, [pc, #360]	@ (8010710 <tcp_input+0x4b4>)
 80105a6:	4858      	ldr	r0, [pc, #352]	@ (8010708 <tcp_input+0x4ac>)
 80105a8:	f008 fbd4 	bl	8018d54 <iprintf>
      break;
 80105ac:	e009      	b.n	80105c2 <tcp_input+0x366>
    }
    prev = pcb;
 80105ae:	69fb      	ldr	r3, [r7, #28]
 80105b0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80105b2:	69fb      	ldr	r3, [r7, #28]
 80105b4:	68db      	ldr	r3, [r3, #12]
 80105b6:	61fb      	str	r3, [r7, #28]
 80105b8:	69fb      	ldr	r3, [r7, #28]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	f47f af5e 	bne.w	801047c <tcp_input+0x220>
 80105c0:	e000      	b.n	80105c4 <tcp_input+0x368>
      break;
 80105c2:	bf00      	nop
  }

  if (pcb == NULL) {
 80105c4:	69fb      	ldr	r3, [r7, #28]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	f040 80aa 	bne.w	8010720 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80105cc:	4b51      	ldr	r3, [pc, #324]	@ (8010714 <tcp_input+0x4b8>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	61fb      	str	r3, [r7, #28]
 80105d2:	e03f      	b.n	8010654 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80105d4:	69fb      	ldr	r3, [r7, #28]
 80105d6:	7d1b      	ldrb	r3, [r3, #20]
 80105d8:	2b0a      	cmp	r3, #10
 80105da:	d006      	beq.n	80105ea <tcp_input+0x38e>
 80105dc:	4b48      	ldr	r3, [pc, #288]	@ (8010700 <tcp_input+0x4a4>)
 80105de:	f240 121f 	movw	r2, #287	@ 0x11f
 80105e2:	494d      	ldr	r1, [pc, #308]	@ (8010718 <tcp_input+0x4bc>)
 80105e4:	4848      	ldr	r0, [pc, #288]	@ (8010708 <tcp_input+0x4ac>)
 80105e6:	f008 fbb5 	bl	8018d54 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80105ea:	69fb      	ldr	r3, [r7, #28]
 80105ec:	7a1b      	ldrb	r3, [r3, #8]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d009      	beq.n	8010606 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80105f2:	69fb      	ldr	r3, [r7, #28]
 80105f4:	7a1a      	ldrb	r2, [r3, #8]
 80105f6:	4b41      	ldr	r3, [pc, #260]	@ (80106fc <tcp_input+0x4a0>)
 80105f8:	685b      	ldr	r3, [r3, #4]
 80105fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80105fe:	3301      	adds	r3, #1
 8010600:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010602:	429a      	cmp	r2, r3
 8010604:	d122      	bne.n	801064c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8010606:	69fb      	ldr	r3, [r7, #28]
 8010608:	8b1a      	ldrh	r2, [r3, #24]
 801060a:	4b3b      	ldr	r3, [pc, #236]	@ (80106f8 <tcp_input+0x49c>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	881b      	ldrh	r3, [r3, #0]
 8010610:	b29b      	uxth	r3, r3
 8010612:	429a      	cmp	r2, r3
 8010614:	d11b      	bne.n	801064e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8010616:	69fb      	ldr	r3, [r7, #28]
 8010618:	8ada      	ldrh	r2, [r3, #22]
 801061a:	4b37      	ldr	r3, [pc, #220]	@ (80106f8 <tcp_input+0x49c>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	885b      	ldrh	r3, [r3, #2]
 8010620:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8010622:	429a      	cmp	r2, r3
 8010624:	d113      	bne.n	801064e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	685a      	ldr	r2, [r3, #4]
 801062a:	4b34      	ldr	r3, [pc, #208]	@ (80106fc <tcp_input+0x4a0>)
 801062c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801062e:	429a      	cmp	r2, r3
 8010630:	d10d      	bne.n	801064e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010632:	69fb      	ldr	r3, [r7, #28]
 8010634:	681a      	ldr	r2, [r3, #0]
 8010636:	4b31      	ldr	r3, [pc, #196]	@ (80106fc <tcp_input+0x4a0>)
 8010638:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801063a:	429a      	cmp	r2, r3
 801063c:	d107      	bne.n	801064e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801063e:	69f8      	ldr	r0, [r7, #28]
 8010640:	f000 fb56 	bl	8010cf0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8010644:	6878      	ldr	r0, [r7, #4]
 8010646:	f7fd fb55 	bl	800dcf4 <pbuf_free>
        return;
 801064a:	e1fd      	b.n	8010a48 <tcp_input+0x7ec>
        continue;
 801064c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801064e:	69fb      	ldr	r3, [r7, #28]
 8010650:	68db      	ldr	r3, [r3, #12]
 8010652:	61fb      	str	r3, [r7, #28]
 8010654:	69fb      	ldr	r3, [r7, #28]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d1bc      	bne.n	80105d4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801065a:	2300      	movs	r3, #0
 801065c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801065e:	4b2f      	ldr	r3, [pc, #188]	@ (801071c <tcp_input+0x4c0>)
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	617b      	str	r3, [r7, #20]
 8010664:	e02a      	b.n	80106bc <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8010666:	697b      	ldr	r3, [r7, #20]
 8010668:	7a1b      	ldrb	r3, [r3, #8]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d00c      	beq.n	8010688 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	7a1a      	ldrb	r2, [r3, #8]
 8010672:	4b22      	ldr	r3, [pc, #136]	@ (80106fc <tcp_input+0x4a0>)
 8010674:	685b      	ldr	r3, [r3, #4]
 8010676:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801067a:	3301      	adds	r3, #1
 801067c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801067e:	429a      	cmp	r2, r3
 8010680:	d002      	beq.n	8010688 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8010682:	697b      	ldr	r3, [r7, #20]
 8010684:	61bb      	str	r3, [r7, #24]
        continue;
 8010686:	e016      	b.n	80106b6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	8ada      	ldrh	r2, [r3, #22]
 801068c:	4b1a      	ldr	r3, [pc, #104]	@ (80106f8 <tcp_input+0x49c>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	885b      	ldrh	r3, [r3, #2]
 8010692:	b29b      	uxth	r3, r3
 8010694:	429a      	cmp	r2, r3
 8010696:	d10c      	bne.n	80106b2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8010698:	697b      	ldr	r3, [r7, #20]
 801069a:	681a      	ldr	r2, [r3, #0]
 801069c:	4b17      	ldr	r3, [pc, #92]	@ (80106fc <tcp_input+0x4a0>)
 801069e:	695b      	ldr	r3, [r3, #20]
 80106a0:	429a      	cmp	r2, r3
 80106a2:	d00f      	beq.n	80106c4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80106a4:	697b      	ldr	r3, [r7, #20]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d00d      	beq.n	80106c6 <tcp_input+0x46a>
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d009      	beq.n	80106c6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	68db      	ldr	r3, [r3, #12]
 80106ba:	617b      	str	r3, [r7, #20]
 80106bc:	697b      	ldr	r3, [r7, #20]
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d1d1      	bne.n	8010666 <tcp_input+0x40a>
 80106c2:	e000      	b.n	80106c6 <tcp_input+0x46a>
            break;
 80106c4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80106c6:	697b      	ldr	r3, [r7, #20]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d029      	beq.n	8010720 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80106cc:	69bb      	ldr	r3, [r7, #24]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d00a      	beq.n	80106e8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80106d2:	697b      	ldr	r3, [r7, #20]
 80106d4:	68da      	ldr	r2, [r3, #12]
 80106d6:	69bb      	ldr	r3, [r7, #24]
 80106d8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80106da:	4b10      	ldr	r3, [pc, #64]	@ (801071c <tcp_input+0x4c0>)
 80106dc:	681a      	ldr	r2, [r3, #0]
 80106de:	697b      	ldr	r3, [r7, #20]
 80106e0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80106e2:	4a0e      	ldr	r2, [pc, #56]	@ (801071c <tcp_input+0x4c0>)
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80106e8:	6978      	ldr	r0, [r7, #20]
 80106ea:	f000 fa03 	bl	8010af4 <tcp_listen_input>
      }
      pbuf_free(p);
 80106ee:	6878      	ldr	r0, [r7, #4]
 80106f0:	f7fd fb00 	bl	800dcf4 <pbuf_free>
      return;
 80106f4:	e1a8      	b.n	8010a48 <tcp_input+0x7ec>
 80106f6:	bf00      	nop
 80106f8:	20066e30 	.word	0x20066e30
 80106fc:	20063bac 	.word	0x20063bac
 8010700:	0801ddf0 	.word	0x0801ddf0
 8010704:	0801df1c 	.word	0x0801df1c
 8010708:	0801de3c 	.word	0x0801de3c
 801070c:	20066e14 	.word	0x20066e14
 8010710:	0801df48 	.word	0x0801df48
 8010714:	20066e18 	.word	0x20066e18
 8010718:	0801df74 	.word	0x0801df74
 801071c:	20066e10 	.word	0x20066e10
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8010720:	69fb      	ldr	r3, [r7, #28]
 8010722:	2b00      	cmp	r3, #0
 8010724:	f000 8158 	beq.w	80109d8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8010728:	4b95      	ldr	r3, [pc, #596]	@ (8010980 <tcp_input+0x724>)
 801072a:	2200      	movs	r2, #0
 801072c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	891a      	ldrh	r2, [r3, #8]
 8010732:	4b93      	ldr	r3, [pc, #588]	@ (8010980 <tcp_input+0x724>)
 8010734:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8010736:	4a92      	ldr	r2, [pc, #584]	@ (8010980 <tcp_input+0x724>)
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801073c:	4b91      	ldr	r3, [pc, #580]	@ (8010984 <tcp_input+0x728>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	4a8f      	ldr	r2, [pc, #572]	@ (8010980 <tcp_input+0x724>)
 8010742:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8010744:	4b90      	ldr	r3, [pc, #576]	@ (8010988 <tcp_input+0x72c>)
 8010746:	2200      	movs	r2, #0
 8010748:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801074a:	4b90      	ldr	r3, [pc, #576]	@ (801098c <tcp_input+0x730>)
 801074c:	2200      	movs	r2, #0
 801074e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8010750:	4b8f      	ldr	r3, [pc, #572]	@ (8010990 <tcp_input+0x734>)
 8010752:	2200      	movs	r2, #0
 8010754:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8010756:	4b8f      	ldr	r3, [pc, #572]	@ (8010994 <tcp_input+0x738>)
 8010758:	781b      	ldrb	r3, [r3, #0]
 801075a:	f003 0308 	and.w	r3, r3, #8
 801075e:	2b00      	cmp	r3, #0
 8010760:	d006      	beq.n	8010770 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	7b5b      	ldrb	r3, [r3, #13]
 8010766:	f043 0301 	orr.w	r3, r3, #1
 801076a:	b2da      	uxtb	r2, r3
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8010770:	69fb      	ldr	r3, [r7, #28]
 8010772:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010774:	2b00      	cmp	r3, #0
 8010776:	d017      	beq.n	80107a8 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010778:	69f8      	ldr	r0, [r7, #28]
 801077a:	f7ff f8e7 	bl	800f94c <tcp_process_refused_data>
 801077e:	4603      	mov	r3, r0
 8010780:	f113 0f0d 	cmn.w	r3, #13
 8010784:	d007      	beq.n	8010796 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8010786:	69fb      	ldr	r3, [r7, #28]
 8010788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801078a:	2b00      	cmp	r3, #0
 801078c:	d00c      	beq.n	80107a8 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801078e:	4b82      	ldr	r3, [pc, #520]	@ (8010998 <tcp_input+0x73c>)
 8010790:	881b      	ldrh	r3, [r3, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d008      	beq.n	80107a8 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8010796:	69fb      	ldr	r3, [r7, #28]
 8010798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801079a:	2b00      	cmp	r3, #0
 801079c:	f040 80e3 	bne.w	8010966 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80107a0:	69f8      	ldr	r0, [r7, #28]
 80107a2:	f003 fdff 	bl	80143a4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80107a6:	e0de      	b.n	8010966 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80107a8:	4a7c      	ldr	r2, [pc, #496]	@ (801099c <tcp_input+0x740>)
 80107aa:	69fb      	ldr	r3, [r7, #28]
 80107ac:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80107ae:	69f8      	ldr	r0, [r7, #28]
 80107b0:	f000 fb18 	bl	8010de4 <tcp_process>
 80107b4:	4603      	mov	r3, r0
 80107b6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80107b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80107bc:	f113 0f0d 	cmn.w	r3, #13
 80107c0:	f000 80d3 	beq.w	801096a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80107c4:	4b71      	ldr	r3, [pc, #452]	@ (801098c <tcp_input+0x730>)
 80107c6:	781b      	ldrb	r3, [r3, #0]
 80107c8:	f003 0308 	and.w	r3, r3, #8
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d015      	beq.n	80107fc <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80107d0:	69fb      	ldr	r3, [r7, #28]
 80107d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d008      	beq.n	80107ec <tcp_input+0x590>
 80107da:	69fb      	ldr	r3, [r7, #28]
 80107dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80107e0:	69fa      	ldr	r2, [r7, #28]
 80107e2:	6912      	ldr	r2, [r2, #16]
 80107e4:	f06f 010d 	mvn.w	r1, #13
 80107e8:	4610      	mov	r0, r2
 80107ea:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80107ec:	69f9      	ldr	r1, [r7, #28]
 80107ee:	486c      	ldr	r0, [pc, #432]	@ (80109a0 <tcp_input+0x744>)
 80107f0:	f7ff fbbc 	bl	800ff6c <tcp_pcb_remove>
        tcp_free(pcb);
 80107f4:	69f8      	ldr	r0, [r7, #28]
 80107f6:	f7fd fe93 	bl	800e520 <tcp_free>
 80107fa:	e0da      	b.n	80109b2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80107fc:	2300      	movs	r3, #0
 80107fe:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8010800:	4b63      	ldr	r3, [pc, #396]	@ (8010990 <tcp_input+0x734>)
 8010802:	881b      	ldrh	r3, [r3, #0]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d01d      	beq.n	8010844 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8010808:	4b61      	ldr	r3, [pc, #388]	@ (8010990 <tcp_input+0x734>)
 801080a:	881b      	ldrh	r3, [r3, #0]
 801080c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801080e:	69fb      	ldr	r3, [r7, #28]
 8010810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010814:	2b00      	cmp	r3, #0
 8010816:	d00a      	beq.n	801082e <tcp_input+0x5d2>
 8010818:	69fb      	ldr	r3, [r7, #28]
 801081a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801081e:	69fa      	ldr	r2, [r7, #28]
 8010820:	6910      	ldr	r0, [r2, #16]
 8010822:	89fa      	ldrh	r2, [r7, #14]
 8010824:	69f9      	ldr	r1, [r7, #28]
 8010826:	4798      	blx	r3
 8010828:	4603      	mov	r3, r0
 801082a:	74fb      	strb	r3, [r7, #19]
 801082c:	e001      	b.n	8010832 <tcp_input+0x5d6>
 801082e:	2300      	movs	r3, #0
 8010830:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8010832:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010836:	f113 0f0d 	cmn.w	r3, #13
 801083a:	f000 8098 	beq.w	801096e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801083e:	4b54      	ldr	r3, [pc, #336]	@ (8010990 <tcp_input+0x734>)
 8010840:	2200      	movs	r2, #0
 8010842:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8010844:	69f8      	ldr	r0, [r7, #28]
 8010846:	f000 f915 	bl	8010a74 <tcp_input_delayed_close>
 801084a:	4603      	mov	r3, r0
 801084c:	2b00      	cmp	r3, #0
 801084e:	f040 8090 	bne.w	8010972 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8010852:	4b4d      	ldr	r3, [pc, #308]	@ (8010988 <tcp_input+0x72c>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d041      	beq.n	80108de <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801085a:	69fb      	ldr	r3, [r7, #28]
 801085c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801085e:	2b00      	cmp	r3, #0
 8010860:	d006      	beq.n	8010870 <tcp_input+0x614>
 8010862:	4b50      	ldr	r3, [pc, #320]	@ (80109a4 <tcp_input+0x748>)
 8010864:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8010868:	494f      	ldr	r1, [pc, #316]	@ (80109a8 <tcp_input+0x74c>)
 801086a:	4850      	ldr	r0, [pc, #320]	@ (80109ac <tcp_input+0x750>)
 801086c:	f008 fa72 	bl	8018d54 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8010870:	69fb      	ldr	r3, [r7, #28]
 8010872:	8b5b      	ldrh	r3, [r3, #26]
 8010874:	f003 0310 	and.w	r3, r3, #16
 8010878:	2b00      	cmp	r3, #0
 801087a:	d008      	beq.n	801088e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801087c:	4b42      	ldr	r3, [pc, #264]	@ (8010988 <tcp_input+0x72c>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	4618      	mov	r0, r3
 8010882:	f7fd fa37 	bl	800dcf4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8010886:	69f8      	ldr	r0, [r7, #28]
 8010888:	f7fe f932 	bl	800eaf0 <tcp_abort>
            goto aborted;
 801088c:	e091      	b.n	80109b2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801088e:	69fb      	ldr	r3, [r7, #28]
 8010890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010894:	2b00      	cmp	r3, #0
 8010896:	d00c      	beq.n	80108b2 <tcp_input+0x656>
 8010898:	69fb      	ldr	r3, [r7, #28]
 801089a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801089e:	69fb      	ldr	r3, [r7, #28]
 80108a0:	6918      	ldr	r0, [r3, #16]
 80108a2:	4b39      	ldr	r3, [pc, #228]	@ (8010988 <tcp_input+0x72c>)
 80108a4:	681a      	ldr	r2, [r3, #0]
 80108a6:	2300      	movs	r3, #0
 80108a8:	69f9      	ldr	r1, [r7, #28]
 80108aa:	47a0      	blx	r4
 80108ac:	4603      	mov	r3, r0
 80108ae:	74fb      	strb	r3, [r7, #19]
 80108b0:	e008      	b.n	80108c4 <tcp_input+0x668>
 80108b2:	4b35      	ldr	r3, [pc, #212]	@ (8010988 <tcp_input+0x72c>)
 80108b4:	681a      	ldr	r2, [r3, #0]
 80108b6:	2300      	movs	r3, #0
 80108b8:	69f9      	ldr	r1, [r7, #28]
 80108ba:	2000      	movs	r0, #0
 80108bc:	f7ff f91c 	bl	800faf8 <tcp_recv_null>
 80108c0:	4603      	mov	r3, r0
 80108c2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80108c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80108c8:	f113 0f0d 	cmn.w	r3, #13
 80108cc:	d053      	beq.n	8010976 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80108ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d003      	beq.n	80108de <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80108d6:	4b2c      	ldr	r3, [pc, #176]	@ (8010988 <tcp_input+0x72c>)
 80108d8:	681a      	ldr	r2, [r3, #0]
 80108da:	69fb      	ldr	r3, [r7, #28]
 80108dc:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80108de:	4b2b      	ldr	r3, [pc, #172]	@ (801098c <tcp_input+0x730>)
 80108e0:	781b      	ldrb	r3, [r3, #0]
 80108e2:	f003 0320 	and.w	r3, r3, #32
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d030      	beq.n	801094c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80108ea:	69fb      	ldr	r3, [r7, #28]
 80108ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d009      	beq.n	8010906 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80108f2:	69fb      	ldr	r3, [r7, #28]
 80108f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108f6:	7b5a      	ldrb	r2, [r3, #13]
 80108f8:	69fb      	ldr	r3, [r7, #28]
 80108fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108fc:	f042 0220 	orr.w	r2, r2, #32
 8010900:	b2d2      	uxtb	r2, r2
 8010902:	735a      	strb	r2, [r3, #13]
 8010904:	e022      	b.n	801094c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8010906:	69fb      	ldr	r3, [r7, #28]
 8010908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801090a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801090e:	d005      	beq.n	801091c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8010910:	69fb      	ldr	r3, [r7, #28]
 8010912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010914:	3301      	adds	r3, #1
 8010916:	b29a      	uxth	r2, r3
 8010918:	69fb      	ldr	r3, [r7, #28]
 801091a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801091c:	69fb      	ldr	r3, [r7, #28]
 801091e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010922:	2b00      	cmp	r3, #0
 8010924:	d00b      	beq.n	801093e <tcp_input+0x6e2>
 8010926:	69fb      	ldr	r3, [r7, #28]
 8010928:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801092c:	69fb      	ldr	r3, [r7, #28]
 801092e:	6918      	ldr	r0, [r3, #16]
 8010930:	2300      	movs	r3, #0
 8010932:	2200      	movs	r2, #0
 8010934:	69f9      	ldr	r1, [r7, #28]
 8010936:	47a0      	blx	r4
 8010938:	4603      	mov	r3, r0
 801093a:	74fb      	strb	r3, [r7, #19]
 801093c:	e001      	b.n	8010942 <tcp_input+0x6e6>
 801093e:	2300      	movs	r3, #0
 8010940:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8010942:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010946:	f113 0f0d 	cmn.w	r3, #13
 801094a:	d016      	beq.n	801097a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801094c:	4b13      	ldr	r3, [pc, #76]	@ (801099c <tcp_input+0x740>)
 801094e:	2200      	movs	r2, #0
 8010950:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8010952:	69f8      	ldr	r0, [r7, #28]
 8010954:	f000 f88e 	bl	8010a74 <tcp_input_delayed_close>
 8010958:	4603      	mov	r3, r0
 801095a:	2b00      	cmp	r3, #0
 801095c:	d128      	bne.n	80109b0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801095e:	69f8      	ldr	r0, [r7, #28]
 8010960:	f002 ff1a 	bl	8013798 <tcp_output>
 8010964:	e025      	b.n	80109b2 <tcp_input+0x756>
        goto aborted;
 8010966:	bf00      	nop
 8010968:	e023      	b.n	80109b2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801096a:	bf00      	nop
 801096c:	e021      	b.n	80109b2 <tcp_input+0x756>
              goto aborted;
 801096e:	bf00      	nop
 8010970:	e01f      	b.n	80109b2 <tcp_input+0x756>
          goto aborted;
 8010972:	bf00      	nop
 8010974:	e01d      	b.n	80109b2 <tcp_input+0x756>
            goto aborted;
 8010976:	bf00      	nop
 8010978:	e01b      	b.n	80109b2 <tcp_input+0x756>
              goto aborted;
 801097a:	bf00      	nop
 801097c:	e019      	b.n	80109b2 <tcp_input+0x756>
 801097e:	bf00      	nop
 8010980:	20066e20 	.word	0x20066e20
 8010984:	20066e30 	.word	0x20066e30
 8010988:	20066e50 	.word	0x20066e50
 801098c:	20066e4d 	.word	0x20066e4d
 8010990:	20066e48 	.word	0x20066e48
 8010994:	20066e4c 	.word	0x20066e4c
 8010998:	20066e4a 	.word	0x20066e4a
 801099c:	20066e54 	.word	0x20066e54
 80109a0:	20066e14 	.word	0x20066e14
 80109a4:	0801ddf0 	.word	0x0801ddf0
 80109a8:	0801dfa4 	.word	0x0801dfa4
 80109ac:	0801de3c 	.word	0x0801de3c
          goto aborted;
 80109b0:	bf00      	nop
    tcp_input_pcb = NULL;
 80109b2:	4b27      	ldr	r3, [pc, #156]	@ (8010a50 <tcp_input+0x7f4>)
 80109b4:	2200      	movs	r2, #0
 80109b6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80109b8:	4b26      	ldr	r3, [pc, #152]	@ (8010a54 <tcp_input+0x7f8>)
 80109ba:	2200      	movs	r2, #0
 80109bc:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80109be:	4b26      	ldr	r3, [pc, #152]	@ (8010a58 <tcp_input+0x7fc>)
 80109c0:	685b      	ldr	r3, [r3, #4]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d03f      	beq.n	8010a46 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80109c6:	4b24      	ldr	r3, [pc, #144]	@ (8010a58 <tcp_input+0x7fc>)
 80109c8:	685b      	ldr	r3, [r3, #4]
 80109ca:	4618      	mov	r0, r3
 80109cc:	f7fd f992 	bl	800dcf4 <pbuf_free>
      inseg.p = NULL;
 80109d0:	4b21      	ldr	r3, [pc, #132]	@ (8010a58 <tcp_input+0x7fc>)
 80109d2:	2200      	movs	r2, #0
 80109d4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80109d6:	e036      	b.n	8010a46 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80109d8:	4b20      	ldr	r3, [pc, #128]	@ (8010a5c <tcp_input+0x800>)
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	899b      	ldrh	r3, [r3, #12]
 80109de:	b29b      	uxth	r3, r3
 80109e0:	4618      	mov	r0, r3
 80109e2:	f7fb facf 	bl	800bf84 <lwip_htons>
 80109e6:	4603      	mov	r3, r0
 80109e8:	b2db      	uxtb	r3, r3
 80109ea:	f003 0304 	and.w	r3, r3, #4
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d118      	bne.n	8010a24 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80109f2:	4b1b      	ldr	r3, [pc, #108]	@ (8010a60 <tcp_input+0x804>)
 80109f4:	6819      	ldr	r1, [r3, #0]
 80109f6:	4b1b      	ldr	r3, [pc, #108]	@ (8010a64 <tcp_input+0x808>)
 80109f8:	881b      	ldrh	r3, [r3, #0]
 80109fa:	461a      	mov	r2, r3
 80109fc:	4b1a      	ldr	r3, [pc, #104]	@ (8010a68 <tcp_input+0x80c>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010a02:	4b16      	ldr	r3, [pc, #88]	@ (8010a5c <tcp_input+0x800>)
 8010a04:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010a06:	885b      	ldrh	r3, [r3, #2]
 8010a08:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010a0a:	4a14      	ldr	r2, [pc, #80]	@ (8010a5c <tcp_input+0x800>)
 8010a0c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010a0e:	8812      	ldrh	r2, [r2, #0]
 8010a10:	b292      	uxth	r2, r2
 8010a12:	9202      	str	r2, [sp, #8]
 8010a14:	9301      	str	r3, [sp, #4]
 8010a16:	4b15      	ldr	r3, [pc, #84]	@ (8010a6c <tcp_input+0x810>)
 8010a18:	9300      	str	r3, [sp, #0]
 8010a1a:	4b15      	ldr	r3, [pc, #84]	@ (8010a70 <tcp_input+0x814>)
 8010a1c:	4602      	mov	r2, r0
 8010a1e:	2000      	movs	r0, #0
 8010a20:	f003 fc6e 	bl	8014300 <tcp_rst>
    pbuf_free(p);
 8010a24:	6878      	ldr	r0, [r7, #4]
 8010a26:	f7fd f965 	bl	800dcf4 <pbuf_free>
  return;
 8010a2a:	e00c      	b.n	8010a46 <tcp_input+0x7ea>
    goto dropped;
 8010a2c:	bf00      	nop
 8010a2e:	e006      	b.n	8010a3e <tcp_input+0x7e2>
    goto dropped;
 8010a30:	bf00      	nop
 8010a32:	e004      	b.n	8010a3e <tcp_input+0x7e2>
    goto dropped;
 8010a34:	bf00      	nop
 8010a36:	e002      	b.n	8010a3e <tcp_input+0x7e2>
      goto dropped;
 8010a38:	bf00      	nop
 8010a3a:	e000      	b.n	8010a3e <tcp_input+0x7e2>
      goto dropped;
 8010a3c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8010a3e:	6878      	ldr	r0, [r7, #4]
 8010a40:	f7fd f958 	bl	800dcf4 <pbuf_free>
 8010a44:	e000      	b.n	8010a48 <tcp_input+0x7ec>
  return;
 8010a46:	bf00      	nop
}
 8010a48:	3724      	adds	r7, #36	@ 0x24
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd90      	pop	{r4, r7, pc}
 8010a4e:	bf00      	nop
 8010a50:	20066e54 	.word	0x20066e54
 8010a54:	20066e50 	.word	0x20066e50
 8010a58:	20066e20 	.word	0x20066e20
 8010a5c:	20066e30 	.word	0x20066e30
 8010a60:	20066e44 	.word	0x20066e44
 8010a64:	20066e4a 	.word	0x20066e4a
 8010a68:	20066e40 	.word	0x20066e40
 8010a6c:	20063bbc 	.word	0x20063bbc
 8010a70:	20063bc0 	.word	0x20063bc0

08010a74 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b082      	sub	sp, #8
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d106      	bne.n	8010a90 <tcp_input_delayed_close+0x1c>
 8010a82:	4b17      	ldr	r3, [pc, #92]	@ (8010ae0 <tcp_input_delayed_close+0x6c>)
 8010a84:	f240 225a 	movw	r2, #602	@ 0x25a
 8010a88:	4916      	ldr	r1, [pc, #88]	@ (8010ae4 <tcp_input_delayed_close+0x70>)
 8010a8a:	4817      	ldr	r0, [pc, #92]	@ (8010ae8 <tcp_input_delayed_close+0x74>)
 8010a8c:	f008 f962 	bl	8018d54 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8010a90:	4b16      	ldr	r3, [pc, #88]	@ (8010aec <tcp_input_delayed_close+0x78>)
 8010a92:	781b      	ldrb	r3, [r3, #0]
 8010a94:	f003 0310 	and.w	r3, r3, #16
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d01c      	beq.n	8010ad6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	8b5b      	ldrh	r3, [r3, #26]
 8010aa0:	f003 0310 	and.w	r3, r3, #16
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d10d      	bne.n	8010ac4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d008      	beq.n	8010ac4 <tcp_input_delayed_close+0x50>
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010ab8:	687a      	ldr	r2, [r7, #4]
 8010aba:	6912      	ldr	r2, [r2, #16]
 8010abc:	f06f 010e 	mvn.w	r1, #14
 8010ac0:	4610      	mov	r0, r2
 8010ac2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8010ac4:	6879      	ldr	r1, [r7, #4]
 8010ac6:	480a      	ldr	r0, [pc, #40]	@ (8010af0 <tcp_input_delayed_close+0x7c>)
 8010ac8:	f7ff fa50 	bl	800ff6c <tcp_pcb_remove>
    tcp_free(pcb);
 8010acc:	6878      	ldr	r0, [r7, #4]
 8010ace:	f7fd fd27 	bl	800e520 <tcp_free>
    return 1;
 8010ad2:	2301      	movs	r3, #1
 8010ad4:	e000      	b.n	8010ad8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8010ad6:	2300      	movs	r3, #0
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3708      	adds	r7, #8
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	0801ddf0 	.word	0x0801ddf0
 8010ae4:	0801dfc0 	.word	0x0801dfc0
 8010ae8:	0801de3c 	.word	0x0801de3c
 8010aec:	20066e4d 	.word	0x20066e4d
 8010af0:	20066e14 	.word	0x20066e14

08010af4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8010af4:	b590      	push	{r4, r7, lr}
 8010af6:	b08b      	sub	sp, #44	@ 0x2c
 8010af8:	af04      	add	r7, sp, #16
 8010afa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8010afc:	4b6f      	ldr	r3, [pc, #444]	@ (8010cbc <tcp_listen_input+0x1c8>)
 8010afe:	781b      	ldrb	r3, [r3, #0]
 8010b00:	f003 0304 	and.w	r3, r3, #4
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	f040 80d2 	bne.w	8010cae <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d106      	bne.n	8010b1e <tcp_listen_input+0x2a>
 8010b10:	4b6b      	ldr	r3, [pc, #428]	@ (8010cc0 <tcp_listen_input+0x1cc>)
 8010b12:	f240 2281 	movw	r2, #641	@ 0x281
 8010b16:	496b      	ldr	r1, [pc, #428]	@ (8010cc4 <tcp_listen_input+0x1d0>)
 8010b18:	486b      	ldr	r0, [pc, #428]	@ (8010cc8 <tcp_listen_input+0x1d4>)
 8010b1a:	f008 f91b 	bl	8018d54 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8010b1e:	4b67      	ldr	r3, [pc, #412]	@ (8010cbc <tcp_listen_input+0x1c8>)
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	f003 0310 	and.w	r3, r3, #16
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d019      	beq.n	8010b5e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010b2a:	4b68      	ldr	r3, [pc, #416]	@ (8010ccc <tcp_listen_input+0x1d8>)
 8010b2c:	6819      	ldr	r1, [r3, #0]
 8010b2e:	4b68      	ldr	r3, [pc, #416]	@ (8010cd0 <tcp_listen_input+0x1dc>)
 8010b30:	881b      	ldrh	r3, [r3, #0]
 8010b32:	461a      	mov	r2, r3
 8010b34:	4b67      	ldr	r3, [pc, #412]	@ (8010cd4 <tcp_listen_input+0x1e0>)
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010b3a:	4b67      	ldr	r3, [pc, #412]	@ (8010cd8 <tcp_listen_input+0x1e4>)
 8010b3c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010b3e:	885b      	ldrh	r3, [r3, #2]
 8010b40:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010b42:	4a65      	ldr	r2, [pc, #404]	@ (8010cd8 <tcp_listen_input+0x1e4>)
 8010b44:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010b46:	8812      	ldrh	r2, [r2, #0]
 8010b48:	b292      	uxth	r2, r2
 8010b4a:	9202      	str	r2, [sp, #8]
 8010b4c:	9301      	str	r3, [sp, #4]
 8010b4e:	4b63      	ldr	r3, [pc, #396]	@ (8010cdc <tcp_listen_input+0x1e8>)
 8010b50:	9300      	str	r3, [sp, #0]
 8010b52:	4b63      	ldr	r3, [pc, #396]	@ (8010ce0 <tcp_listen_input+0x1ec>)
 8010b54:	4602      	mov	r2, r0
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	f003 fbd2 	bl	8014300 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8010b5c:	e0a9      	b.n	8010cb2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8010b5e:	4b57      	ldr	r3, [pc, #348]	@ (8010cbc <tcp_listen_input+0x1c8>)
 8010b60:	781b      	ldrb	r3, [r3, #0]
 8010b62:	f003 0302 	and.w	r3, r3, #2
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	f000 80a3 	beq.w	8010cb2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	7d5b      	ldrb	r3, [r3, #21]
 8010b70:	4618      	mov	r0, r3
 8010b72:	f7ff f8e5 	bl	800fd40 <tcp_alloc>
 8010b76:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8010b78:	697b      	ldr	r3, [r7, #20]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d111      	bne.n	8010ba2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	699b      	ldr	r3, [r3, #24]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d00a      	beq.n	8010b9c <tcp_listen_input+0xa8>
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	699b      	ldr	r3, [r3, #24]
 8010b8a:	687a      	ldr	r2, [r7, #4]
 8010b8c:	6910      	ldr	r0, [r2, #16]
 8010b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8010b92:	2100      	movs	r1, #0
 8010b94:	4798      	blx	r3
 8010b96:	4603      	mov	r3, r0
 8010b98:	73bb      	strb	r3, [r7, #14]
      return;
 8010b9a:	e08b      	b.n	8010cb4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010b9c:	23f0      	movs	r3, #240	@ 0xf0
 8010b9e:	73bb      	strb	r3, [r7, #14]
      return;
 8010ba0:	e088      	b.n	8010cb4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8010ba2:	4b50      	ldr	r3, [pc, #320]	@ (8010ce4 <tcp_listen_input+0x1f0>)
 8010ba4:	695a      	ldr	r2, [r3, #20]
 8010ba6:	697b      	ldr	r3, [r7, #20]
 8010ba8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8010baa:	4b4e      	ldr	r3, [pc, #312]	@ (8010ce4 <tcp_listen_input+0x1f0>)
 8010bac:	691a      	ldr	r2, [r3, #16]
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	8ada      	ldrh	r2, [r3, #22]
 8010bb6:	697b      	ldr	r3, [r7, #20]
 8010bb8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8010bba:	4b47      	ldr	r3, [pc, #284]	@ (8010cd8 <tcp_listen_input+0x1e4>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	881b      	ldrh	r3, [r3, #0]
 8010bc0:	b29a      	uxth	r2, r3
 8010bc2:	697b      	ldr	r3, [r7, #20]
 8010bc4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	2203      	movs	r2, #3
 8010bca:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8010bcc:	4b41      	ldr	r3, [pc, #260]	@ (8010cd4 <tcp_listen_input+0x1e0>)
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	1c5a      	adds	r2, r3, #1
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8010bde:	6978      	ldr	r0, [r7, #20]
 8010be0:	f7ff fa58 	bl	8010094 <tcp_next_iss>
 8010be4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	693a      	ldr	r2, [r7, #16]
 8010bea:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8010bec:	697b      	ldr	r3, [r7, #20]
 8010bee:	693a      	ldr	r2, [r7, #16]
 8010bf0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	693a      	ldr	r2, [r7, #16]
 8010bf6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	693a      	ldr	r2, [r7, #16]
 8010bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8010bfe:	4b35      	ldr	r3, [pc, #212]	@ (8010cd4 <tcp_listen_input+0x1e0>)
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	1e5a      	subs	r2, r3, #1
 8010c04:	697b      	ldr	r3, [r7, #20]
 8010c06:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	691a      	ldr	r2, [r3, #16]
 8010c0c:	697b      	ldr	r3, [r7, #20]
 8010c0e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8010c10:	697b      	ldr	r3, [r7, #20]
 8010c12:	687a      	ldr	r2, [r7, #4]
 8010c14:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	7a5b      	ldrb	r3, [r3, #9]
 8010c1a:	f003 030c 	and.w	r3, r3, #12
 8010c1e:	b2da      	uxtb	r2, r3
 8010c20:	697b      	ldr	r3, [r7, #20]
 8010c22:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	7a1a      	ldrb	r2, [r3, #8]
 8010c28:	697b      	ldr	r3, [r7, #20]
 8010c2a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8010c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8010ce8 <tcp_listen_input+0x1f4>)
 8010c2e:	681a      	ldr	r2, [r3, #0]
 8010c30:	697b      	ldr	r3, [r7, #20]
 8010c32:	60da      	str	r2, [r3, #12]
 8010c34:	4a2c      	ldr	r2, [pc, #176]	@ (8010ce8 <tcp_listen_input+0x1f4>)
 8010c36:	697b      	ldr	r3, [r7, #20]
 8010c38:	6013      	str	r3, [r2, #0]
 8010c3a:	f003 fd23 	bl	8014684 <tcp_timer_needed>
 8010c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8010cec <tcp_listen_input+0x1f8>)
 8010c40:	2201      	movs	r2, #1
 8010c42:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8010c44:	6978      	ldr	r0, [r7, #20]
 8010c46:	f001 fd8b 	bl	8012760 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8010c4a:	4b23      	ldr	r3, [pc, #140]	@ (8010cd8 <tcp_listen_input+0x1e4>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	89db      	ldrh	r3, [r3, #14]
 8010c50:	b29a      	uxth	r2, r3
 8010c52:	697b      	ldr	r3, [r7, #20]
 8010c54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8010c58:	697b      	ldr	r3, [r7, #20]
 8010c5a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010c5e:	697b      	ldr	r3, [r7, #20]
 8010c60:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8010c68:	697b      	ldr	r3, [r7, #20]
 8010c6a:	3304      	adds	r3, #4
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f005 fbff 	bl	8016470 <ip4_route>
 8010c72:	4601      	mov	r1, r0
 8010c74:	697b      	ldr	r3, [r7, #20]
 8010c76:	3304      	adds	r3, #4
 8010c78:	461a      	mov	r2, r3
 8010c7a:	4620      	mov	r0, r4
 8010c7c:	f7ff fa30 	bl	80100e0 <tcp_eff_send_mss_netif>
 8010c80:	4603      	mov	r3, r0
 8010c82:	461a      	mov	r2, r3
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8010c88:	2112      	movs	r1, #18
 8010c8a:	6978      	ldr	r0, [r7, #20]
 8010c8c:	f002 fc96 	bl	80135bc <tcp_enqueue_flags>
 8010c90:	4603      	mov	r3, r0
 8010c92:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8010c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d004      	beq.n	8010ca6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8010c9c:	2100      	movs	r1, #0
 8010c9e:	6978      	ldr	r0, [r7, #20]
 8010ca0:	f7fd fe68 	bl	800e974 <tcp_abandon>
      return;
 8010ca4:	e006      	b.n	8010cb4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8010ca6:	6978      	ldr	r0, [r7, #20]
 8010ca8:	f002 fd76 	bl	8013798 <tcp_output>
  return;
 8010cac:	e001      	b.n	8010cb2 <tcp_listen_input+0x1be>
    return;
 8010cae:	bf00      	nop
 8010cb0:	e000      	b.n	8010cb4 <tcp_listen_input+0x1c0>
  return;
 8010cb2:	bf00      	nop
}
 8010cb4:	371c      	adds	r7, #28
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	bd90      	pop	{r4, r7, pc}
 8010cba:	bf00      	nop
 8010cbc:	20066e4c 	.word	0x20066e4c
 8010cc0:	0801ddf0 	.word	0x0801ddf0
 8010cc4:	0801dfe8 	.word	0x0801dfe8
 8010cc8:	0801de3c 	.word	0x0801de3c
 8010ccc:	20066e44 	.word	0x20066e44
 8010cd0:	20066e4a 	.word	0x20066e4a
 8010cd4:	20066e40 	.word	0x20066e40
 8010cd8:	20066e30 	.word	0x20066e30
 8010cdc:	20063bbc 	.word	0x20063bbc
 8010ce0:	20063bc0 	.word	0x20063bc0
 8010ce4:	20063bac 	.word	0x20063bac
 8010ce8:	20066e14 	.word	0x20066e14
 8010cec:	20066e1c 	.word	0x20066e1c

08010cf0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b086      	sub	sp, #24
 8010cf4:	af04      	add	r7, sp, #16
 8010cf6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8010cf8:	4b2f      	ldr	r3, [pc, #188]	@ (8010db8 <tcp_timewait_input+0xc8>)
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	f003 0304 	and.w	r3, r3, #4
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d153      	bne.n	8010dac <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d106      	bne.n	8010d18 <tcp_timewait_input+0x28>
 8010d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8010dbc <tcp_timewait_input+0xcc>)
 8010d0c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8010d10:	492b      	ldr	r1, [pc, #172]	@ (8010dc0 <tcp_timewait_input+0xd0>)
 8010d12:	482c      	ldr	r0, [pc, #176]	@ (8010dc4 <tcp_timewait_input+0xd4>)
 8010d14:	f008 f81e 	bl	8018d54 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8010d18:	4b27      	ldr	r3, [pc, #156]	@ (8010db8 <tcp_timewait_input+0xc8>)
 8010d1a:	781b      	ldrb	r3, [r3, #0]
 8010d1c:	f003 0302 	and.w	r3, r3, #2
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d02a      	beq.n	8010d7a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8010d24:	4b28      	ldr	r3, [pc, #160]	@ (8010dc8 <tcp_timewait_input+0xd8>)
 8010d26:	681a      	ldr	r2, [r3, #0]
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d2c:	1ad3      	subs	r3, r2, r3
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	db2d      	blt.n	8010d8e <tcp_timewait_input+0x9e>
 8010d32:	4b25      	ldr	r3, [pc, #148]	@ (8010dc8 <tcp_timewait_input+0xd8>)
 8010d34:	681a      	ldr	r2, [r3, #0]
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d3a:	6879      	ldr	r1, [r7, #4]
 8010d3c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010d3e:	440b      	add	r3, r1
 8010d40:	1ad3      	subs	r3, r2, r3
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	dc23      	bgt.n	8010d8e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010d46:	4b21      	ldr	r3, [pc, #132]	@ (8010dcc <tcp_timewait_input+0xdc>)
 8010d48:	6819      	ldr	r1, [r3, #0]
 8010d4a:	4b21      	ldr	r3, [pc, #132]	@ (8010dd0 <tcp_timewait_input+0xe0>)
 8010d4c:	881b      	ldrh	r3, [r3, #0]
 8010d4e:	461a      	mov	r2, r3
 8010d50:	4b1d      	ldr	r3, [pc, #116]	@ (8010dc8 <tcp_timewait_input+0xd8>)
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010d56:	4b1f      	ldr	r3, [pc, #124]	@ (8010dd4 <tcp_timewait_input+0xe4>)
 8010d58:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010d5a:	885b      	ldrh	r3, [r3, #2]
 8010d5c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010d5e:	4a1d      	ldr	r2, [pc, #116]	@ (8010dd4 <tcp_timewait_input+0xe4>)
 8010d60:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010d62:	8812      	ldrh	r2, [r2, #0]
 8010d64:	b292      	uxth	r2, r2
 8010d66:	9202      	str	r2, [sp, #8]
 8010d68:	9301      	str	r3, [sp, #4]
 8010d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8010dd8 <tcp_timewait_input+0xe8>)
 8010d6c:	9300      	str	r3, [sp, #0]
 8010d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8010ddc <tcp_timewait_input+0xec>)
 8010d70:	4602      	mov	r2, r0
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f003 fac4 	bl	8014300 <tcp_rst>
      return;
 8010d78:	e01b      	b.n	8010db2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8010d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8010db8 <tcp_timewait_input+0xc8>)
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	f003 0301 	and.w	r3, r3, #1
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d003      	beq.n	8010d8e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8010d86:	4b16      	ldr	r3, [pc, #88]	@ (8010de0 <tcp_timewait_input+0xf0>)
 8010d88:	681a      	ldr	r2, [r3, #0]
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8010d8e:	4b10      	ldr	r3, [pc, #64]	@ (8010dd0 <tcp_timewait_input+0xe0>)
 8010d90:	881b      	ldrh	r3, [r3, #0]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d00c      	beq.n	8010db0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	8b5b      	ldrh	r3, [r3, #26]
 8010d9a:	f043 0302 	orr.w	r3, r3, #2
 8010d9e:	b29a      	uxth	r2, r3
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010da4:	6878      	ldr	r0, [r7, #4]
 8010da6:	f002 fcf7 	bl	8013798 <tcp_output>
  }
  return;
 8010daa:	e001      	b.n	8010db0 <tcp_timewait_input+0xc0>
    return;
 8010dac:	bf00      	nop
 8010dae:	e000      	b.n	8010db2 <tcp_timewait_input+0xc2>
  return;
 8010db0:	bf00      	nop
}
 8010db2:	3708      	adds	r7, #8
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}
 8010db8:	20066e4c 	.word	0x20066e4c
 8010dbc:	0801ddf0 	.word	0x0801ddf0
 8010dc0:	0801e008 	.word	0x0801e008
 8010dc4:	0801de3c 	.word	0x0801de3c
 8010dc8:	20066e40 	.word	0x20066e40
 8010dcc:	20066e44 	.word	0x20066e44
 8010dd0:	20066e4a 	.word	0x20066e4a
 8010dd4:	20066e30 	.word	0x20066e30
 8010dd8:	20063bbc 	.word	0x20063bbc
 8010ddc:	20063bc0 	.word	0x20063bc0
 8010de0:	20066e08 	.word	0x20066e08

08010de4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8010de4:	b590      	push	{r4, r7, lr}
 8010de6:	b08d      	sub	sp, #52	@ 0x34
 8010de8:	af04      	add	r7, sp, #16
 8010dea:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8010dec:	2300      	movs	r3, #0
 8010dee:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8010df0:	2300      	movs	r3, #0
 8010df2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d106      	bne.n	8010e08 <tcp_process+0x24>
 8010dfa:	4b9d      	ldr	r3, [pc, #628]	@ (8011070 <tcp_process+0x28c>)
 8010dfc:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8010e00:	499c      	ldr	r1, [pc, #624]	@ (8011074 <tcp_process+0x290>)
 8010e02:	489d      	ldr	r0, [pc, #628]	@ (8011078 <tcp_process+0x294>)
 8010e04:	f007 ffa6 	bl	8018d54 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8010e08:	4b9c      	ldr	r3, [pc, #624]	@ (801107c <tcp_process+0x298>)
 8010e0a:	781b      	ldrb	r3, [r3, #0]
 8010e0c:	f003 0304 	and.w	r3, r3, #4
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d04e      	beq.n	8010eb2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	7d1b      	ldrb	r3, [r3, #20]
 8010e18:	2b02      	cmp	r3, #2
 8010e1a:	d108      	bne.n	8010e2e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010e20:	4b97      	ldr	r3, [pc, #604]	@ (8011080 <tcp_process+0x29c>)
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	429a      	cmp	r2, r3
 8010e26:	d123      	bne.n	8010e70 <tcp_process+0x8c>
        acceptable = 1;
 8010e28:	2301      	movs	r3, #1
 8010e2a:	76fb      	strb	r3, [r7, #27]
 8010e2c:	e020      	b.n	8010e70 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010e32:	4b94      	ldr	r3, [pc, #592]	@ (8011084 <tcp_process+0x2a0>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d102      	bne.n	8010e40 <tcp_process+0x5c>
        acceptable = 1;
 8010e3a:	2301      	movs	r3, #1
 8010e3c:	76fb      	strb	r3, [r7, #27]
 8010e3e:	e017      	b.n	8010e70 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010e40:	4b90      	ldr	r3, [pc, #576]	@ (8011084 <tcp_process+0x2a0>)
 8010e42:	681a      	ldr	r2, [r3, #0]
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e48:	1ad3      	subs	r3, r2, r3
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	db10      	blt.n	8010e70 <tcp_process+0x8c>
 8010e4e:	4b8d      	ldr	r3, [pc, #564]	@ (8011084 <tcp_process+0x2a0>)
 8010e50:	681a      	ldr	r2, [r3, #0]
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e56:	6879      	ldr	r1, [r7, #4]
 8010e58:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010e5a:	440b      	add	r3, r1
 8010e5c:	1ad3      	subs	r3, r2, r3
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	dc06      	bgt.n	8010e70 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	8b5b      	ldrh	r3, [r3, #26]
 8010e66:	f043 0302 	orr.w	r3, r3, #2
 8010e6a:	b29a      	uxth	r2, r3
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8010e70:	7efb      	ldrb	r3, [r7, #27]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d01b      	beq.n	8010eae <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	7d1b      	ldrb	r3, [r3, #20]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d106      	bne.n	8010e8c <tcp_process+0xa8>
 8010e7e:	4b7c      	ldr	r3, [pc, #496]	@ (8011070 <tcp_process+0x28c>)
 8010e80:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8010e84:	4980      	ldr	r1, [pc, #512]	@ (8011088 <tcp_process+0x2a4>)
 8010e86:	487c      	ldr	r0, [pc, #496]	@ (8011078 <tcp_process+0x294>)
 8010e88:	f007 ff64 	bl	8018d54 <iprintf>
      recv_flags |= TF_RESET;
 8010e8c:	4b7f      	ldr	r3, [pc, #508]	@ (801108c <tcp_process+0x2a8>)
 8010e8e:	781b      	ldrb	r3, [r3, #0]
 8010e90:	f043 0308 	orr.w	r3, r3, #8
 8010e94:	b2da      	uxtb	r2, r3
 8010e96:	4b7d      	ldr	r3, [pc, #500]	@ (801108c <tcp_process+0x2a8>)
 8010e98:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	8b5b      	ldrh	r3, [r3, #26]
 8010e9e:	f023 0301 	bic.w	r3, r3, #1
 8010ea2:	b29a      	uxth	r2, r3
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010ea8:	f06f 030d 	mvn.w	r3, #13
 8010eac:	e37a      	b.n	80115a4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	e378      	b.n	80115a4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8010eb2:	4b72      	ldr	r3, [pc, #456]	@ (801107c <tcp_process+0x298>)
 8010eb4:	781b      	ldrb	r3, [r3, #0]
 8010eb6:	f003 0302 	and.w	r3, r3, #2
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d010      	beq.n	8010ee0 <tcp_process+0xfc>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	7d1b      	ldrb	r3, [r3, #20]
 8010ec2:	2b02      	cmp	r3, #2
 8010ec4:	d00c      	beq.n	8010ee0 <tcp_process+0xfc>
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	7d1b      	ldrb	r3, [r3, #20]
 8010eca:	2b03      	cmp	r3, #3
 8010ecc:	d008      	beq.n	8010ee0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	8b5b      	ldrh	r3, [r3, #26]
 8010ed2:	f043 0302 	orr.w	r3, r3, #2
 8010ed6:	b29a      	uxth	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8010edc:	2300      	movs	r3, #0
 8010ede:	e361      	b.n	80115a4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	8b5b      	ldrh	r3, [r3, #26]
 8010ee4:	f003 0310 	and.w	r3, r3, #16
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d103      	bne.n	8010ef4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8010eec:	4b68      	ldr	r3, [pc, #416]	@ (8011090 <tcp_process+0x2ac>)
 8010eee:	681a      	ldr	r2, [r3, #0]
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	2200      	movs	r2, #0
 8010f00:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8010f04:	6878      	ldr	r0, [r7, #4]
 8010f06:	f001 fc2b 	bl	8012760 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	7d1b      	ldrb	r3, [r3, #20]
 8010f0e:	3b02      	subs	r3, #2
 8010f10:	2b07      	cmp	r3, #7
 8010f12:	f200 8337 	bhi.w	8011584 <tcp_process+0x7a0>
 8010f16:	a201      	add	r2, pc, #4	@ (adr r2, 8010f1c <tcp_process+0x138>)
 8010f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f1c:	08010f3d 	.word	0x08010f3d
 8010f20:	0801116d 	.word	0x0801116d
 8010f24:	080112e5 	.word	0x080112e5
 8010f28:	0801130f 	.word	0x0801130f
 8010f2c:	08011433 	.word	0x08011433
 8010f30:	080112e5 	.word	0x080112e5
 8010f34:	080114bf 	.word	0x080114bf
 8010f38:	0801154f 	.word	0x0801154f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8010f3c:	4b4f      	ldr	r3, [pc, #316]	@ (801107c <tcp_process+0x298>)
 8010f3e:	781b      	ldrb	r3, [r3, #0]
 8010f40:	f003 0310 	and.w	r3, r3, #16
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	f000 80e4 	beq.w	8011112 <tcp_process+0x32e>
 8010f4a:	4b4c      	ldr	r3, [pc, #304]	@ (801107c <tcp_process+0x298>)
 8010f4c:	781b      	ldrb	r3, [r3, #0]
 8010f4e:	f003 0302 	and.w	r3, r3, #2
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	f000 80dd 	beq.w	8011112 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f5c:	1c5a      	adds	r2, r3, #1
 8010f5e:	4b48      	ldr	r3, [pc, #288]	@ (8011080 <tcp_process+0x29c>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	429a      	cmp	r2, r3
 8010f64:	f040 80d5 	bne.w	8011112 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8010f68:	4b46      	ldr	r3, [pc, #280]	@ (8011084 <tcp_process+0x2a0>)
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	1c5a      	adds	r2, r3, #1
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8010f7a:	4b41      	ldr	r3, [pc, #260]	@ (8011080 <tcp_process+0x29c>)
 8010f7c:	681a      	ldr	r2, [r3, #0]
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8010f82:	4b44      	ldr	r3, [pc, #272]	@ (8011094 <tcp_process+0x2b0>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	89db      	ldrh	r3, [r3, #14]
 8010f88:	b29a      	uxth	r2, r3
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8010f9c:	4b39      	ldr	r3, [pc, #228]	@ (8011084 <tcp_process+0x2a0>)
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	1e5a      	subs	r2, r3, #1
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	2204      	movs	r2, #4
 8010faa:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	3304      	adds	r3, #4
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	f005 fa5b 	bl	8016470 <ip4_route>
 8010fba:	4601      	mov	r1, r0
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	3304      	adds	r3, #4
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	4620      	mov	r0, r4
 8010fc4:	f7ff f88c 	bl	80100e0 <tcp_eff_send_mss_netif>
 8010fc8:	4603      	mov	r3, r0
 8010fca:	461a      	mov	r2, r3
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010fd4:	009a      	lsls	r2, r3, #2
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010fda:	005b      	lsls	r3, r3, #1
 8010fdc:	f241 111c 	movw	r1, #4380	@ 0x111c
 8010fe0:	428b      	cmp	r3, r1
 8010fe2:	bf38      	it	cc
 8010fe4:	460b      	movcc	r3, r1
 8010fe6:	429a      	cmp	r2, r3
 8010fe8:	d204      	bcs.n	8010ff4 <tcp_process+0x210>
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010fee:	009b      	lsls	r3, r3, #2
 8010ff0:	b29b      	uxth	r3, r3
 8010ff2:	e00d      	b.n	8011010 <tcp_process+0x22c>
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010ff8:	005b      	lsls	r3, r3, #1
 8010ffa:	f241 121c 	movw	r2, #4380	@ 0x111c
 8010ffe:	4293      	cmp	r3, r2
 8011000:	d904      	bls.n	801100c <tcp_process+0x228>
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011006:	005b      	lsls	r3, r3, #1
 8011008:	b29b      	uxth	r3, r3
 801100a:	e001      	b.n	8011010 <tcp_process+0x22c>
 801100c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8011010:	687a      	ldr	r2, [r7, #4]
 8011012:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801101c:	2b00      	cmp	r3, #0
 801101e:	d106      	bne.n	801102e <tcp_process+0x24a>
 8011020:	4b13      	ldr	r3, [pc, #76]	@ (8011070 <tcp_process+0x28c>)
 8011022:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8011026:	491c      	ldr	r1, [pc, #112]	@ (8011098 <tcp_process+0x2b4>)
 8011028:	4813      	ldr	r0, [pc, #76]	@ (8011078 <tcp_process+0x294>)
 801102a:	f007 fe93 	bl	8018d54 <iprintf>
        --pcb->snd_queuelen;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011034:	3b01      	subs	r3, #1
 8011036:	b29a      	uxth	r2, r3
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011042:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8011044:	69fb      	ldr	r3, [r7, #28]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d12a      	bne.n	80110a0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801104e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8011050:	69fb      	ldr	r3, [r7, #28]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d106      	bne.n	8011064 <tcp_process+0x280>
 8011056:	4b06      	ldr	r3, [pc, #24]	@ (8011070 <tcp_process+0x28c>)
 8011058:	f44f 725d 	mov.w	r2, #884	@ 0x374
 801105c:	490f      	ldr	r1, [pc, #60]	@ (801109c <tcp_process+0x2b8>)
 801105e:	4806      	ldr	r0, [pc, #24]	@ (8011078 <tcp_process+0x294>)
 8011060:	f007 fe78 	bl	8018d54 <iprintf>
          pcb->unsent = rseg->next;
 8011064:	69fb      	ldr	r3, [r7, #28]
 8011066:	681a      	ldr	r2, [r3, #0]
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	66da      	str	r2, [r3, #108]	@ 0x6c
 801106c:	e01c      	b.n	80110a8 <tcp_process+0x2c4>
 801106e:	bf00      	nop
 8011070:	0801ddf0 	.word	0x0801ddf0
 8011074:	0801e028 	.word	0x0801e028
 8011078:	0801de3c 	.word	0x0801de3c
 801107c:	20066e4c 	.word	0x20066e4c
 8011080:	20066e44 	.word	0x20066e44
 8011084:	20066e40 	.word	0x20066e40
 8011088:	0801e044 	.word	0x0801e044
 801108c:	20066e4d 	.word	0x20066e4d
 8011090:	20066e08 	.word	0x20066e08
 8011094:	20066e30 	.word	0x20066e30
 8011098:	0801e064 	.word	0x0801e064
 801109c:	0801e07c 	.word	0x0801e07c
        } else {
          pcb->unacked = rseg->next;
 80110a0:	69fb      	ldr	r3, [r7, #28]
 80110a2:	681a      	ldr	r2, [r3, #0]
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 80110a8:	69f8      	ldr	r0, [r7, #28]
 80110aa:	f7fe fce0 	bl	800fa6e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d104      	bne.n	80110c0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80110bc:	861a      	strh	r2, [r3, #48]	@ 0x30
 80110be:	e006      	b.n	80110ce <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2200      	movs	r2, #0
 80110c4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	2200      	movs	r2, #0
 80110ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d00a      	beq.n	80110ee <tcp_process+0x30a>
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	6910      	ldr	r0, [r2, #16]
 80110e2:	2200      	movs	r2, #0
 80110e4:	6879      	ldr	r1, [r7, #4]
 80110e6:	4798      	blx	r3
 80110e8:	4603      	mov	r3, r0
 80110ea:	76bb      	strb	r3, [r7, #26]
 80110ec:	e001      	b.n	80110f2 <tcp_process+0x30e>
 80110ee:	2300      	movs	r3, #0
 80110f0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80110f2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80110f6:	f113 0f0d 	cmn.w	r3, #13
 80110fa:	d102      	bne.n	8011102 <tcp_process+0x31e>
          return ERR_ABRT;
 80110fc:	f06f 030c 	mvn.w	r3, #12
 8011100:	e250      	b.n	80115a4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	8b5b      	ldrh	r3, [r3, #26]
 8011106:	f043 0302 	orr.w	r3, r3, #2
 801110a:	b29a      	uxth	r2, r3
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8011110:	e23a      	b.n	8011588 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8011112:	4b98      	ldr	r3, [pc, #608]	@ (8011374 <tcp_process+0x590>)
 8011114:	781b      	ldrb	r3, [r3, #0]
 8011116:	f003 0310 	and.w	r3, r3, #16
 801111a:	2b00      	cmp	r3, #0
 801111c:	f000 8234 	beq.w	8011588 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011120:	4b95      	ldr	r3, [pc, #596]	@ (8011378 <tcp_process+0x594>)
 8011122:	6819      	ldr	r1, [r3, #0]
 8011124:	4b95      	ldr	r3, [pc, #596]	@ (801137c <tcp_process+0x598>)
 8011126:	881b      	ldrh	r3, [r3, #0]
 8011128:	461a      	mov	r2, r3
 801112a:	4b95      	ldr	r3, [pc, #596]	@ (8011380 <tcp_process+0x59c>)
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011130:	4b94      	ldr	r3, [pc, #592]	@ (8011384 <tcp_process+0x5a0>)
 8011132:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011134:	885b      	ldrh	r3, [r3, #2]
 8011136:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011138:	4a92      	ldr	r2, [pc, #584]	@ (8011384 <tcp_process+0x5a0>)
 801113a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801113c:	8812      	ldrh	r2, [r2, #0]
 801113e:	b292      	uxth	r2, r2
 8011140:	9202      	str	r2, [sp, #8]
 8011142:	9301      	str	r3, [sp, #4]
 8011144:	4b90      	ldr	r3, [pc, #576]	@ (8011388 <tcp_process+0x5a4>)
 8011146:	9300      	str	r3, [sp, #0]
 8011148:	4b90      	ldr	r3, [pc, #576]	@ (801138c <tcp_process+0x5a8>)
 801114a:	4602      	mov	r2, r0
 801114c:	6878      	ldr	r0, [r7, #4]
 801114e:	f003 f8d7 	bl	8014300 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011158:	2b05      	cmp	r3, #5
 801115a:	f200 8215 	bhi.w	8011588 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	2200      	movs	r2, #0
 8011162:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8011164:	6878      	ldr	r0, [r7, #4]
 8011166:	f002 fea3 	bl	8013eb0 <tcp_rexmit_rto>
      break;
 801116a:	e20d      	b.n	8011588 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801116c:	4b81      	ldr	r3, [pc, #516]	@ (8011374 <tcp_process+0x590>)
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	f003 0310 	and.w	r3, r3, #16
 8011174:	2b00      	cmp	r3, #0
 8011176:	f000 80a1 	beq.w	80112bc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801117a:	4b7f      	ldr	r3, [pc, #508]	@ (8011378 <tcp_process+0x594>)
 801117c:	681a      	ldr	r2, [r3, #0]
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011182:	1ad3      	subs	r3, r2, r3
 8011184:	3b01      	subs	r3, #1
 8011186:	2b00      	cmp	r3, #0
 8011188:	db7e      	blt.n	8011288 <tcp_process+0x4a4>
 801118a:	4b7b      	ldr	r3, [pc, #492]	@ (8011378 <tcp_process+0x594>)
 801118c:	681a      	ldr	r2, [r3, #0]
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011192:	1ad3      	subs	r3, r2, r3
 8011194:	2b00      	cmp	r3, #0
 8011196:	dc77      	bgt.n	8011288 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	2204      	movs	r2, #4
 801119c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d102      	bne.n	80111ac <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80111a6:	23fa      	movs	r3, #250	@ 0xfa
 80111a8:	76bb      	strb	r3, [r7, #26]
 80111aa:	e01d      	b.n	80111e8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80111b0:	699b      	ldr	r3, [r3, #24]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d106      	bne.n	80111c4 <tcp_process+0x3e0>
 80111b6:	4b76      	ldr	r3, [pc, #472]	@ (8011390 <tcp_process+0x5ac>)
 80111b8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80111bc:	4975      	ldr	r1, [pc, #468]	@ (8011394 <tcp_process+0x5b0>)
 80111be:	4876      	ldr	r0, [pc, #472]	@ (8011398 <tcp_process+0x5b4>)
 80111c0:	f007 fdc8 	bl	8018d54 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80111c8:	699b      	ldr	r3, [r3, #24]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d00a      	beq.n	80111e4 <tcp_process+0x400>
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80111d2:	699b      	ldr	r3, [r3, #24]
 80111d4:	687a      	ldr	r2, [r7, #4]
 80111d6:	6910      	ldr	r0, [r2, #16]
 80111d8:	2200      	movs	r2, #0
 80111da:	6879      	ldr	r1, [r7, #4]
 80111dc:	4798      	blx	r3
 80111de:	4603      	mov	r3, r0
 80111e0:	76bb      	strb	r3, [r7, #26]
 80111e2:	e001      	b.n	80111e8 <tcp_process+0x404>
 80111e4:	23f0      	movs	r3, #240	@ 0xf0
 80111e6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80111e8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d00a      	beq.n	8011206 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80111f0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80111f4:	f113 0f0d 	cmn.w	r3, #13
 80111f8:	d002      	beq.n	8011200 <tcp_process+0x41c>
              tcp_abort(pcb);
 80111fa:	6878      	ldr	r0, [r7, #4]
 80111fc:	f7fd fc78 	bl	800eaf0 <tcp_abort>
            }
            return ERR_ABRT;
 8011200:	f06f 030c 	mvn.w	r3, #12
 8011204:	e1ce      	b.n	80115a4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8011206:	6878      	ldr	r0, [r7, #4]
 8011208:	f000 fae0 	bl	80117cc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801120c:	4b63      	ldr	r3, [pc, #396]	@ (801139c <tcp_process+0x5b8>)
 801120e:	881b      	ldrh	r3, [r3, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d005      	beq.n	8011220 <tcp_process+0x43c>
            recv_acked--;
 8011214:	4b61      	ldr	r3, [pc, #388]	@ (801139c <tcp_process+0x5b8>)
 8011216:	881b      	ldrh	r3, [r3, #0]
 8011218:	3b01      	subs	r3, #1
 801121a:	b29a      	uxth	r2, r3
 801121c:	4b5f      	ldr	r3, [pc, #380]	@ (801139c <tcp_process+0x5b8>)
 801121e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011224:	009a      	lsls	r2, r3, #2
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801122a:	005b      	lsls	r3, r3, #1
 801122c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8011230:	428b      	cmp	r3, r1
 8011232:	bf38      	it	cc
 8011234:	460b      	movcc	r3, r1
 8011236:	429a      	cmp	r2, r3
 8011238:	d204      	bcs.n	8011244 <tcp_process+0x460>
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801123e:	009b      	lsls	r3, r3, #2
 8011240:	b29b      	uxth	r3, r3
 8011242:	e00d      	b.n	8011260 <tcp_process+0x47c>
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011248:	005b      	lsls	r3, r3, #1
 801124a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801124e:	4293      	cmp	r3, r2
 8011250:	d904      	bls.n	801125c <tcp_process+0x478>
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011256:	005b      	lsls	r3, r3, #1
 8011258:	b29b      	uxth	r3, r3
 801125a:	e001      	b.n	8011260 <tcp_process+0x47c>
 801125c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8011260:	687a      	ldr	r2, [r7, #4]
 8011262:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8011266:	4b4e      	ldr	r3, [pc, #312]	@ (80113a0 <tcp_process+0x5bc>)
 8011268:	781b      	ldrb	r3, [r3, #0]
 801126a:	f003 0320 	and.w	r3, r3, #32
 801126e:	2b00      	cmp	r3, #0
 8011270:	d037      	beq.n	80112e2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	8b5b      	ldrh	r3, [r3, #26]
 8011276:	f043 0302 	orr.w	r3, r3, #2
 801127a:	b29a      	uxth	r2, r3
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	2207      	movs	r2, #7
 8011284:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8011286:	e02c      	b.n	80112e2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011288:	4b3b      	ldr	r3, [pc, #236]	@ (8011378 <tcp_process+0x594>)
 801128a:	6819      	ldr	r1, [r3, #0]
 801128c:	4b3b      	ldr	r3, [pc, #236]	@ (801137c <tcp_process+0x598>)
 801128e:	881b      	ldrh	r3, [r3, #0]
 8011290:	461a      	mov	r2, r3
 8011292:	4b3b      	ldr	r3, [pc, #236]	@ (8011380 <tcp_process+0x59c>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011298:	4b3a      	ldr	r3, [pc, #232]	@ (8011384 <tcp_process+0x5a0>)
 801129a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801129c:	885b      	ldrh	r3, [r3, #2]
 801129e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80112a0:	4a38      	ldr	r2, [pc, #224]	@ (8011384 <tcp_process+0x5a0>)
 80112a2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80112a4:	8812      	ldrh	r2, [r2, #0]
 80112a6:	b292      	uxth	r2, r2
 80112a8:	9202      	str	r2, [sp, #8]
 80112aa:	9301      	str	r3, [sp, #4]
 80112ac:	4b36      	ldr	r3, [pc, #216]	@ (8011388 <tcp_process+0x5a4>)
 80112ae:	9300      	str	r3, [sp, #0]
 80112b0:	4b36      	ldr	r3, [pc, #216]	@ (801138c <tcp_process+0x5a8>)
 80112b2:	4602      	mov	r2, r0
 80112b4:	6878      	ldr	r0, [r7, #4]
 80112b6:	f003 f823 	bl	8014300 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80112ba:	e167      	b.n	801158c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80112bc:	4b2d      	ldr	r3, [pc, #180]	@ (8011374 <tcp_process+0x590>)
 80112be:	781b      	ldrb	r3, [r3, #0]
 80112c0:	f003 0302 	and.w	r3, r3, #2
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	f000 8161 	beq.w	801158c <tcp_process+0x7a8>
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ce:	1e5a      	subs	r2, r3, #1
 80112d0:	4b2b      	ldr	r3, [pc, #172]	@ (8011380 <tcp_process+0x59c>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	429a      	cmp	r2, r3
 80112d6:	f040 8159 	bne.w	801158c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80112da:	6878      	ldr	r0, [r7, #4]
 80112dc:	f002 fe0a 	bl	8013ef4 <tcp_rexmit>
      break;
 80112e0:	e154      	b.n	801158c <tcp_process+0x7a8>
 80112e2:	e153      	b.n	801158c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80112e4:	6878      	ldr	r0, [r7, #4]
 80112e6:	f000 fa71 	bl	80117cc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80112ea:	4b2d      	ldr	r3, [pc, #180]	@ (80113a0 <tcp_process+0x5bc>)
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	f003 0320 	and.w	r3, r3, #32
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	f000 814c 	beq.w	8011590 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	8b5b      	ldrh	r3, [r3, #26]
 80112fc:	f043 0302 	orr.w	r3, r3, #2
 8011300:	b29a      	uxth	r2, r3
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	2207      	movs	r2, #7
 801130a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801130c:	e140      	b.n	8011590 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801130e:	6878      	ldr	r0, [r7, #4]
 8011310:	f000 fa5c 	bl	80117cc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8011314:	4b22      	ldr	r3, [pc, #136]	@ (80113a0 <tcp_process+0x5bc>)
 8011316:	781b      	ldrb	r3, [r3, #0]
 8011318:	f003 0320 	and.w	r3, r3, #32
 801131c:	2b00      	cmp	r3, #0
 801131e:	d071      	beq.n	8011404 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011320:	4b14      	ldr	r3, [pc, #80]	@ (8011374 <tcp_process+0x590>)
 8011322:	781b      	ldrb	r3, [r3, #0]
 8011324:	f003 0310 	and.w	r3, r3, #16
 8011328:	2b00      	cmp	r3, #0
 801132a:	d060      	beq.n	80113ee <tcp_process+0x60a>
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011330:	4b11      	ldr	r3, [pc, #68]	@ (8011378 <tcp_process+0x594>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	429a      	cmp	r2, r3
 8011336:	d15a      	bne.n	80113ee <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801133c:	2b00      	cmp	r3, #0
 801133e:	d156      	bne.n	80113ee <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	8b5b      	ldrh	r3, [r3, #26]
 8011344:	f043 0302 	orr.w	r3, r3, #2
 8011348:	b29a      	uxth	r2, r3
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	f7fe fdbc 	bl	800fecc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8011354:	4b13      	ldr	r3, [pc, #76]	@ (80113a4 <tcp_process+0x5c0>)
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	687a      	ldr	r2, [r7, #4]
 801135a:	429a      	cmp	r2, r3
 801135c:	d105      	bne.n	801136a <tcp_process+0x586>
 801135e:	4b11      	ldr	r3, [pc, #68]	@ (80113a4 <tcp_process+0x5c0>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	68db      	ldr	r3, [r3, #12]
 8011364:	4a0f      	ldr	r2, [pc, #60]	@ (80113a4 <tcp_process+0x5c0>)
 8011366:	6013      	str	r3, [r2, #0]
 8011368:	e02e      	b.n	80113c8 <tcp_process+0x5e4>
 801136a:	4b0e      	ldr	r3, [pc, #56]	@ (80113a4 <tcp_process+0x5c0>)
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	617b      	str	r3, [r7, #20]
 8011370:	e027      	b.n	80113c2 <tcp_process+0x5de>
 8011372:	bf00      	nop
 8011374:	20066e4c 	.word	0x20066e4c
 8011378:	20066e44 	.word	0x20066e44
 801137c:	20066e4a 	.word	0x20066e4a
 8011380:	20066e40 	.word	0x20066e40
 8011384:	20066e30 	.word	0x20066e30
 8011388:	20063bbc 	.word	0x20063bbc
 801138c:	20063bc0 	.word	0x20063bc0
 8011390:	0801ddf0 	.word	0x0801ddf0
 8011394:	0801e090 	.word	0x0801e090
 8011398:	0801de3c 	.word	0x0801de3c
 801139c:	20066e48 	.word	0x20066e48
 80113a0:	20066e4d 	.word	0x20066e4d
 80113a4:	20066e14 	.word	0x20066e14
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	68db      	ldr	r3, [r3, #12]
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	429a      	cmp	r2, r3
 80113b0:	d104      	bne.n	80113bc <tcp_process+0x5d8>
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	68da      	ldr	r2, [r3, #12]
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	60da      	str	r2, [r3, #12]
 80113ba:	e005      	b.n	80113c8 <tcp_process+0x5e4>
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	68db      	ldr	r3, [r3, #12]
 80113c0:	617b      	str	r3, [r7, #20]
 80113c2:	697b      	ldr	r3, [r7, #20]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d1ef      	bne.n	80113a8 <tcp_process+0x5c4>
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	2200      	movs	r2, #0
 80113cc:	60da      	str	r2, [r3, #12]
 80113ce:	4b77      	ldr	r3, [pc, #476]	@ (80115ac <tcp_process+0x7c8>)
 80113d0:	2201      	movs	r2, #1
 80113d2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	220a      	movs	r2, #10
 80113d8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80113da:	4b75      	ldr	r3, [pc, #468]	@ (80115b0 <tcp_process+0x7cc>)
 80113dc:	681a      	ldr	r2, [r3, #0]
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	60da      	str	r2, [r3, #12]
 80113e2:	4a73      	ldr	r2, [pc, #460]	@ (80115b0 <tcp_process+0x7cc>)
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6013      	str	r3, [r2, #0]
 80113e8:	f003 f94c 	bl	8014684 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80113ec:	e0d2      	b.n	8011594 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	8b5b      	ldrh	r3, [r3, #26]
 80113f2:	f043 0302 	orr.w	r3, r3, #2
 80113f6:	b29a      	uxth	r2, r3
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	2208      	movs	r2, #8
 8011400:	751a      	strb	r2, [r3, #20]
      break;
 8011402:	e0c7      	b.n	8011594 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011404:	4b6b      	ldr	r3, [pc, #428]	@ (80115b4 <tcp_process+0x7d0>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	f003 0310 	and.w	r3, r3, #16
 801140c:	2b00      	cmp	r3, #0
 801140e:	f000 80c1 	beq.w	8011594 <tcp_process+0x7b0>
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011416:	4b68      	ldr	r3, [pc, #416]	@ (80115b8 <tcp_process+0x7d4>)
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	429a      	cmp	r2, r3
 801141c:	f040 80ba 	bne.w	8011594 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8011424:	2b00      	cmp	r3, #0
 8011426:	f040 80b5 	bne.w	8011594 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	2206      	movs	r2, #6
 801142e:	751a      	strb	r2, [r3, #20]
      break;
 8011430:	e0b0      	b.n	8011594 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8011432:	6878      	ldr	r0, [r7, #4]
 8011434:	f000 f9ca 	bl	80117cc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8011438:	4b60      	ldr	r3, [pc, #384]	@ (80115bc <tcp_process+0x7d8>)
 801143a:	781b      	ldrb	r3, [r3, #0]
 801143c:	f003 0320 	and.w	r3, r3, #32
 8011440:	2b00      	cmp	r3, #0
 8011442:	f000 80a9 	beq.w	8011598 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	8b5b      	ldrh	r3, [r3, #26]
 801144a:	f043 0302 	orr.w	r3, r3, #2
 801144e:	b29a      	uxth	r2, r3
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8011454:	6878      	ldr	r0, [r7, #4]
 8011456:	f7fe fd39 	bl	800fecc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801145a:	4b59      	ldr	r3, [pc, #356]	@ (80115c0 <tcp_process+0x7dc>)
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	687a      	ldr	r2, [r7, #4]
 8011460:	429a      	cmp	r2, r3
 8011462:	d105      	bne.n	8011470 <tcp_process+0x68c>
 8011464:	4b56      	ldr	r3, [pc, #344]	@ (80115c0 <tcp_process+0x7dc>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68db      	ldr	r3, [r3, #12]
 801146a:	4a55      	ldr	r2, [pc, #340]	@ (80115c0 <tcp_process+0x7dc>)
 801146c:	6013      	str	r3, [r2, #0]
 801146e:	e013      	b.n	8011498 <tcp_process+0x6b4>
 8011470:	4b53      	ldr	r3, [pc, #332]	@ (80115c0 <tcp_process+0x7dc>)
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	613b      	str	r3, [r7, #16]
 8011476:	e00c      	b.n	8011492 <tcp_process+0x6ae>
 8011478:	693b      	ldr	r3, [r7, #16]
 801147a:	68db      	ldr	r3, [r3, #12]
 801147c:	687a      	ldr	r2, [r7, #4]
 801147e:	429a      	cmp	r2, r3
 8011480:	d104      	bne.n	801148c <tcp_process+0x6a8>
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	68da      	ldr	r2, [r3, #12]
 8011486:	693b      	ldr	r3, [r7, #16]
 8011488:	60da      	str	r2, [r3, #12]
 801148a:	e005      	b.n	8011498 <tcp_process+0x6b4>
 801148c:	693b      	ldr	r3, [r7, #16]
 801148e:	68db      	ldr	r3, [r3, #12]
 8011490:	613b      	str	r3, [r7, #16]
 8011492:	693b      	ldr	r3, [r7, #16]
 8011494:	2b00      	cmp	r3, #0
 8011496:	d1ef      	bne.n	8011478 <tcp_process+0x694>
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	2200      	movs	r2, #0
 801149c:	60da      	str	r2, [r3, #12]
 801149e:	4b43      	ldr	r3, [pc, #268]	@ (80115ac <tcp_process+0x7c8>)
 80114a0:	2201      	movs	r2, #1
 80114a2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	220a      	movs	r2, #10
 80114a8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80114aa:	4b41      	ldr	r3, [pc, #260]	@ (80115b0 <tcp_process+0x7cc>)
 80114ac:	681a      	ldr	r2, [r3, #0]
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	60da      	str	r2, [r3, #12]
 80114b2:	4a3f      	ldr	r2, [pc, #252]	@ (80115b0 <tcp_process+0x7cc>)
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	6013      	str	r3, [r2, #0]
 80114b8:	f003 f8e4 	bl	8014684 <tcp_timer_needed>
      }
      break;
 80114bc:	e06c      	b.n	8011598 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80114be:	6878      	ldr	r0, [r7, #4]
 80114c0:	f000 f984 	bl	80117cc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80114c4:	4b3b      	ldr	r3, [pc, #236]	@ (80115b4 <tcp_process+0x7d0>)
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	f003 0310 	and.w	r3, r3, #16
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d065      	beq.n	801159c <tcp_process+0x7b8>
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80114d4:	4b38      	ldr	r3, [pc, #224]	@ (80115b8 <tcp_process+0x7d4>)
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	429a      	cmp	r2, r3
 80114da:	d15f      	bne.n	801159c <tcp_process+0x7b8>
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d15b      	bne.n	801159c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80114e4:	6878      	ldr	r0, [r7, #4]
 80114e6:	f7fe fcf1 	bl	800fecc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80114ea:	4b35      	ldr	r3, [pc, #212]	@ (80115c0 <tcp_process+0x7dc>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	687a      	ldr	r2, [r7, #4]
 80114f0:	429a      	cmp	r2, r3
 80114f2:	d105      	bne.n	8011500 <tcp_process+0x71c>
 80114f4:	4b32      	ldr	r3, [pc, #200]	@ (80115c0 <tcp_process+0x7dc>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	68db      	ldr	r3, [r3, #12]
 80114fa:	4a31      	ldr	r2, [pc, #196]	@ (80115c0 <tcp_process+0x7dc>)
 80114fc:	6013      	str	r3, [r2, #0]
 80114fe:	e013      	b.n	8011528 <tcp_process+0x744>
 8011500:	4b2f      	ldr	r3, [pc, #188]	@ (80115c0 <tcp_process+0x7dc>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	60fb      	str	r3, [r7, #12]
 8011506:	e00c      	b.n	8011522 <tcp_process+0x73e>
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	68db      	ldr	r3, [r3, #12]
 801150c:	687a      	ldr	r2, [r7, #4]
 801150e:	429a      	cmp	r2, r3
 8011510:	d104      	bne.n	801151c <tcp_process+0x738>
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	68da      	ldr	r2, [r3, #12]
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	60da      	str	r2, [r3, #12]
 801151a:	e005      	b.n	8011528 <tcp_process+0x744>
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	68db      	ldr	r3, [r3, #12]
 8011520:	60fb      	str	r3, [r7, #12]
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d1ef      	bne.n	8011508 <tcp_process+0x724>
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2200      	movs	r2, #0
 801152c:	60da      	str	r2, [r3, #12]
 801152e:	4b1f      	ldr	r3, [pc, #124]	@ (80115ac <tcp_process+0x7c8>)
 8011530:	2201      	movs	r2, #1
 8011532:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	220a      	movs	r2, #10
 8011538:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801153a:	4b1d      	ldr	r3, [pc, #116]	@ (80115b0 <tcp_process+0x7cc>)
 801153c:	681a      	ldr	r2, [r3, #0]
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	60da      	str	r2, [r3, #12]
 8011542:	4a1b      	ldr	r2, [pc, #108]	@ (80115b0 <tcp_process+0x7cc>)
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	6013      	str	r3, [r2, #0]
 8011548:	f003 f89c 	bl	8014684 <tcp_timer_needed>
      }
      break;
 801154c:	e026      	b.n	801159c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801154e:	6878      	ldr	r0, [r7, #4]
 8011550:	f000 f93c 	bl	80117cc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8011554:	4b17      	ldr	r3, [pc, #92]	@ (80115b4 <tcp_process+0x7d0>)
 8011556:	781b      	ldrb	r3, [r3, #0]
 8011558:	f003 0310 	and.w	r3, r3, #16
 801155c:	2b00      	cmp	r3, #0
 801155e:	d01f      	beq.n	80115a0 <tcp_process+0x7bc>
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011564:	4b14      	ldr	r3, [pc, #80]	@ (80115b8 <tcp_process+0x7d4>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	429a      	cmp	r2, r3
 801156a:	d119      	bne.n	80115a0 <tcp_process+0x7bc>
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011570:	2b00      	cmp	r3, #0
 8011572:	d115      	bne.n	80115a0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8011574:	4b11      	ldr	r3, [pc, #68]	@ (80115bc <tcp_process+0x7d8>)
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	f043 0310 	orr.w	r3, r3, #16
 801157c:	b2da      	uxtb	r2, r3
 801157e:	4b0f      	ldr	r3, [pc, #60]	@ (80115bc <tcp_process+0x7d8>)
 8011580:	701a      	strb	r2, [r3, #0]
      }
      break;
 8011582:	e00d      	b.n	80115a0 <tcp_process+0x7bc>
    default:
      break;
 8011584:	bf00      	nop
 8011586:	e00c      	b.n	80115a2 <tcp_process+0x7be>
      break;
 8011588:	bf00      	nop
 801158a:	e00a      	b.n	80115a2 <tcp_process+0x7be>
      break;
 801158c:	bf00      	nop
 801158e:	e008      	b.n	80115a2 <tcp_process+0x7be>
      break;
 8011590:	bf00      	nop
 8011592:	e006      	b.n	80115a2 <tcp_process+0x7be>
      break;
 8011594:	bf00      	nop
 8011596:	e004      	b.n	80115a2 <tcp_process+0x7be>
      break;
 8011598:	bf00      	nop
 801159a:	e002      	b.n	80115a2 <tcp_process+0x7be>
      break;
 801159c:	bf00      	nop
 801159e:	e000      	b.n	80115a2 <tcp_process+0x7be>
      break;
 80115a0:	bf00      	nop
  }
  return ERR_OK;
 80115a2:	2300      	movs	r3, #0
}
 80115a4:	4618      	mov	r0, r3
 80115a6:	3724      	adds	r7, #36	@ 0x24
 80115a8:	46bd      	mov	sp, r7
 80115aa:	bd90      	pop	{r4, r7, pc}
 80115ac:	20066e1c 	.word	0x20066e1c
 80115b0:	20066e18 	.word	0x20066e18
 80115b4:	20066e4c 	.word	0x20066e4c
 80115b8:	20066e44 	.word	0x20066e44
 80115bc:	20066e4d 	.word	0x20066e4d
 80115c0:	20066e14 	.word	0x20066e14

080115c4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80115c4:	b590      	push	{r4, r7, lr}
 80115c6:	b085      	sub	sp, #20
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	6078      	str	r0, [r7, #4]
 80115cc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d106      	bne.n	80115e2 <tcp_oos_insert_segment+0x1e>
 80115d4:	4b3b      	ldr	r3, [pc, #236]	@ (80116c4 <tcp_oos_insert_segment+0x100>)
 80115d6:	f240 421f 	movw	r2, #1055	@ 0x41f
 80115da:	493b      	ldr	r1, [pc, #236]	@ (80116c8 <tcp_oos_insert_segment+0x104>)
 80115dc:	483b      	ldr	r0, [pc, #236]	@ (80116cc <tcp_oos_insert_segment+0x108>)
 80115de:	f007 fbb9 	bl	8018d54 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	68db      	ldr	r3, [r3, #12]
 80115e6:	899b      	ldrh	r3, [r3, #12]
 80115e8:	b29b      	uxth	r3, r3
 80115ea:	4618      	mov	r0, r3
 80115ec:	f7fa fcca 	bl	800bf84 <lwip_htons>
 80115f0:	4603      	mov	r3, r0
 80115f2:	b2db      	uxtb	r3, r3
 80115f4:	f003 0301 	and.w	r3, r3, #1
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d028      	beq.n	801164e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80115fc:	6838      	ldr	r0, [r7, #0]
 80115fe:	f7fe fa21 	bl	800fa44 <tcp_segs_free>
    next = NULL;
 8011602:	2300      	movs	r3, #0
 8011604:	603b      	str	r3, [r7, #0]
 8011606:	e056      	b.n	80116b6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	68db      	ldr	r3, [r3, #12]
 801160c:	899b      	ldrh	r3, [r3, #12]
 801160e:	b29b      	uxth	r3, r3
 8011610:	4618      	mov	r0, r3
 8011612:	f7fa fcb7 	bl	800bf84 <lwip_htons>
 8011616:	4603      	mov	r3, r0
 8011618:	b2db      	uxtb	r3, r3
 801161a:	f003 0301 	and.w	r3, r3, #1
 801161e:	2b00      	cmp	r3, #0
 8011620:	d00d      	beq.n	801163e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	68db      	ldr	r3, [r3, #12]
 8011626:	899b      	ldrh	r3, [r3, #12]
 8011628:	b29c      	uxth	r4, r3
 801162a:	2001      	movs	r0, #1
 801162c:	f7fa fcaa 	bl	800bf84 <lwip_htons>
 8011630:	4603      	mov	r3, r0
 8011632:	461a      	mov	r2, r3
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	68db      	ldr	r3, [r3, #12]
 8011638:	4322      	orrs	r2, r4
 801163a:	b292      	uxth	r2, r2
 801163c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801163e:	683b      	ldr	r3, [r7, #0]
 8011640:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8011642:	683b      	ldr	r3, [r7, #0]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8011648:	68f8      	ldr	r0, [r7, #12]
 801164a:	f7fe fa10 	bl	800fa6e <tcp_seg_free>
    while (next &&
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d00e      	beq.n	8011672 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	891b      	ldrh	r3, [r3, #8]
 8011658:	461a      	mov	r2, r3
 801165a:	4b1d      	ldr	r3, [pc, #116]	@ (80116d0 <tcp_oos_insert_segment+0x10c>)
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	441a      	add	r2, r3
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	68db      	ldr	r3, [r3, #12]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	6839      	ldr	r1, [r7, #0]
 8011668:	8909      	ldrh	r1, [r1, #8]
 801166a:	440b      	add	r3, r1
 801166c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801166e:	2b00      	cmp	r3, #0
 8011670:	daca      	bge.n	8011608 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8011672:	683b      	ldr	r3, [r7, #0]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d01e      	beq.n	80116b6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	891b      	ldrh	r3, [r3, #8]
 801167c:	461a      	mov	r2, r3
 801167e:	4b14      	ldr	r3, [pc, #80]	@ (80116d0 <tcp_oos_insert_segment+0x10c>)
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	441a      	add	r2, r3
 8011684:	683b      	ldr	r3, [r7, #0]
 8011686:	68db      	ldr	r3, [r3, #12]
 8011688:	685b      	ldr	r3, [r3, #4]
 801168a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801168c:	2b00      	cmp	r3, #0
 801168e:	dd12      	ble.n	80116b6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8011690:	683b      	ldr	r3, [r7, #0]
 8011692:	68db      	ldr	r3, [r3, #12]
 8011694:	685b      	ldr	r3, [r3, #4]
 8011696:	b29a      	uxth	r2, r3
 8011698:	4b0d      	ldr	r3, [pc, #52]	@ (80116d0 <tcp_oos_insert_segment+0x10c>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	b29b      	uxth	r3, r3
 801169e:	1ad3      	subs	r3, r2, r3
 80116a0:	b29a      	uxth	r2, r3
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	685a      	ldr	r2, [r3, #4]
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	891b      	ldrh	r3, [r3, #8]
 80116ae:	4619      	mov	r1, r3
 80116b0:	4610      	mov	r0, r2
 80116b2:	f7fc f999 	bl	800d9e8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	683a      	ldr	r2, [r7, #0]
 80116ba:	601a      	str	r2, [r3, #0]
}
 80116bc:	bf00      	nop
 80116be:	3714      	adds	r7, #20
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd90      	pop	{r4, r7, pc}
 80116c4:	0801ddf0 	.word	0x0801ddf0
 80116c8:	0801e0b0 	.word	0x0801e0b0
 80116cc:	0801de3c 	.word	0x0801de3c
 80116d0:	20066e40 	.word	0x20066e40

080116d4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80116d4:	b5b0      	push	{r4, r5, r7, lr}
 80116d6:	b086      	sub	sp, #24
 80116d8:	af00      	add	r7, sp, #0
 80116da:	60f8      	str	r0, [r7, #12]
 80116dc:	60b9      	str	r1, [r7, #8]
 80116de:	607a      	str	r2, [r7, #4]
 80116e0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80116e2:	e03e      	b.n	8011762 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80116e4:	68bb      	ldr	r3, [r7, #8]
 80116e6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80116e8:	68bb      	ldr	r3, [r7, #8]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80116ee:	697b      	ldr	r3, [r7, #20]
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7fc fb8c 	bl	800de10 <pbuf_clen>
 80116f8:	4603      	mov	r3, r0
 80116fa:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011702:	8a7a      	ldrh	r2, [r7, #18]
 8011704:	429a      	cmp	r2, r3
 8011706:	d906      	bls.n	8011716 <tcp_free_acked_segments+0x42>
 8011708:	4b2a      	ldr	r3, [pc, #168]	@ (80117b4 <tcp_free_acked_segments+0xe0>)
 801170a:	f240 4257 	movw	r2, #1111	@ 0x457
 801170e:	492a      	ldr	r1, [pc, #168]	@ (80117b8 <tcp_free_acked_segments+0xe4>)
 8011710:	482a      	ldr	r0, [pc, #168]	@ (80117bc <tcp_free_acked_segments+0xe8>)
 8011712:	f007 fb1f 	bl	8018d54 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8011716:	68fb      	ldr	r3, [r7, #12]
 8011718:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801171c:	8a7b      	ldrh	r3, [r7, #18]
 801171e:	1ad3      	subs	r3, r2, r3
 8011720:	b29a      	uxth	r2, r3
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8011728:	697b      	ldr	r3, [r7, #20]
 801172a:	891a      	ldrh	r2, [r3, #8]
 801172c:	4b24      	ldr	r3, [pc, #144]	@ (80117c0 <tcp_free_acked_segments+0xec>)
 801172e:	881b      	ldrh	r3, [r3, #0]
 8011730:	4413      	add	r3, r2
 8011732:	b29a      	uxth	r2, r3
 8011734:	4b22      	ldr	r3, [pc, #136]	@ (80117c0 <tcp_free_acked_segments+0xec>)
 8011736:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8011738:	6978      	ldr	r0, [r7, #20]
 801173a:	f7fe f998 	bl	800fa6e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011744:	2b00      	cmp	r3, #0
 8011746:	d00c      	beq.n	8011762 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d109      	bne.n	8011762 <tcp_free_acked_segments+0x8e>
 801174e:	683b      	ldr	r3, [r7, #0]
 8011750:	2b00      	cmp	r3, #0
 8011752:	d106      	bne.n	8011762 <tcp_free_acked_segments+0x8e>
 8011754:	4b17      	ldr	r3, [pc, #92]	@ (80117b4 <tcp_free_acked_segments+0xe0>)
 8011756:	f240 4261 	movw	r2, #1121	@ 0x461
 801175a:	491a      	ldr	r1, [pc, #104]	@ (80117c4 <tcp_free_acked_segments+0xf0>)
 801175c:	4817      	ldr	r0, [pc, #92]	@ (80117bc <tcp_free_acked_segments+0xe8>)
 801175e:	f007 faf9 	bl	8018d54 <iprintf>
  while (seg_list != NULL &&
 8011762:	68bb      	ldr	r3, [r7, #8]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d020      	beq.n	80117aa <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	68db      	ldr	r3, [r3, #12]
 801176c:	685b      	ldr	r3, [r3, #4]
 801176e:	4618      	mov	r0, r3
 8011770:	f7fa fc1e 	bl	800bfb0 <lwip_htonl>
 8011774:	4604      	mov	r4, r0
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	891b      	ldrh	r3, [r3, #8]
 801177a:	461d      	mov	r5, r3
 801177c:	68bb      	ldr	r3, [r7, #8]
 801177e:	68db      	ldr	r3, [r3, #12]
 8011780:	899b      	ldrh	r3, [r3, #12]
 8011782:	b29b      	uxth	r3, r3
 8011784:	4618      	mov	r0, r3
 8011786:	f7fa fbfd 	bl	800bf84 <lwip_htons>
 801178a:	4603      	mov	r3, r0
 801178c:	b2db      	uxtb	r3, r3
 801178e:	f003 0303 	and.w	r3, r3, #3
 8011792:	2b00      	cmp	r3, #0
 8011794:	d001      	beq.n	801179a <tcp_free_acked_segments+0xc6>
 8011796:	2301      	movs	r3, #1
 8011798:	e000      	b.n	801179c <tcp_free_acked_segments+0xc8>
 801179a:	2300      	movs	r3, #0
 801179c:	442b      	add	r3, r5
 801179e:	18e2      	adds	r2, r4, r3
 80117a0:	4b09      	ldr	r3, [pc, #36]	@ (80117c8 <tcp_free_acked_segments+0xf4>)
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	dd9c      	ble.n	80116e4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80117aa:	68bb      	ldr	r3, [r7, #8]
}
 80117ac:	4618      	mov	r0, r3
 80117ae:	3718      	adds	r7, #24
 80117b0:	46bd      	mov	sp, r7
 80117b2:	bdb0      	pop	{r4, r5, r7, pc}
 80117b4:	0801ddf0 	.word	0x0801ddf0
 80117b8:	0801e0d8 	.word	0x0801e0d8
 80117bc:	0801de3c 	.word	0x0801de3c
 80117c0:	20066e48 	.word	0x20066e48
 80117c4:	0801e100 	.word	0x0801e100
 80117c8:	20066e44 	.word	0x20066e44

080117cc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80117cc:	b5b0      	push	{r4, r5, r7, lr}
 80117ce:	b094      	sub	sp, #80	@ 0x50
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80117d4:	2300      	movs	r3, #0
 80117d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d106      	bne.n	80117ec <tcp_receive+0x20>
 80117de:	4b91      	ldr	r3, [pc, #580]	@ (8011a24 <tcp_receive+0x258>)
 80117e0:	f240 427b 	movw	r2, #1147	@ 0x47b
 80117e4:	4990      	ldr	r1, [pc, #576]	@ (8011a28 <tcp_receive+0x25c>)
 80117e6:	4891      	ldr	r0, [pc, #580]	@ (8011a2c <tcp_receive+0x260>)
 80117e8:	f007 fab4 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	7d1b      	ldrb	r3, [r3, #20]
 80117f0:	2b03      	cmp	r3, #3
 80117f2:	d806      	bhi.n	8011802 <tcp_receive+0x36>
 80117f4:	4b8b      	ldr	r3, [pc, #556]	@ (8011a24 <tcp_receive+0x258>)
 80117f6:	f240 427c 	movw	r2, #1148	@ 0x47c
 80117fa:	498d      	ldr	r1, [pc, #564]	@ (8011a30 <tcp_receive+0x264>)
 80117fc:	488b      	ldr	r0, [pc, #556]	@ (8011a2c <tcp_receive+0x260>)
 80117fe:	f007 faa9 	bl	8018d54 <iprintf>

  if (flags & TCP_ACK) {
 8011802:	4b8c      	ldr	r3, [pc, #560]	@ (8011a34 <tcp_receive+0x268>)
 8011804:	781b      	ldrb	r3, [r3, #0]
 8011806:	f003 0310 	and.w	r3, r3, #16
 801180a:	2b00      	cmp	r3, #0
 801180c:	f000 8264 	beq.w	8011cd8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011816:	461a      	mov	r2, r3
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801181c:	4413      	add	r3, r2
 801181e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011824:	4b84      	ldr	r3, [pc, #528]	@ (8011a38 <tcp_receive+0x26c>)
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	1ad3      	subs	r3, r2, r3
 801182a:	2b00      	cmp	r3, #0
 801182c:	db1b      	blt.n	8011866 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011832:	4b81      	ldr	r3, [pc, #516]	@ (8011a38 <tcp_receive+0x26c>)
 8011834:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8011836:	429a      	cmp	r2, r3
 8011838:	d106      	bne.n	8011848 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801183e:	4b7f      	ldr	r3, [pc, #508]	@ (8011a3c <tcp_receive+0x270>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	1ad3      	subs	r3, r2, r3
 8011844:	2b00      	cmp	r3, #0
 8011846:	db0e      	blt.n	8011866 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801184c:	4b7b      	ldr	r3, [pc, #492]	@ (8011a3c <tcp_receive+0x270>)
 801184e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8011850:	429a      	cmp	r2, r3
 8011852:	d125      	bne.n	80118a0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011854:	4b7a      	ldr	r3, [pc, #488]	@ (8011a40 <tcp_receive+0x274>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	89db      	ldrh	r3, [r3, #14]
 801185a:	b29a      	uxth	r2, r3
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011862:	429a      	cmp	r2, r3
 8011864:	d91c      	bls.n	80118a0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8011866:	4b76      	ldr	r3, [pc, #472]	@ (8011a40 <tcp_receive+0x274>)
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	89db      	ldrh	r3, [r3, #14]
 801186c:	b29a      	uxth	r2, r3
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011880:	429a      	cmp	r2, r3
 8011882:	d205      	bcs.n	8011890 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8011890:	4b69      	ldr	r3, [pc, #420]	@ (8011a38 <tcp_receive+0x26c>)
 8011892:	681a      	ldr	r2, [r3, #0]
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8011898:	4b68      	ldr	r3, [pc, #416]	@ (8011a3c <tcp_receive+0x270>)
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80118a0:	4b66      	ldr	r3, [pc, #408]	@ (8011a3c <tcp_receive+0x270>)
 80118a2:	681a      	ldr	r2, [r3, #0]
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118a8:	1ad3      	subs	r3, r2, r3
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	dc58      	bgt.n	8011960 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80118ae:	4b65      	ldr	r3, [pc, #404]	@ (8011a44 <tcp_receive+0x278>)
 80118b0:	881b      	ldrh	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d14b      	bne.n	801194e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118ba:	687a      	ldr	r2, [r7, #4]
 80118bc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80118c0:	4413      	add	r3, r2
 80118c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d142      	bne.n	801194e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	db3d      	blt.n	801194e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80118d6:	4b59      	ldr	r3, [pc, #356]	@ (8011a3c <tcp_receive+0x270>)
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	429a      	cmp	r2, r3
 80118dc:	d137      	bne.n	801194e <tcp_receive+0x182>
              found_dupack = 1;
 80118de:	2301      	movs	r3, #1
 80118e0:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80118e8:	2bff      	cmp	r3, #255	@ 0xff
 80118ea:	d007      	beq.n	80118fc <tcp_receive+0x130>
                ++pcb->dupacks;
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80118f2:	3301      	adds	r3, #1
 80118f4:	b2da      	uxtb	r2, r3
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011902:	2b03      	cmp	r3, #3
 8011904:	d91b      	bls.n	801193e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011910:	4413      	add	r3, r2
 8011912:	b29a      	uxth	r2, r3
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801191a:	429a      	cmp	r2, r3
 801191c:	d30a      	bcc.n	8011934 <tcp_receive+0x168>
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011928:	4413      	add	r3, r2
 801192a:	b29a      	uxth	r2, r3
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8011932:	e004      	b.n	801193e <tcp_receive+0x172>
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801193a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011944:	2b02      	cmp	r3, #2
 8011946:	d902      	bls.n	801194e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8011948:	6878      	ldr	r0, [r7, #4]
 801194a:	f002 fb3f 	bl	8013fcc <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801194e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011950:	2b00      	cmp	r3, #0
 8011952:	f040 8161 	bne.w	8011c18 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2200      	movs	r2, #0
 801195a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801195e:	e15b      	b.n	8011c18 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011960:	4b36      	ldr	r3, [pc, #216]	@ (8011a3c <tcp_receive+0x270>)
 8011962:	681a      	ldr	r2, [r3, #0]
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011968:	1ad3      	subs	r3, r2, r3
 801196a:	3b01      	subs	r3, #1
 801196c:	2b00      	cmp	r3, #0
 801196e:	f2c0 814e 	blt.w	8011c0e <tcp_receive+0x442>
 8011972:	4b32      	ldr	r3, [pc, #200]	@ (8011a3c <tcp_receive+0x270>)
 8011974:	681a      	ldr	r2, [r3, #0]
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801197a:	1ad3      	subs	r3, r2, r3
 801197c:	2b00      	cmp	r3, #0
 801197e:	f300 8146 	bgt.w	8011c0e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	8b5b      	ldrh	r3, [r3, #26]
 8011986:	f003 0304 	and.w	r3, r3, #4
 801198a:	2b00      	cmp	r3, #0
 801198c:	d010      	beq.n	80119b0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	8b5b      	ldrh	r3, [r3, #26]
 8011992:	f023 0304 	bic.w	r3, r3, #4
 8011996:	b29a      	uxth	r2, r3
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	2200      	movs	r2, #0
 80119ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	2200      	movs	r2, #0
 80119b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80119be:	10db      	asrs	r3, r3, #3
 80119c0:	b21b      	sxth	r3, r3
 80119c2:	b29a      	uxth	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80119ca:	b29b      	uxth	r3, r3
 80119cc:	4413      	add	r3, r2
 80119ce:	b29b      	uxth	r3, r3
 80119d0:	b21a      	sxth	r2, r3
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80119d8:	4b18      	ldr	r3, [pc, #96]	@ (8011a3c <tcp_receive+0x270>)
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	b29a      	uxth	r2, r3
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119e2:	b29b      	uxth	r3, r3
 80119e4:	1ad3      	subs	r3, r2, r3
 80119e6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2200      	movs	r2, #0
 80119ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80119f0:	4b12      	ldr	r3, [pc, #72]	@ (8011a3c <tcp_receive+0x270>)
 80119f2:	681a      	ldr	r2, [r3, #0]
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	7d1b      	ldrb	r3, [r3, #20]
 80119fc:	2b03      	cmp	r3, #3
 80119fe:	f240 8097 	bls.w	8011b30 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8011a0e:	429a      	cmp	r2, r3
 8011a10:	d245      	bcs.n	8011a9e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	8b5b      	ldrh	r3, [r3, #26]
 8011a16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d014      	beq.n	8011a48 <tcp_receive+0x27c>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e013      	b.n	8011a4a <tcp_receive+0x27e>
 8011a22:	bf00      	nop
 8011a24:	0801ddf0 	.word	0x0801ddf0
 8011a28:	0801e120 	.word	0x0801e120
 8011a2c:	0801de3c 	.word	0x0801de3c
 8011a30:	0801e13c 	.word	0x0801e13c
 8011a34:	20066e4c 	.word	0x20066e4c
 8011a38:	20066e40 	.word	0x20066e40
 8011a3c:	20066e44 	.word	0x20066e44
 8011a40:	20066e30 	.word	0x20066e30
 8011a44:	20066e4a 	.word	0x20066e4a
 8011a48:	2302      	movs	r3, #2
 8011a4a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8011a4e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8011a52:	b29a      	uxth	r2, r3
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011a58:	fb12 f303 	smulbb	r3, r2, r3
 8011a5c:	b29b      	uxth	r3, r3
 8011a5e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011a60:	4293      	cmp	r3, r2
 8011a62:	bf28      	it	cs
 8011a64:	4613      	movcs	r3, r2
 8011a66:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011a6e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011a70:	4413      	add	r3, r2
 8011a72:	b29a      	uxth	r2, r3
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011a7a:	429a      	cmp	r2, r3
 8011a7c:	d309      	bcc.n	8011a92 <tcp_receive+0x2c6>
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011a84:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011a86:	4413      	add	r3, r2
 8011a88:	b29a      	uxth	r2, r3
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8011a90:	e04e      	b.n	8011b30 <tcp_receive+0x364>
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011a98:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8011a9c:	e048      	b.n	8011b30 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8011aa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011aa6:	4413      	add	r3, r2
 8011aa8:	b29a      	uxth	r2, r3
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d309      	bcc.n	8011ac8 <tcp_receive+0x2fc>
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8011aba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011abc:	4413      	add	r3, r2
 8011abe:	b29a      	uxth	r2, r3
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8011ac6:	e004      	b.n	8011ad2 <tcp_receive+0x306>
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011ace:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011ade:	429a      	cmp	r2, r3
 8011ae0:	d326      	bcc.n	8011b30 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011aee:	1ad3      	subs	r3, r2, r3
 8011af0:	b29a      	uxth	r2, r3
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011b02:	4413      	add	r3, r2
 8011b04:	b29a      	uxth	r2, r3
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011b0c:	429a      	cmp	r2, r3
 8011b0e:	d30a      	bcc.n	8011b26 <tcp_receive+0x35a>
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011b1a:	4413      	add	r3, r2
 8011b1c:	b29a      	uxth	r2, r3
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8011b24:	e004      	b.n	8011b30 <tcp_receive+0x364>
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011b2c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b38:	4a98      	ldr	r2, [pc, #608]	@ (8011d9c <tcp_receive+0x5d0>)
 8011b3a:	6878      	ldr	r0, [r7, #4]
 8011b3c:	f7ff fdca 	bl	80116d4 <tcp_free_acked_segments>
 8011b40:	4602      	mov	r2, r0
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b4e:	4a94      	ldr	r2, [pc, #592]	@ (8011da0 <tcp_receive+0x5d4>)
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f7ff fdbf 	bl	80116d4 <tcp_free_acked_segments>
 8011b56:	4602      	mov	r2, r0
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d104      	bne.n	8011b6e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011b6a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8011b6c:	e002      	b.n	8011b74 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	2200      	movs	r2, #0
 8011b72:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	2200      	movs	r2, #0
 8011b78:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d103      	bne.n	8011b8a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	2200      	movs	r2, #0
 8011b86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8011b90:	4b84      	ldr	r3, [pc, #528]	@ (8011da4 <tcp_receive+0x5d8>)
 8011b92:	881b      	ldrh	r3, [r3, #0]
 8011b94:	4413      	add	r3, r2
 8011b96:	b29a      	uxth	r2, r3
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	8b5b      	ldrh	r3, [r3, #26]
 8011ba2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d035      	beq.n	8011c16 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d118      	bne.n	8011be4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d00c      	beq.n	8011bd4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011bc2:	68db      	ldr	r3, [r3, #12]
 8011bc4:	685b      	ldr	r3, [r3, #4]
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	f7fa f9f2 	bl	800bfb0 <lwip_htonl>
 8011bcc:	4603      	mov	r3, r0
 8011bce:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	dc20      	bgt.n	8011c16 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	8b5b      	ldrh	r3, [r3, #26]
 8011bd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011bdc:	b29a      	uxth	r2, r3
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011be2:	e018      	b.n	8011c16 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bec:	68db      	ldr	r3, [r3, #12]
 8011bee:	685b      	ldr	r3, [r3, #4]
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	f7fa f9dd 	bl	800bfb0 <lwip_htonl>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	1ae3      	subs	r3, r4, r3
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	dc0b      	bgt.n	8011c16 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	8b5b      	ldrh	r3, [r3, #26]
 8011c02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011c06:	b29a      	uxth	r2, r3
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011c0c:	e003      	b.n	8011c16 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8011c0e:	6878      	ldr	r0, [r7, #4]
 8011c10:	f002 fbc8 	bl	80143a4 <tcp_send_empty_ack>
 8011c14:	e000      	b.n	8011c18 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011c16:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d05b      	beq.n	8011cd8 <tcp_receive+0x50c>
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011c24:	4b60      	ldr	r3, [pc, #384]	@ (8011da8 <tcp_receive+0x5dc>)
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	1ad3      	subs	r3, r2, r3
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	da54      	bge.n	8011cd8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8011c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8011dac <tcp_receive+0x5e0>)
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	b29a      	uxth	r2, r3
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c38:	b29b      	uxth	r3, r3
 8011c3a:	1ad3      	subs	r3, r2, r3
 8011c3c:	b29b      	uxth	r3, r3
 8011c3e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8011c42:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8011c4c:	10db      	asrs	r3, r3, #3
 8011c4e:	b21b      	sxth	r3, r3
 8011c50:	b29b      	uxth	r3, r3
 8011c52:	1ad3      	subs	r3, r2, r3
 8011c54:	b29b      	uxth	r3, r3
 8011c56:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8011c60:	b29a      	uxth	r2, r3
 8011c62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8011c66:	4413      	add	r3, r2
 8011c68:	b29b      	uxth	r3, r3
 8011c6a:	b21a      	sxth	r2, r3
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8011c70:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	da05      	bge.n	8011c84 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8011c78:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8011c7c:	425b      	negs	r3, r3
 8011c7e:	b29b      	uxth	r3, r3
 8011c80:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8011c84:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8011c8e:	109b      	asrs	r3, r3, #2
 8011c90:	b21b      	sxth	r3, r3
 8011c92:	b29b      	uxth	r3, r3
 8011c94:	1ad3      	subs	r3, r2, r3
 8011c96:	b29b      	uxth	r3, r3
 8011c98:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8011ca2:	b29a      	uxth	r2, r3
 8011ca4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8011ca8:	4413      	add	r3, r2
 8011caa:	b29b      	uxth	r3, r3
 8011cac:	b21a      	sxth	r2, r3
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8011cb8:	10db      	asrs	r3, r3, #3
 8011cba:	b21b      	sxth	r3, r3
 8011cbc:	b29a      	uxth	r2, r3
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8011cc4:	b29b      	uxth	r3, r3
 8011cc6:	4413      	add	r3, r2
 8011cc8:	b29b      	uxth	r3, r3
 8011cca:	b21a      	sxth	r2, r3
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8011cd8:	4b35      	ldr	r3, [pc, #212]	@ (8011db0 <tcp_receive+0x5e4>)
 8011cda:	881b      	ldrh	r3, [r3, #0]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	f000 84df 	beq.w	80126a0 <tcp_receive+0xed4>
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	7d1b      	ldrb	r3, [r3, #20]
 8011ce6:	2b06      	cmp	r3, #6
 8011ce8:	f200 84da 	bhi.w	80126a0 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011cf0:	4b30      	ldr	r3, [pc, #192]	@ (8011db4 <tcp_receive+0x5e8>)
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	1ad3      	subs	r3, r2, r3
 8011cf6:	3b01      	subs	r3, #1
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	f2c0 808f 	blt.w	8011e1c <tcp_receive+0x650>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011d02:	4b2b      	ldr	r3, [pc, #172]	@ (8011db0 <tcp_receive+0x5e4>)
 8011d04:	881b      	ldrh	r3, [r3, #0]
 8011d06:	4619      	mov	r1, r3
 8011d08:	4b2a      	ldr	r3, [pc, #168]	@ (8011db4 <tcp_receive+0x5e8>)
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	440b      	add	r3, r1
 8011d0e:	1ad3      	subs	r3, r2, r3
 8011d10:	3301      	adds	r3, #1
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	f300 8082 	bgt.w	8011e1c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8011d18:	4b27      	ldr	r3, [pc, #156]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d1a:	685b      	ldr	r3, [r3, #4]
 8011d1c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011d22:	4b24      	ldr	r3, [pc, #144]	@ (8011db4 <tcp_receive+0x5e8>)
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	1ad3      	subs	r3, r2, r3
 8011d28:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8011d2a:	4b23      	ldr	r3, [pc, #140]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d2c:	685b      	ldr	r3, [r3, #4]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d106      	bne.n	8011d40 <tcp_receive+0x574>
 8011d32:	4b22      	ldr	r3, [pc, #136]	@ (8011dbc <tcp_receive+0x5f0>)
 8011d34:	f240 5294 	movw	r2, #1428	@ 0x594
 8011d38:	4921      	ldr	r1, [pc, #132]	@ (8011dc0 <tcp_receive+0x5f4>)
 8011d3a:	4822      	ldr	r0, [pc, #136]	@ (8011dc4 <tcp_receive+0x5f8>)
 8011d3c:	f007 f80a 	bl	8018d54 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8011d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d42:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8011d46:	4293      	cmp	r3, r2
 8011d48:	d906      	bls.n	8011d58 <tcp_receive+0x58c>
 8011d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8011dbc <tcp_receive+0x5f0>)
 8011d4c:	f240 5295 	movw	r2, #1429	@ 0x595
 8011d50:	491d      	ldr	r1, [pc, #116]	@ (8011dc8 <tcp_receive+0x5fc>)
 8011d52:	481c      	ldr	r0, [pc, #112]	@ (8011dc4 <tcp_receive+0x5f8>)
 8011d54:	f006 fffe 	bl	8018d54 <iprintf>
      off = (u16_t)off32;
 8011d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d5a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8011d5e:	4b16      	ldr	r3, [pc, #88]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	891b      	ldrh	r3, [r3, #8]
 8011d64:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	d906      	bls.n	8011d7a <tcp_receive+0x5ae>
 8011d6c:	4b13      	ldr	r3, [pc, #76]	@ (8011dbc <tcp_receive+0x5f0>)
 8011d6e:	f240 5297 	movw	r2, #1431	@ 0x597
 8011d72:	4916      	ldr	r1, [pc, #88]	@ (8011dcc <tcp_receive+0x600>)
 8011d74:	4813      	ldr	r0, [pc, #76]	@ (8011dc4 <tcp_receive+0x5f8>)
 8011d76:	f006 ffed 	bl	8018d54 <iprintf>
      inseg.len -= off;
 8011d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d7c:	891a      	ldrh	r2, [r3, #8]
 8011d7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011d82:	1ad3      	subs	r3, r2, r3
 8011d84:	b29a      	uxth	r2, r3
 8011d86:	4b0c      	ldr	r3, [pc, #48]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d88:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8011d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8011db8 <tcp_receive+0x5ec>)
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	891a      	ldrh	r2, [r3, #8]
 8011d90:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011d94:	1ad3      	subs	r3, r2, r3
 8011d96:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8011d98:	e02a      	b.n	8011df0 <tcp_receive+0x624>
 8011d9a:	bf00      	nop
 8011d9c:	0801e158 	.word	0x0801e158
 8011da0:	0801e160 	.word	0x0801e160
 8011da4:	20066e48 	.word	0x20066e48
 8011da8:	20066e44 	.word	0x20066e44
 8011dac:	20066e08 	.word	0x20066e08
 8011db0:	20066e4a 	.word	0x20066e4a
 8011db4:	20066e40 	.word	0x20066e40
 8011db8:	20066e20 	.word	0x20066e20
 8011dbc:	0801ddf0 	.word	0x0801ddf0
 8011dc0:	0801e168 	.word	0x0801e168
 8011dc4:	0801de3c 	.word	0x0801de3c
 8011dc8:	0801e178 	.word	0x0801e178
 8011dcc:	0801e188 	.word	0x0801e188
        off -= p->len;
 8011dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011dd2:	895b      	ldrh	r3, [r3, #10]
 8011dd4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011dd8:	1ad3      	subs	r3, r2, r3
 8011dda:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8011dde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011de0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011de2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8011de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011de6:	2200      	movs	r2, #0
 8011de8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8011dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8011df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011df2:	895b      	ldrh	r3, [r3, #10]
 8011df4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d8e9      	bhi.n	8011dd0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8011dfc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011e00:	4619      	mov	r1, r3
 8011e02:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8011e04:	f7fb fef0 	bl	800dbe8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e0c:	4a90      	ldr	r2, [pc, #576]	@ (8012050 <tcp_receive+0x884>)
 8011e0e:	6013      	str	r3, [r2, #0]
 8011e10:	4b90      	ldr	r3, [pc, #576]	@ (8012054 <tcp_receive+0x888>)
 8011e12:	68db      	ldr	r3, [r3, #12]
 8011e14:	4a8e      	ldr	r2, [pc, #568]	@ (8012050 <tcp_receive+0x884>)
 8011e16:	6812      	ldr	r2, [r2, #0]
 8011e18:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011e1a:	e00d      	b.n	8011e38 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8011e1c:	4b8c      	ldr	r3, [pc, #560]	@ (8012050 <tcp_receive+0x884>)
 8011e1e:	681a      	ldr	r2, [r3, #0]
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e24:	1ad3      	subs	r3, r2, r3
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	da06      	bge.n	8011e38 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	8b5b      	ldrh	r3, [r3, #26]
 8011e2e:	f043 0302 	orr.w	r3, r3, #2
 8011e32:	b29a      	uxth	r2, r3
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011e38:	4b85      	ldr	r3, [pc, #532]	@ (8012050 <tcp_receive+0x884>)
 8011e3a:	681a      	ldr	r2, [r3, #0]
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e40:	1ad3      	subs	r3, r2, r3
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	f2c0 8427 	blt.w	8012696 <tcp_receive+0xeca>
 8011e48:	4b81      	ldr	r3, [pc, #516]	@ (8012050 <tcp_receive+0x884>)
 8011e4a:	681a      	ldr	r2, [r3, #0]
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e50:	6879      	ldr	r1, [r7, #4]
 8011e52:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011e54:	440b      	add	r3, r1
 8011e56:	1ad3      	subs	r3, r2, r3
 8011e58:	3301      	adds	r3, #1
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	f300 841b 	bgt.w	8012696 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011e64:	4b7a      	ldr	r3, [pc, #488]	@ (8012050 <tcp_receive+0x884>)
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	429a      	cmp	r2, r3
 8011e6a:	f040 8298 	bne.w	801239e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8011e6e:	4b79      	ldr	r3, [pc, #484]	@ (8012054 <tcp_receive+0x888>)
 8011e70:	891c      	ldrh	r4, [r3, #8]
 8011e72:	4b78      	ldr	r3, [pc, #480]	@ (8012054 <tcp_receive+0x888>)
 8011e74:	68db      	ldr	r3, [r3, #12]
 8011e76:	899b      	ldrh	r3, [r3, #12]
 8011e78:	b29b      	uxth	r3, r3
 8011e7a:	4618      	mov	r0, r3
 8011e7c:	f7fa f882 	bl	800bf84 <lwip_htons>
 8011e80:	4603      	mov	r3, r0
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	f003 0303 	and.w	r3, r3, #3
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d001      	beq.n	8011e90 <tcp_receive+0x6c4>
 8011e8c:	2301      	movs	r3, #1
 8011e8e:	e000      	b.n	8011e92 <tcp_receive+0x6c6>
 8011e90:	2300      	movs	r3, #0
 8011e92:	4423      	add	r3, r4
 8011e94:	b29a      	uxth	r2, r3
 8011e96:	4b70      	ldr	r3, [pc, #448]	@ (8012058 <tcp_receive+0x88c>)
 8011e98:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011e9e:	4b6e      	ldr	r3, [pc, #440]	@ (8012058 <tcp_receive+0x88c>)
 8011ea0:	881b      	ldrh	r3, [r3, #0]
 8011ea2:	429a      	cmp	r2, r3
 8011ea4:	d274      	bcs.n	8011f90 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011ea6:	4b6b      	ldr	r3, [pc, #428]	@ (8012054 <tcp_receive+0x888>)
 8011ea8:	68db      	ldr	r3, [r3, #12]
 8011eaa:	899b      	ldrh	r3, [r3, #12]
 8011eac:	b29b      	uxth	r3, r3
 8011eae:	4618      	mov	r0, r3
 8011eb0:	f7fa f868 	bl	800bf84 <lwip_htons>
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	b2db      	uxtb	r3, r3
 8011eb8:	f003 0301 	and.w	r3, r3, #1
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d01e      	beq.n	8011efe <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011ec0:	4b64      	ldr	r3, [pc, #400]	@ (8012054 <tcp_receive+0x888>)
 8011ec2:	68db      	ldr	r3, [r3, #12]
 8011ec4:	899b      	ldrh	r3, [r3, #12]
 8011ec6:	b29b      	uxth	r3, r3
 8011ec8:	b21b      	sxth	r3, r3
 8011eca:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011ece:	b21c      	sxth	r4, r3
 8011ed0:	4b60      	ldr	r3, [pc, #384]	@ (8012054 <tcp_receive+0x888>)
 8011ed2:	68db      	ldr	r3, [r3, #12]
 8011ed4:	899b      	ldrh	r3, [r3, #12]
 8011ed6:	b29b      	uxth	r3, r3
 8011ed8:	4618      	mov	r0, r3
 8011eda:	f7fa f853 	bl	800bf84 <lwip_htons>
 8011ede:	4603      	mov	r3, r0
 8011ee0:	b2db      	uxtb	r3, r3
 8011ee2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8011ee6:	b29b      	uxth	r3, r3
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7fa f84b 	bl	800bf84 <lwip_htons>
 8011eee:	4603      	mov	r3, r0
 8011ef0:	b21b      	sxth	r3, r3
 8011ef2:	4323      	orrs	r3, r4
 8011ef4:	b21a      	sxth	r2, r3
 8011ef6:	4b57      	ldr	r3, [pc, #348]	@ (8012054 <tcp_receive+0x888>)
 8011ef8:	68db      	ldr	r3, [r3, #12]
 8011efa:	b292      	uxth	r2, r2
 8011efc:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011f02:	4b54      	ldr	r3, [pc, #336]	@ (8012054 <tcp_receive+0x888>)
 8011f04:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011f06:	4b53      	ldr	r3, [pc, #332]	@ (8012054 <tcp_receive+0x888>)
 8011f08:	68db      	ldr	r3, [r3, #12]
 8011f0a:	899b      	ldrh	r3, [r3, #12]
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f7fa f838 	bl	800bf84 <lwip_htons>
 8011f14:	4603      	mov	r3, r0
 8011f16:	b2db      	uxtb	r3, r3
 8011f18:	f003 0302 	and.w	r3, r3, #2
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d005      	beq.n	8011f2c <tcp_receive+0x760>
            inseg.len -= 1;
 8011f20:	4b4c      	ldr	r3, [pc, #304]	@ (8012054 <tcp_receive+0x888>)
 8011f22:	891b      	ldrh	r3, [r3, #8]
 8011f24:	3b01      	subs	r3, #1
 8011f26:	b29a      	uxth	r2, r3
 8011f28:	4b4a      	ldr	r3, [pc, #296]	@ (8012054 <tcp_receive+0x888>)
 8011f2a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8011f2c:	4b49      	ldr	r3, [pc, #292]	@ (8012054 <tcp_receive+0x888>)
 8011f2e:	685b      	ldr	r3, [r3, #4]
 8011f30:	4a48      	ldr	r2, [pc, #288]	@ (8012054 <tcp_receive+0x888>)
 8011f32:	8912      	ldrh	r2, [r2, #8]
 8011f34:	4611      	mov	r1, r2
 8011f36:	4618      	mov	r0, r3
 8011f38:	f7fb fd56 	bl	800d9e8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8011f3c:	4b45      	ldr	r3, [pc, #276]	@ (8012054 <tcp_receive+0x888>)
 8011f3e:	891c      	ldrh	r4, [r3, #8]
 8011f40:	4b44      	ldr	r3, [pc, #272]	@ (8012054 <tcp_receive+0x888>)
 8011f42:	68db      	ldr	r3, [r3, #12]
 8011f44:	899b      	ldrh	r3, [r3, #12]
 8011f46:	b29b      	uxth	r3, r3
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f7fa f81b 	bl	800bf84 <lwip_htons>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	b2db      	uxtb	r3, r3
 8011f52:	f003 0303 	and.w	r3, r3, #3
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d001      	beq.n	8011f5e <tcp_receive+0x792>
 8011f5a:	2301      	movs	r3, #1
 8011f5c:	e000      	b.n	8011f60 <tcp_receive+0x794>
 8011f5e:	2300      	movs	r3, #0
 8011f60:	4423      	add	r3, r4
 8011f62:	b29a      	uxth	r2, r3
 8011f64:	4b3c      	ldr	r3, [pc, #240]	@ (8012058 <tcp_receive+0x88c>)
 8011f66:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8011f68:	4b3b      	ldr	r3, [pc, #236]	@ (8012058 <tcp_receive+0x88c>)
 8011f6a:	881b      	ldrh	r3, [r3, #0]
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	4b38      	ldr	r3, [pc, #224]	@ (8012050 <tcp_receive+0x884>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	441a      	add	r2, r3
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f78:	6879      	ldr	r1, [r7, #4]
 8011f7a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011f7c:	440b      	add	r3, r1
 8011f7e:	429a      	cmp	r2, r3
 8011f80:	d006      	beq.n	8011f90 <tcp_receive+0x7c4>
 8011f82:	4b36      	ldr	r3, [pc, #216]	@ (801205c <tcp_receive+0x890>)
 8011f84:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8011f88:	4935      	ldr	r1, [pc, #212]	@ (8012060 <tcp_receive+0x894>)
 8011f8a:	4836      	ldr	r0, [pc, #216]	@ (8012064 <tcp_receive+0x898>)
 8011f8c:	f006 fee2 	bl	8018d54 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	f000 80e6 	beq.w	8012166 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8012054 <tcp_receive+0x888>)
 8011f9c:	68db      	ldr	r3, [r3, #12]
 8011f9e:	899b      	ldrh	r3, [r3, #12]
 8011fa0:	b29b      	uxth	r3, r3
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f7f9 ffee 	bl	800bf84 <lwip_htons>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	b2db      	uxtb	r3, r3
 8011fac:	f003 0301 	and.w	r3, r3, #1
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d010      	beq.n	8011fd6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8011fb4:	e00a      	b.n	8011fcc <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fba:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fc0:	681a      	ldr	r2, [r3, #0]
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8011fc6:	68f8      	ldr	r0, [r7, #12]
 8011fc8:	f7fd fd51 	bl	800fa6e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d1f0      	bne.n	8011fb6 <tcp_receive+0x7ea>
 8011fd4:	e0c7      	b.n	8012166 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8011fdc:	e051      	b.n	8012082 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011fe0:	68db      	ldr	r3, [r3, #12]
 8011fe2:	899b      	ldrh	r3, [r3, #12]
 8011fe4:	b29b      	uxth	r3, r3
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f7f9 ffcc 	bl	800bf84 <lwip_htons>
 8011fec:	4603      	mov	r3, r0
 8011fee:	b2db      	uxtb	r3, r3
 8011ff0:	f003 0301 	and.w	r3, r3, #1
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d03c      	beq.n	8012072 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8011ff8:	4b16      	ldr	r3, [pc, #88]	@ (8012054 <tcp_receive+0x888>)
 8011ffa:	68db      	ldr	r3, [r3, #12]
 8011ffc:	899b      	ldrh	r3, [r3, #12]
 8011ffe:	b29b      	uxth	r3, r3
 8012000:	4618      	mov	r0, r3
 8012002:	f7f9 ffbf 	bl	800bf84 <lwip_htons>
 8012006:	4603      	mov	r3, r0
 8012008:	b2db      	uxtb	r3, r3
 801200a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801200e:	2b00      	cmp	r3, #0
 8012010:	d12f      	bne.n	8012072 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8012012:	4b10      	ldr	r3, [pc, #64]	@ (8012054 <tcp_receive+0x888>)
 8012014:	68db      	ldr	r3, [r3, #12]
 8012016:	899b      	ldrh	r3, [r3, #12]
 8012018:	b29c      	uxth	r4, r3
 801201a:	2001      	movs	r0, #1
 801201c:	f7f9 ffb2 	bl	800bf84 <lwip_htons>
 8012020:	4603      	mov	r3, r0
 8012022:	461a      	mov	r2, r3
 8012024:	4b0b      	ldr	r3, [pc, #44]	@ (8012054 <tcp_receive+0x888>)
 8012026:	68db      	ldr	r3, [r3, #12]
 8012028:	4322      	orrs	r2, r4
 801202a:	b292      	uxth	r2, r2
 801202c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801202e:	4b09      	ldr	r3, [pc, #36]	@ (8012054 <tcp_receive+0x888>)
 8012030:	891c      	ldrh	r4, [r3, #8]
 8012032:	4b08      	ldr	r3, [pc, #32]	@ (8012054 <tcp_receive+0x888>)
 8012034:	68db      	ldr	r3, [r3, #12]
 8012036:	899b      	ldrh	r3, [r3, #12]
 8012038:	b29b      	uxth	r3, r3
 801203a:	4618      	mov	r0, r3
 801203c:	f7f9 ffa2 	bl	800bf84 <lwip_htons>
 8012040:	4603      	mov	r3, r0
 8012042:	b2db      	uxtb	r3, r3
 8012044:	f003 0303 	and.w	r3, r3, #3
 8012048:	2b00      	cmp	r3, #0
 801204a:	d00d      	beq.n	8012068 <tcp_receive+0x89c>
 801204c:	2301      	movs	r3, #1
 801204e:	e00c      	b.n	801206a <tcp_receive+0x89e>
 8012050:	20066e40 	.word	0x20066e40
 8012054:	20066e20 	.word	0x20066e20
 8012058:	20066e4a 	.word	0x20066e4a
 801205c:	0801ddf0 	.word	0x0801ddf0
 8012060:	0801e198 	.word	0x0801e198
 8012064:	0801de3c 	.word	0x0801de3c
 8012068:	2300      	movs	r3, #0
 801206a:	4423      	add	r3, r4
 801206c:	b29a      	uxth	r2, r3
 801206e:	4b98      	ldr	r3, [pc, #608]	@ (80122d0 <tcp_receive+0xb04>)
 8012070:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8012072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012074:	613b      	str	r3, [r7, #16]
              next = next->next;
 8012076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801207c:	6938      	ldr	r0, [r7, #16]
 801207e:	f7fd fcf6 	bl	800fa6e <tcp_seg_free>
            while (next &&
 8012082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012084:	2b00      	cmp	r3, #0
 8012086:	d00e      	beq.n	80120a6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8012088:	4b91      	ldr	r3, [pc, #580]	@ (80122d0 <tcp_receive+0xb04>)
 801208a:	881b      	ldrh	r3, [r3, #0]
 801208c:	461a      	mov	r2, r3
 801208e:	4b91      	ldr	r3, [pc, #580]	@ (80122d4 <tcp_receive+0xb08>)
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	441a      	add	r2, r3
 8012094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012096:	68db      	ldr	r3, [r3, #12]
 8012098:	685b      	ldr	r3, [r3, #4]
 801209a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801209c:	8909      	ldrh	r1, [r1, #8]
 801209e:	440b      	add	r3, r1
 80120a0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	da9b      	bge.n	8011fde <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80120a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d059      	beq.n	8012160 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80120ac:	4b88      	ldr	r3, [pc, #544]	@ (80122d0 <tcp_receive+0xb04>)
 80120ae:	881b      	ldrh	r3, [r3, #0]
 80120b0:	461a      	mov	r2, r3
 80120b2:	4b88      	ldr	r3, [pc, #544]	@ (80122d4 <tcp_receive+0xb08>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	441a      	add	r2, r3
 80120b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120ba:	68db      	ldr	r3, [r3, #12]
 80120bc:	685b      	ldr	r3, [r3, #4]
 80120be:	1ad3      	subs	r3, r2, r3
            if (next &&
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	dd4d      	ble.n	8012160 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80120c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120c6:	68db      	ldr	r3, [r3, #12]
 80120c8:	685b      	ldr	r3, [r3, #4]
 80120ca:	b29a      	uxth	r2, r3
 80120cc:	4b81      	ldr	r3, [pc, #516]	@ (80122d4 <tcp_receive+0xb08>)
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	b29b      	uxth	r3, r3
 80120d2:	1ad3      	subs	r3, r2, r3
 80120d4:	b29a      	uxth	r2, r3
 80120d6:	4b80      	ldr	r3, [pc, #512]	@ (80122d8 <tcp_receive+0xb0c>)
 80120d8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80120da:	4b7f      	ldr	r3, [pc, #508]	@ (80122d8 <tcp_receive+0xb0c>)
 80120dc:	68db      	ldr	r3, [r3, #12]
 80120de:	899b      	ldrh	r3, [r3, #12]
 80120e0:	b29b      	uxth	r3, r3
 80120e2:	4618      	mov	r0, r3
 80120e4:	f7f9 ff4e 	bl	800bf84 <lwip_htons>
 80120e8:	4603      	mov	r3, r0
 80120ea:	b2db      	uxtb	r3, r3
 80120ec:	f003 0302 	and.w	r3, r3, #2
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d005      	beq.n	8012100 <tcp_receive+0x934>
                inseg.len -= 1;
 80120f4:	4b78      	ldr	r3, [pc, #480]	@ (80122d8 <tcp_receive+0xb0c>)
 80120f6:	891b      	ldrh	r3, [r3, #8]
 80120f8:	3b01      	subs	r3, #1
 80120fa:	b29a      	uxth	r2, r3
 80120fc:	4b76      	ldr	r3, [pc, #472]	@ (80122d8 <tcp_receive+0xb0c>)
 80120fe:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8012100:	4b75      	ldr	r3, [pc, #468]	@ (80122d8 <tcp_receive+0xb0c>)
 8012102:	685b      	ldr	r3, [r3, #4]
 8012104:	4a74      	ldr	r2, [pc, #464]	@ (80122d8 <tcp_receive+0xb0c>)
 8012106:	8912      	ldrh	r2, [r2, #8]
 8012108:	4611      	mov	r1, r2
 801210a:	4618      	mov	r0, r3
 801210c:	f7fb fc6c 	bl	800d9e8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8012110:	4b71      	ldr	r3, [pc, #452]	@ (80122d8 <tcp_receive+0xb0c>)
 8012112:	891c      	ldrh	r4, [r3, #8]
 8012114:	4b70      	ldr	r3, [pc, #448]	@ (80122d8 <tcp_receive+0xb0c>)
 8012116:	68db      	ldr	r3, [r3, #12]
 8012118:	899b      	ldrh	r3, [r3, #12]
 801211a:	b29b      	uxth	r3, r3
 801211c:	4618      	mov	r0, r3
 801211e:	f7f9 ff31 	bl	800bf84 <lwip_htons>
 8012122:	4603      	mov	r3, r0
 8012124:	b2db      	uxtb	r3, r3
 8012126:	f003 0303 	and.w	r3, r3, #3
 801212a:	2b00      	cmp	r3, #0
 801212c:	d001      	beq.n	8012132 <tcp_receive+0x966>
 801212e:	2301      	movs	r3, #1
 8012130:	e000      	b.n	8012134 <tcp_receive+0x968>
 8012132:	2300      	movs	r3, #0
 8012134:	4423      	add	r3, r4
 8012136:	b29a      	uxth	r2, r3
 8012138:	4b65      	ldr	r3, [pc, #404]	@ (80122d0 <tcp_receive+0xb04>)
 801213a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801213c:	4b64      	ldr	r3, [pc, #400]	@ (80122d0 <tcp_receive+0xb04>)
 801213e:	881b      	ldrh	r3, [r3, #0]
 8012140:	461a      	mov	r2, r3
 8012142:	4b64      	ldr	r3, [pc, #400]	@ (80122d4 <tcp_receive+0xb08>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	441a      	add	r2, r3
 8012148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801214a:	68db      	ldr	r3, [r3, #12]
 801214c:	685b      	ldr	r3, [r3, #4]
 801214e:	429a      	cmp	r2, r3
 8012150:	d006      	beq.n	8012160 <tcp_receive+0x994>
 8012152:	4b62      	ldr	r3, [pc, #392]	@ (80122dc <tcp_receive+0xb10>)
 8012154:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8012158:	4961      	ldr	r1, [pc, #388]	@ (80122e0 <tcp_receive+0xb14>)
 801215a:	4862      	ldr	r0, [pc, #392]	@ (80122e4 <tcp_receive+0xb18>)
 801215c:	f006 fdfa 	bl	8018d54 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012164:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8012166:	4b5a      	ldr	r3, [pc, #360]	@ (80122d0 <tcp_receive+0xb04>)
 8012168:	881b      	ldrh	r3, [r3, #0]
 801216a:	461a      	mov	r2, r3
 801216c:	4b59      	ldr	r3, [pc, #356]	@ (80122d4 <tcp_receive+0xb08>)
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	441a      	add	r2, r3
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801217a:	4b55      	ldr	r3, [pc, #340]	@ (80122d0 <tcp_receive+0xb04>)
 801217c:	881b      	ldrh	r3, [r3, #0]
 801217e:	429a      	cmp	r2, r3
 8012180:	d206      	bcs.n	8012190 <tcp_receive+0x9c4>
 8012182:	4b56      	ldr	r3, [pc, #344]	@ (80122dc <tcp_receive+0xb10>)
 8012184:	f240 6207 	movw	r2, #1543	@ 0x607
 8012188:	4957      	ldr	r1, [pc, #348]	@ (80122e8 <tcp_receive+0xb1c>)
 801218a:	4856      	ldr	r0, [pc, #344]	@ (80122e4 <tcp_receive+0xb18>)
 801218c:	f006 fde2 	bl	8018d54 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012194:	4b4e      	ldr	r3, [pc, #312]	@ (80122d0 <tcp_receive+0xb04>)
 8012196:	881b      	ldrh	r3, [r3, #0]
 8012198:	1ad3      	subs	r3, r2, r3
 801219a:	b29a      	uxth	r2, r3
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f7fc fe25 	bl	800edf0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80121a6:	4b4c      	ldr	r3, [pc, #304]	@ (80122d8 <tcp_receive+0xb0c>)
 80121a8:	685b      	ldr	r3, [r3, #4]
 80121aa:	891b      	ldrh	r3, [r3, #8]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d006      	beq.n	80121be <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80121b0:	4b49      	ldr	r3, [pc, #292]	@ (80122d8 <tcp_receive+0xb0c>)
 80121b2:	685b      	ldr	r3, [r3, #4]
 80121b4:	4a4d      	ldr	r2, [pc, #308]	@ (80122ec <tcp_receive+0xb20>)
 80121b6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80121b8:	4b47      	ldr	r3, [pc, #284]	@ (80122d8 <tcp_receive+0xb0c>)
 80121ba:	2200      	movs	r2, #0
 80121bc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80121be:	4b46      	ldr	r3, [pc, #280]	@ (80122d8 <tcp_receive+0xb0c>)
 80121c0:	68db      	ldr	r3, [r3, #12]
 80121c2:	899b      	ldrh	r3, [r3, #12]
 80121c4:	b29b      	uxth	r3, r3
 80121c6:	4618      	mov	r0, r3
 80121c8:	f7f9 fedc 	bl	800bf84 <lwip_htons>
 80121cc:	4603      	mov	r3, r0
 80121ce:	b2db      	uxtb	r3, r3
 80121d0:	f003 0301 	and.w	r3, r3, #1
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	f000 80b8 	beq.w	801234a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80121da:	4b45      	ldr	r3, [pc, #276]	@ (80122f0 <tcp_receive+0xb24>)
 80121dc:	781b      	ldrb	r3, [r3, #0]
 80121de:	f043 0320 	orr.w	r3, r3, #32
 80121e2:	b2da      	uxtb	r2, r3
 80121e4:	4b42      	ldr	r3, [pc, #264]	@ (80122f0 <tcp_receive+0xb24>)
 80121e6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80121e8:	e0af      	b.n	801234a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121ee:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80121f4:	68db      	ldr	r3, [r3, #12]
 80121f6:	685b      	ldr	r3, [r3, #4]
 80121f8:	4a36      	ldr	r2, [pc, #216]	@ (80122d4 <tcp_receive+0xb08>)
 80121fa:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80121fc:	68bb      	ldr	r3, [r7, #8]
 80121fe:	891b      	ldrh	r3, [r3, #8]
 8012200:	461c      	mov	r4, r3
 8012202:	68bb      	ldr	r3, [r7, #8]
 8012204:	68db      	ldr	r3, [r3, #12]
 8012206:	899b      	ldrh	r3, [r3, #12]
 8012208:	b29b      	uxth	r3, r3
 801220a:	4618      	mov	r0, r3
 801220c:	f7f9 feba 	bl	800bf84 <lwip_htons>
 8012210:	4603      	mov	r3, r0
 8012212:	b2db      	uxtb	r3, r3
 8012214:	f003 0303 	and.w	r3, r3, #3
 8012218:	2b00      	cmp	r3, #0
 801221a:	d001      	beq.n	8012220 <tcp_receive+0xa54>
 801221c:	2301      	movs	r3, #1
 801221e:	e000      	b.n	8012222 <tcp_receive+0xa56>
 8012220:	2300      	movs	r3, #0
 8012222:	191a      	adds	r2, r3, r4
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012228:	441a      	add	r2, r3
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012232:	461c      	mov	r4, r3
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	891b      	ldrh	r3, [r3, #8]
 8012238:	461d      	mov	r5, r3
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	68db      	ldr	r3, [r3, #12]
 801223e:	899b      	ldrh	r3, [r3, #12]
 8012240:	b29b      	uxth	r3, r3
 8012242:	4618      	mov	r0, r3
 8012244:	f7f9 fe9e 	bl	800bf84 <lwip_htons>
 8012248:	4603      	mov	r3, r0
 801224a:	b2db      	uxtb	r3, r3
 801224c:	f003 0303 	and.w	r3, r3, #3
 8012250:	2b00      	cmp	r3, #0
 8012252:	d001      	beq.n	8012258 <tcp_receive+0xa8c>
 8012254:	2301      	movs	r3, #1
 8012256:	e000      	b.n	801225a <tcp_receive+0xa8e>
 8012258:	2300      	movs	r3, #0
 801225a:	442b      	add	r3, r5
 801225c:	429c      	cmp	r4, r3
 801225e:	d206      	bcs.n	801226e <tcp_receive+0xaa2>
 8012260:	4b1e      	ldr	r3, [pc, #120]	@ (80122dc <tcp_receive+0xb10>)
 8012262:	f240 622b 	movw	r2, #1579	@ 0x62b
 8012266:	4923      	ldr	r1, [pc, #140]	@ (80122f4 <tcp_receive+0xb28>)
 8012268:	481e      	ldr	r0, [pc, #120]	@ (80122e4 <tcp_receive+0xb18>)
 801226a:	f006 fd73 	bl	8018d54 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801226e:	68bb      	ldr	r3, [r7, #8]
 8012270:	891b      	ldrh	r3, [r3, #8]
 8012272:	461c      	mov	r4, r3
 8012274:	68bb      	ldr	r3, [r7, #8]
 8012276:	68db      	ldr	r3, [r3, #12]
 8012278:	899b      	ldrh	r3, [r3, #12]
 801227a:	b29b      	uxth	r3, r3
 801227c:	4618      	mov	r0, r3
 801227e:	f7f9 fe81 	bl	800bf84 <lwip_htons>
 8012282:	4603      	mov	r3, r0
 8012284:	b2db      	uxtb	r3, r3
 8012286:	f003 0303 	and.w	r3, r3, #3
 801228a:	2b00      	cmp	r3, #0
 801228c:	d001      	beq.n	8012292 <tcp_receive+0xac6>
 801228e:	2301      	movs	r3, #1
 8012290:	e000      	b.n	8012294 <tcp_receive+0xac8>
 8012292:	2300      	movs	r3, #0
 8012294:	1919      	adds	r1, r3, r4
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801229a:	b28b      	uxth	r3, r1
 801229c:	1ad3      	subs	r3, r2, r3
 801229e:	b29a      	uxth	r2, r3
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f7fc fda3 	bl	800edf0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80122aa:	68bb      	ldr	r3, [r7, #8]
 80122ac:	685b      	ldr	r3, [r3, #4]
 80122ae:	891b      	ldrh	r3, [r3, #8]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d028      	beq.n	8012306 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80122b4:	4b0d      	ldr	r3, [pc, #52]	@ (80122ec <tcp_receive+0xb20>)
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d01d      	beq.n	80122f8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80122bc:	4b0b      	ldr	r3, [pc, #44]	@ (80122ec <tcp_receive+0xb20>)
 80122be:	681a      	ldr	r2, [r3, #0]
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	685b      	ldr	r3, [r3, #4]
 80122c4:	4619      	mov	r1, r3
 80122c6:	4610      	mov	r0, r2
 80122c8:	f7fb fde2 	bl	800de90 <pbuf_cat>
 80122cc:	e018      	b.n	8012300 <tcp_receive+0xb34>
 80122ce:	bf00      	nop
 80122d0:	20066e4a 	.word	0x20066e4a
 80122d4:	20066e40 	.word	0x20066e40
 80122d8:	20066e20 	.word	0x20066e20
 80122dc:	0801ddf0 	.word	0x0801ddf0
 80122e0:	0801e1d0 	.word	0x0801e1d0
 80122e4:	0801de3c 	.word	0x0801de3c
 80122e8:	0801e20c 	.word	0x0801e20c
 80122ec:	20066e50 	.word	0x20066e50
 80122f0:	20066e4d 	.word	0x20066e4d
 80122f4:	0801e22c 	.word	0x0801e22c
            } else {
              recv_data = cseg->p;
 80122f8:	68bb      	ldr	r3, [r7, #8]
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	4a70      	ldr	r2, [pc, #448]	@ (80124c0 <tcp_receive+0xcf4>)
 80122fe:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8012300:	68bb      	ldr	r3, [r7, #8]
 8012302:	2200      	movs	r2, #0
 8012304:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8012306:	68bb      	ldr	r3, [r7, #8]
 8012308:	68db      	ldr	r3, [r3, #12]
 801230a:	899b      	ldrh	r3, [r3, #12]
 801230c:	b29b      	uxth	r3, r3
 801230e:	4618      	mov	r0, r3
 8012310:	f7f9 fe38 	bl	800bf84 <lwip_htons>
 8012314:	4603      	mov	r3, r0
 8012316:	b2db      	uxtb	r3, r3
 8012318:	f003 0301 	and.w	r3, r3, #1
 801231c:	2b00      	cmp	r3, #0
 801231e:	d00d      	beq.n	801233c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8012320:	4b68      	ldr	r3, [pc, #416]	@ (80124c4 <tcp_receive+0xcf8>)
 8012322:	781b      	ldrb	r3, [r3, #0]
 8012324:	f043 0320 	orr.w	r3, r3, #32
 8012328:	b2da      	uxtb	r2, r3
 801232a:	4b66      	ldr	r3, [pc, #408]	@ (80124c4 <tcp_receive+0xcf8>)
 801232c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	7d1b      	ldrb	r3, [r3, #20]
 8012332:	2b04      	cmp	r3, #4
 8012334:	d102      	bne.n	801233c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	2207      	movs	r2, #7
 801233a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8012344:	68b8      	ldr	r0, [r7, #8]
 8012346:	f7fd fb92 	bl	800fa6e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801234e:	2b00      	cmp	r3, #0
 8012350:	d008      	beq.n	8012364 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012356:	68db      	ldr	r3, [r3, #12]
 8012358:	685a      	ldr	r2, [r3, #4]
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801235e:	429a      	cmp	r2, r3
 8012360:	f43f af43 	beq.w	80121ea <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	8b5b      	ldrh	r3, [r3, #26]
 8012368:	f003 0301 	and.w	r3, r3, #1
 801236c:	2b00      	cmp	r3, #0
 801236e:	d00e      	beq.n	801238e <tcp_receive+0xbc2>
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	8b5b      	ldrh	r3, [r3, #26]
 8012374:	f023 0301 	bic.w	r3, r3, #1
 8012378:	b29a      	uxth	r2, r3
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	835a      	strh	r2, [r3, #26]
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	8b5b      	ldrh	r3, [r3, #26]
 8012382:	f043 0302 	orr.w	r3, r3, #2
 8012386:	b29a      	uxth	r2, r3
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801238c:	e187      	b.n	801269e <tcp_receive+0xed2>
        tcp_ack(pcb);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	8b5b      	ldrh	r3, [r3, #26]
 8012392:	f043 0301 	orr.w	r3, r3, #1
 8012396:	b29a      	uxth	r2, r3
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801239c:	e17f      	b.n	801269e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d106      	bne.n	80123b4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80123a6:	4848      	ldr	r0, [pc, #288]	@ (80124c8 <tcp_receive+0xcfc>)
 80123a8:	f7fd fb7a 	bl	800faa0 <tcp_seg_copy>
 80123ac:	4602      	mov	r2, r0
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	675a      	str	r2, [r3, #116]	@ 0x74
 80123b2:	e16c      	b.n	801268e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80123b4:	2300      	movs	r3, #0
 80123b6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80123bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80123be:	e156      	b.n	801266e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80123c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123c2:	68db      	ldr	r3, [r3, #12]
 80123c4:	685a      	ldr	r2, [r3, #4]
 80123c6:	4b41      	ldr	r3, [pc, #260]	@ (80124cc <tcp_receive+0xd00>)
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	429a      	cmp	r2, r3
 80123cc:	d11d      	bne.n	801240a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80123ce:	4b3e      	ldr	r3, [pc, #248]	@ (80124c8 <tcp_receive+0xcfc>)
 80123d0:	891a      	ldrh	r2, [r3, #8]
 80123d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123d4:	891b      	ldrh	r3, [r3, #8]
 80123d6:	429a      	cmp	r2, r3
 80123d8:	f240 814e 	bls.w	8012678 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80123dc:	483a      	ldr	r0, [pc, #232]	@ (80124c8 <tcp_receive+0xcfc>)
 80123de:	f7fd fb5f 	bl	800faa0 <tcp_seg_copy>
 80123e2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	f000 8148 	beq.w	801267c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80123ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d003      	beq.n	80123fa <tcp_receive+0xc2e>
                    prev->next = cseg;
 80123f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123f4:	697a      	ldr	r2, [r7, #20]
 80123f6:	601a      	str	r2, [r3, #0]
 80123f8:	e002      	b.n	8012400 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	697a      	ldr	r2, [r7, #20]
 80123fe:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8012400:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8012402:	6978      	ldr	r0, [r7, #20]
 8012404:	f7ff f8de 	bl	80115c4 <tcp_oos_insert_segment>
                }
                break;
 8012408:	e138      	b.n	801267c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801240a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801240c:	2b00      	cmp	r3, #0
 801240e:	d117      	bne.n	8012440 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8012410:	4b2e      	ldr	r3, [pc, #184]	@ (80124cc <tcp_receive+0xd00>)
 8012412:	681a      	ldr	r2, [r3, #0]
 8012414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012416:	68db      	ldr	r3, [r3, #12]
 8012418:	685b      	ldr	r3, [r3, #4]
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	2b00      	cmp	r3, #0
 801241e:	da57      	bge.n	80124d0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8012420:	4829      	ldr	r0, [pc, #164]	@ (80124c8 <tcp_receive+0xcfc>)
 8012422:	f7fd fb3d 	bl	800faa0 <tcp_seg_copy>
 8012426:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8012428:	69bb      	ldr	r3, [r7, #24]
 801242a:	2b00      	cmp	r3, #0
 801242c:	f000 8128 	beq.w	8012680 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	69ba      	ldr	r2, [r7, #24]
 8012434:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8012436:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8012438:	69b8      	ldr	r0, [r7, #24]
 801243a:	f7ff f8c3 	bl	80115c4 <tcp_oos_insert_segment>
                  }
                  break;
 801243e:	e11f      	b.n	8012680 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8012440:	4b22      	ldr	r3, [pc, #136]	@ (80124cc <tcp_receive+0xd00>)
 8012442:	681a      	ldr	r2, [r3, #0]
 8012444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012446:	68db      	ldr	r3, [r3, #12]
 8012448:	685b      	ldr	r3, [r3, #4]
 801244a:	1ad3      	subs	r3, r2, r3
 801244c:	3b01      	subs	r3, #1
 801244e:	2b00      	cmp	r3, #0
 8012450:	db3e      	blt.n	80124d0 <tcp_receive+0xd04>
 8012452:	4b1e      	ldr	r3, [pc, #120]	@ (80124cc <tcp_receive+0xd00>)
 8012454:	681a      	ldr	r2, [r3, #0]
 8012456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012458:	68db      	ldr	r3, [r3, #12]
 801245a:	685b      	ldr	r3, [r3, #4]
 801245c:	1ad3      	subs	r3, r2, r3
 801245e:	3301      	adds	r3, #1
 8012460:	2b00      	cmp	r3, #0
 8012462:	dc35      	bgt.n	80124d0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8012464:	4818      	ldr	r0, [pc, #96]	@ (80124c8 <tcp_receive+0xcfc>)
 8012466:	f7fd fb1b 	bl	800faa0 <tcp_seg_copy>
 801246a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	2b00      	cmp	r3, #0
 8012470:	f000 8108 	beq.w	8012684 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8012474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012476:	68db      	ldr	r3, [r3, #12]
 8012478:	685b      	ldr	r3, [r3, #4]
 801247a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801247c:	8912      	ldrh	r2, [r2, #8]
 801247e:	441a      	add	r2, r3
 8012480:	4b12      	ldr	r3, [pc, #72]	@ (80124cc <tcp_receive+0xd00>)
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	1ad3      	subs	r3, r2, r3
 8012486:	2b00      	cmp	r3, #0
 8012488:	dd12      	ble.n	80124b0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801248a:	4b10      	ldr	r3, [pc, #64]	@ (80124cc <tcp_receive+0xd00>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	b29a      	uxth	r2, r3
 8012490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012492:	68db      	ldr	r3, [r3, #12]
 8012494:	685b      	ldr	r3, [r3, #4]
 8012496:	b29b      	uxth	r3, r3
 8012498:	1ad3      	subs	r3, r2, r3
 801249a:	b29a      	uxth	r2, r3
 801249c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801249e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80124a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124a2:	685a      	ldr	r2, [r3, #4]
 80124a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124a6:	891b      	ldrh	r3, [r3, #8]
 80124a8:	4619      	mov	r1, r3
 80124aa:	4610      	mov	r0, r2
 80124ac:	f7fb fa9c 	bl	800d9e8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80124b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124b2:	69fa      	ldr	r2, [r7, #28]
 80124b4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80124b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80124b8:	69f8      	ldr	r0, [r7, #28]
 80124ba:	f7ff f883 	bl	80115c4 <tcp_oos_insert_segment>
                  }
                  break;
 80124be:	e0e1      	b.n	8012684 <tcp_receive+0xeb8>
 80124c0:	20066e50 	.word	0x20066e50
 80124c4:	20066e4d 	.word	0x20066e4d
 80124c8:	20066e20 	.word	0x20066e20
 80124cc:	20066e40 	.word	0x20066e40
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80124d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124d2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80124d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	f040 80c5 	bne.w	8012668 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80124de:	4b7f      	ldr	r3, [pc, #508]	@ (80126dc <tcp_receive+0xf10>)
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124e4:	68db      	ldr	r3, [r3, #12]
 80124e6:	685b      	ldr	r3, [r3, #4]
 80124e8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	f340 80bc 	ble.w	8012668 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80124f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124f2:	68db      	ldr	r3, [r3, #12]
 80124f4:	899b      	ldrh	r3, [r3, #12]
 80124f6:	b29b      	uxth	r3, r3
 80124f8:	4618      	mov	r0, r3
 80124fa:	f7f9 fd43 	bl	800bf84 <lwip_htons>
 80124fe:	4603      	mov	r3, r0
 8012500:	b2db      	uxtb	r3, r3
 8012502:	f003 0301 	and.w	r3, r3, #1
 8012506:	2b00      	cmp	r3, #0
 8012508:	f040 80be 	bne.w	8012688 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801250c:	4874      	ldr	r0, [pc, #464]	@ (80126e0 <tcp_receive+0xf14>)
 801250e:	f7fd fac7 	bl	800faa0 <tcp_seg_copy>
 8012512:	4602      	mov	r2, r0
 8012514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012516:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8012518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	2b00      	cmp	r3, #0
 801251e:	f000 80b5 	beq.w	801268c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8012522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012524:	68db      	ldr	r3, [r3, #12]
 8012526:	685b      	ldr	r3, [r3, #4]
 8012528:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801252a:	8912      	ldrh	r2, [r2, #8]
 801252c:	441a      	add	r2, r3
 801252e:	4b6b      	ldr	r3, [pc, #428]	@ (80126dc <tcp_receive+0xf10>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	1ad3      	subs	r3, r2, r3
 8012534:	2b00      	cmp	r3, #0
 8012536:	dd12      	ble.n	801255e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8012538:	4b68      	ldr	r3, [pc, #416]	@ (80126dc <tcp_receive+0xf10>)
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	b29a      	uxth	r2, r3
 801253e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012540:	68db      	ldr	r3, [r3, #12]
 8012542:	685b      	ldr	r3, [r3, #4]
 8012544:	b29b      	uxth	r3, r3
 8012546:	1ad3      	subs	r3, r2, r3
 8012548:	b29a      	uxth	r2, r3
 801254a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801254c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801254e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012550:	685a      	ldr	r2, [r3, #4]
 8012552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012554:	891b      	ldrh	r3, [r3, #8]
 8012556:	4619      	mov	r1, r3
 8012558:	4610      	mov	r0, r2
 801255a:	f7fb fa45 	bl	800d9e8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801255e:	4b61      	ldr	r3, [pc, #388]	@ (80126e4 <tcp_receive+0xf18>)
 8012560:	881b      	ldrh	r3, [r3, #0]
 8012562:	461a      	mov	r2, r3
 8012564:	4b5d      	ldr	r3, [pc, #372]	@ (80126dc <tcp_receive+0xf10>)
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	441a      	add	r2, r3
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801256e:	6879      	ldr	r1, [r7, #4]
 8012570:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8012572:	440b      	add	r3, r1
 8012574:	1ad3      	subs	r3, r2, r3
 8012576:	2b00      	cmp	r3, #0
 8012578:	f340 8088 	ble.w	801268c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801257c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	68db      	ldr	r3, [r3, #12]
 8012582:	899b      	ldrh	r3, [r3, #12]
 8012584:	b29b      	uxth	r3, r3
 8012586:	4618      	mov	r0, r3
 8012588:	f7f9 fcfc 	bl	800bf84 <lwip_htons>
 801258c:	4603      	mov	r3, r0
 801258e:	b2db      	uxtb	r3, r3
 8012590:	f003 0301 	and.w	r3, r3, #1
 8012594:	2b00      	cmp	r3, #0
 8012596:	d021      	beq.n	80125dc <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8012598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	68db      	ldr	r3, [r3, #12]
 801259e:	899b      	ldrh	r3, [r3, #12]
 80125a0:	b29b      	uxth	r3, r3
 80125a2:	b21b      	sxth	r3, r3
 80125a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80125a8:	b21c      	sxth	r4, r3
 80125aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	68db      	ldr	r3, [r3, #12]
 80125b0:	899b      	ldrh	r3, [r3, #12]
 80125b2:	b29b      	uxth	r3, r3
 80125b4:	4618      	mov	r0, r3
 80125b6:	f7f9 fce5 	bl	800bf84 <lwip_htons>
 80125ba:	4603      	mov	r3, r0
 80125bc:	b2db      	uxtb	r3, r3
 80125be:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80125c2:	b29b      	uxth	r3, r3
 80125c4:	4618      	mov	r0, r3
 80125c6:	f7f9 fcdd 	bl	800bf84 <lwip_htons>
 80125ca:	4603      	mov	r3, r0
 80125cc:	b21b      	sxth	r3, r3
 80125ce:	4323      	orrs	r3, r4
 80125d0:	b21a      	sxth	r2, r3
 80125d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	68db      	ldr	r3, [r3, #12]
 80125d8:	b292      	uxth	r2, r2
 80125da:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80125e6:	4413      	add	r3, r2
 80125e8:	b299      	uxth	r1, r3
 80125ea:	4b3c      	ldr	r3, [pc, #240]	@ (80126dc <tcp_receive+0xf10>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	b29a      	uxth	r2, r3
 80125f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	1a8a      	subs	r2, r1, r2
 80125f6:	b292      	uxth	r2, r2
 80125f8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80125fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	685a      	ldr	r2, [r3, #4]
 8012600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	891b      	ldrh	r3, [r3, #8]
 8012606:	4619      	mov	r1, r3
 8012608:	4610      	mov	r0, r2
 801260a:	f7fb f9ed 	bl	800d9e8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801260e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	891c      	ldrh	r4, [r3, #8]
 8012614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	68db      	ldr	r3, [r3, #12]
 801261a:	899b      	ldrh	r3, [r3, #12]
 801261c:	b29b      	uxth	r3, r3
 801261e:	4618      	mov	r0, r3
 8012620:	f7f9 fcb0 	bl	800bf84 <lwip_htons>
 8012624:	4603      	mov	r3, r0
 8012626:	b2db      	uxtb	r3, r3
 8012628:	f003 0303 	and.w	r3, r3, #3
 801262c:	2b00      	cmp	r3, #0
 801262e:	d001      	beq.n	8012634 <tcp_receive+0xe68>
 8012630:	2301      	movs	r3, #1
 8012632:	e000      	b.n	8012636 <tcp_receive+0xe6a>
 8012634:	2300      	movs	r3, #0
 8012636:	4423      	add	r3, r4
 8012638:	b29a      	uxth	r2, r3
 801263a:	4b2a      	ldr	r3, [pc, #168]	@ (80126e4 <tcp_receive+0xf18>)
 801263c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801263e:	4b29      	ldr	r3, [pc, #164]	@ (80126e4 <tcp_receive+0xf18>)
 8012640:	881b      	ldrh	r3, [r3, #0]
 8012642:	461a      	mov	r2, r3
 8012644:	4b25      	ldr	r3, [pc, #148]	@ (80126dc <tcp_receive+0xf10>)
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	441a      	add	r2, r3
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801264e:	6879      	ldr	r1, [r7, #4]
 8012650:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8012652:	440b      	add	r3, r1
 8012654:	429a      	cmp	r2, r3
 8012656:	d019      	beq.n	801268c <tcp_receive+0xec0>
 8012658:	4b23      	ldr	r3, [pc, #140]	@ (80126e8 <tcp_receive+0xf1c>)
 801265a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801265e:	4923      	ldr	r1, [pc, #140]	@ (80126ec <tcp_receive+0xf20>)
 8012660:	4823      	ldr	r0, [pc, #140]	@ (80126f0 <tcp_receive+0xf24>)
 8012662:	f006 fb77 	bl	8018d54 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8012666:	e011      	b.n	801268c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8012668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801266e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012670:	2b00      	cmp	r3, #0
 8012672:	f47f aea5 	bne.w	80123c0 <tcp_receive+0xbf4>
 8012676:	e00a      	b.n	801268e <tcp_receive+0xec2>
                break;
 8012678:	bf00      	nop
 801267a:	e008      	b.n	801268e <tcp_receive+0xec2>
                break;
 801267c:	bf00      	nop
 801267e:	e006      	b.n	801268e <tcp_receive+0xec2>
                  break;
 8012680:	bf00      	nop
 8012682:	e004      	b.n	801268e <tcp_receive+0xec2>
                  break;
 8012684:	bf00      	nop
 8012686:	e002      	b.n	801268e <tcp_receive+0xec2>
                  break;
 8012688:	bf00      	nop
 801268a:	e000      	b.n	801268e <tcp_receive+0xec2>
                break;
 801268c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f001 fe88 	bl	80143a4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8012694:	e003      	b.n	801269e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8012696:	6878      	ldr	r0, [r7, #4]
 8012698:	f001 fe84 	bl	80143a4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801269c:	e01a      	b.n	80126d4 <tcp_receive+0xf08>
 801269e:	e019      	b.n	80126d4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80126a0:	4b0e      	ldr	r3, [pc, #56]	@ (80126dc <tcp_receive+0xf10>)
 80126a2:	681a      	ldr	r2, [r3, #0]
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126a8:	1ad3      	subs	r3, r2, r3
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	db0a      	blt.n	80126c4 <tcp_receive+0xef8>
 80126ae:	4b0b      	ldr	r3, [pc, #44]	@ (80126dc <tcp_receive+0xf10>)
 80126b0:	681a      	ldr	r2, [r3, #0]
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126b6:	6879      	ldr	r1, [r7, #4]
 80126b8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80126ba:	440b      	add	r3, r1
 80126bc:	1ad3      	subs	r3, r2, r3
 80126be:	3301      	adds	r3, #1
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	dd07      	ble.n	80126d4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	8b5b      	ldrh	r3, [r3, #26]
 80126c8:	f043 0302 	orr.w	r3, r3, #2
 80126cc:	b29a      	uxth	r2, r3
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80126d2:	e7ff      	b.n	80126d4 <tcp_receive+0xf08>
 80126d4:	bf00      	nop
 80126d6:	3750      	adds	r7, #80	@ 0x50
 80126d8:	46bd      	mov	sp, r7
 80126da:	bdb0      	pop	{r4, r5, r7, pc}
 80126dc:	20066e40 	.word	0x20066e40
 80126e0:	20066e20 	.word	0x20066e20
 80126e4:	20066e4a 	.word	0x20066e4a
 80126e8:	0801ddf0 	.word	0x0801ddf0
 80126ec:	0801e198 	.word	0x0801e198
 80126f0:	0801de3c 	.word	0x0801de3c

080126f4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80126f4:	b480      	push	{r7}
 80126f6:	b083      	sub	sp, #12
 80126f8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80126fa:	4b15      	ldr	r3, [pc, #84]	@ (8012750 <tcp_get_next_optbyte+0x5c>)
 80126fc:	881b      	ldrh	r3, [r3, #0]
 80126fe:	1c5a      	adds	r2, r3, #1
 8012700:	b291      	uxth	r1, r2
 8012702:	4a13      	ldr	r2, [pc, #76]	@ (8012750 <tcp_get_next_optbyte+0x5c>)
 8012704:	8011      	strh	r1, [r2, #0]
 8012706:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8012708:	4b12      	ldr	r3, [pc, #72]	@ (8012754 <tcp_get_next_optbyte+0x60>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	2b00      	cmp	r3, #0
 801270e:	d004      	beq.n	801271a <tcp_get_next_optbyte+0x26>
 8012710:	4b11      	ldr	r3, [pc, #68]	@ (8012758 <tcp_get_next_optbyte+0x64>)
 8012712:	881b      	ldrh	r3, [r3, #0]
 8012714:	88fa      	ldrh	r2, [r7, #6]
 8012716:	429a      	cmp	r2, r3
 8012718:	d208      	bcs.n	801272c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801271a:	4b10      	ldr	r3, [pc, #64]	@ (801275c <tcp_get_next_optbyte+0x68>)
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	3314      	adds	r3, #20
 8012720:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8012722:	88fb      	ldrh	r3, [r7, #6]
 8012724:	683a      	ldr	r2, [r7, #0]
 8012726:	4413      	add	r3, r2
 8012728:	781b      	ldrb	r3, [r3, #0]
 801272a:	e00b      	b.n	8012744 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801272c:	88fb      	ldrh	r3, [r7, #6]
 801272e:	b2da      	uxtb	r2, r3
 8012730:	4b09      	ldr	r3, [pc, #36]	@ (8012758 <tcp_get_next_optbyte+0x64>)
 8012732:	881b      	ldrh	r3, [r3, #0]
 8012734:	b2db      	uxtb	r3, r3
 8012736:	1ad3      	subs	r3, r2, r3
 8012738:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801273a:	4b06      	ldr	r3, [pc, #24]	@ (8012754 <tcp_get_next_optbyte+0x60>)
 801273c:	681a      	ldr	r2, [r3, #0]
 801273e:	797b      	ldrb	r3, [r7, #5]
 8012740:	4413      	add	r3, r2
 8012742:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012744:	4618      	mov	r0, r3
 8012746:	370c      	adds	r7, #12
 8012748:	46bd      	mov	sp, r7
 801274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274e:	4770      	bx	lr
 8012750:	20066e3c 	.word	0x20066e3c
 8012754:	20066e38 	.word	0x20066e38
 8012758:	20066e36 	.word	0x20066e36
 801275c:	20066e30 	.word	0x20066e30

08012760 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d106      	bne.n	801277c <tcp_parseopt+0x1c>
 801276e:	4b32      	ldr	r3, [pc, #200]	@ (8012838 <tcp_parseopt+0xd8>)
 8012770:	f240 727d 	movw	r2, #1917	@ 0x77d
 8012774:	4931      	ldr	r1, [pc, #196]	@ (801283c <tcp_parseopt+0xdc>)
 8012776:	4832      	ldr	r0, [pc, #200]	@ (8012840 <tcp_parseopt+0xe0>)
 8012778:	f006 faec 	bl	8018d54 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801277c:	4b31      	ldr	r3, [pc, #196]	@ (8012844 <tcp_parseopt+0xe4>)
 801277e:	881b      	ldrh	r3, [r3, #0]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d056      	beq.n	8012832 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8012784:	4b30      	ldr	r3, [pc, #192]	@ (8012848 <tcp_parseopt+0xe8>)
 8012786:	2200      	movs	r2, #0
 8012788:	801a      	strh	r2, [r3, #0]
 801278a:	e046      	b.n	801281a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 801278c:	f7ff ffb2 	bl	80126f4 <tcp_get_next_optbyte>
 8012790:	4603      	mov	r3, r0
 8012792:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8012794:	7bfb      	ldrb	r3, [r7, #15]
 8012796:	2b02      	cmp	r3, #2
 8012798:	d006      	beq.n	80127a8 <tcp_parseopt+0x48>
 801279a:	2b02      	cmp	r3, #2
 801279c:	dc2a      	bgt.n	80127f4 <tcp_parseopt+0x94>
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d042      	beq.n	8012828 <tcp_parseopt+0xc8>
 80127a2:	2b01      	cmp	r3, #1
 80127a4:	d038      	beq.n	8012818 <tcp_parseopt+0xb8>
 80127a6:	e025      	b.n	80127f4 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80127a8:	f7ff ffa4 	bl	80126f4 <tcp_get_next_optbyte>
 80127ac:	4603      	mov	r3, r0
 80127ae:	2b04      	cmp	r3, #4
 80127b0:	d13c      	bne.n	801282c <tcp_parseopt+0xcc>
 80127b2:	4b25      	ldr	r3, [pc, #148]	@ (8012848 <tcp_parseopt+0xe8>)
 80127b4:	881b      	ldrh	r3, [r3, #0]
 80127b6:	3301      	adds	r3, #1
 80127b8:	4a22      	ldr	r2, [pc, #136]	@ (8012844 <tcp_parseopt+0xe4>)
 80127ba:	8812      	ldrh	r2, [r2, #0]
 80127bc:	4293      	cmp	r3, r2
 80127be:	da35      	bge.n	801282c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80127c0:	f7ff ff98 	bl	80126f4 <tcp_get_next_optbyte>
 80127c4:	4603      	mov	r3, r0
 80127c6:	021b      	lsls	r3, r3, #8
 80127c8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80127ca:	f7ff ff93 	bl	80126f4 <tcp_get_next_optbyte>
 80127ce:	4603      	mov	r3, r0
 80127d0:	461a      	mov	r2, r3
 80127d2:	89bb      	ldrh	r3, [r7, #12]
 80127d4:	4313      	orrs	r3, r2
 80127d6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80127d8:	89bb      	ldrh	r3, [r7, #12]
 80127da:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80127de:	d804      	bhi.n	80127ea <tcp_parseopt+0x8a>
 80127e0:	89bb      	ldrh	r3, [r7, #12]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d001      	beq.n	80127ea <tcp_parseopt+0x8a>
 80127e6:	89ba      	ldrh	r2, [r7, #12]
 80127e8:	e001      	b.n	80127ee <tcp_parseopt+0x8e>
 80127ea:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80127f2:	e012      	b.n	801281a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80127f4:	f7ff ff7e 	bl	80126f4 <tcp_get_next_optbyte>
 80127f8:	4603      	mov	r3, r0
 80127fa:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80127fc:	7afb      	ldrb	r3, [r7, #11]
 80127fe:	2b01      	cmp	r3, #1
 8012800:	d916      	bls.n	8012830 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8012802:	7afb      	ldrb	r3, [r7, #11]
 8012804:	b29a      	uxth	r2, r3
 8012806:	4b10      	ldr	r3, [pc, #64]	@ (8012848 <tcp_parseopt+0xe8>)
 8012808:	881b      	ldrh	r3, [r3, #0]
 801280a:	4413      	add	r3, r2
 801280c:	b29b      	uxth	r3, r3
 801280e:	3b02      	subs	r3, #2
 8012810:	b29a      	uxth	r2, r3
 8012812:	4b0d      	ldr	r3, [pc, #52]	@ (8012848 <tcp_parseopt+0xe8>)
 8012814:	801a      	strh	r2, [r3, #0]
 8012816:	e000      	b.n	801281a <tcp_parseopt+0xba>
          break;
 8012818:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801281a:	4b0b      	ldr	r3, [pc, #44]	@ (8012848 <tcp_parseopt+0xe8>)
 801281c:	881a      	ldrh	r2, [r3, #0]
 801281e:	4b09      	ldr	r3, [pc, #36]	@ (8012844 <tcp_parseopt+0xe4>)
 8012820:	881b      	ldrh	r3, [r3, #0]
 8012822:	429a      	cmp	r2, r3
 8012824:	d3b2      	bcc.n	801278c <tcp_parseopt+0x2c>
 8012826:	e004      	b.n	8012832 <tcp_parseopt+0xd2>
          return;
 8012828:	bf00      	nop
 801282a:	e002      	b.n	8012832 <tcp_parseopt+0xd2>
            return;
 801282c:	bf00      	nop
 801282e:	e000      	b.n	8012832 <tcp_parseopt+0xd2>
            return;
 8012830:	bf00      	nop
      }
    }
  }
}
 8012832:	3710      	adds	r7, #16
 8012834:	46bd      	mov	sp, r7
 8012836:	bd80      	pop	{r7, pc}
 8012838:	0801ddf0 	.word	0x0801ddf0
 801283c:	0801e254 	.word	0x0801e254
 8012840:	0801de3c 	.word	0x0801de3c
 8012844:	20066e34 	.word	0x20066e34
 8012848:	20066e3c 	.word	0x20066e3c

0801284c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801284c:	b480      	push	{r7}
 801284e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8012850:	4b05      	ldr	r3, [pc, #20]	@ (8012868 <tcp_trigger_input_pcb_close+0x1c>)
 8012852:	781b      	ldrb	r3, [r3, #0]
 8012854:	f043 0310 	orr.w	r3, r3, #16
 8012858:	b2da      	uxtb	r2, r3
 801285a:	4b03      	ldr	r3, [pc, #12]	@ (8012868 <tcp_trigger_input_pcb_close+0x1c>)
 801285c:	701a      	strb	r2, [r3, #0]
}
 801285e:	bf00      	nop
 8012860:	46bd      	mov	sp, r7
 8012862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012866:	4770      	bx	lr
 8012868:	20066e4d 	.word	0x20066e4d

0801286c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	60f8      	str	r0, [r7, #12]
 8012874:	60b9      	str	r1, [r7, #8]
 8012876:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d00a      	beq.n	8012894 <tcp_route+0x28>
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	7a1b      	ldrb	r3, [r3, #8]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d006      	beq.n	8012894 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	7a1b      	ldrb	r3, [r3, #8]
 801288a:	4618      	mov	r0, r3
 801288c:	f7fa fea4 	bl	800d5d8 <netif_get_by_index>
 8012890:	4603      	mov	r3, r0
 8012892:	e003      	b.n	801289c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8012894:	6878      	ldr	r0, [r7, #4]
 8012896:	f003 fdeb 	bl	8016470 <ip4_route>
 801289a:	4603      	mov	r3, r0
  }
}
 801289c:	4618      	mov	r0, r3
 801289e:	3710      	adds	r7, #16
 80128a0:	46bd      	mov	sp, r7
 80128a2:	bd80      	pop	{r7, pc}

080128a4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80128a4:	b590      	push	{r4, r7, lr}
 80128a6:	b087      	sub	sp, #28
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	60f8      	str	r0, [r7, #12]
 80128ac:	60b9      	str	r1, [r7, #8]
 80128ae:	603b      	str	r3, [r7, #0]
 80128b0:	4613      	mov	r3, r2
 80128b2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d105      	bne.n	80128c6 <tcp_create_segment+0x22>
 80128ba:	4b43      	ldr	r3, [pc, #268]	@ (80129c8 <tcp_create_segment+0x124>)
 80128bc:	22a3      	movs	r2, #163	@ 0xa3
 80128be:	4943      	ldr	r1, [pc, #268]	@ (80129cc <tcp_create_segment+0x128>)
 80128c0:	4843      	ldr	r0, [pc, #268]	@ (80129d0 <tcp_create_segment+0x12c>)
 80128c2:	f006 fa47 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80128c6:	68bb      	ldr	r3, [r7, #8]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d105      	bne.n	80128d8 <tcp_create_segment+0x34>
 80128cc:	4b3e      	ldr	r3, [pc, #248]	@ (80129c8 <tcp_create_segment+0x124>)
 80128ce:	22a4      	movs	r2, #164	@ 0xa4
 80128d0:	4940      	ldr	r1, [pc, #256]	@ (80129d4 <tcp_create_segment+0x130>)
 80128d2:	483f      	ldr	r0, [pc, #252]	@ (80129d0 <tcp_create_segment+0x12c>)
 80128d4:	f006 fa3e 	bl	8018d54 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80128d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80128dc:	009b      	lsls	r3, r3, #2
 80128de:	b2db      	uxtb	r3, r3
 80128e0:	f003 0304 	and.w	r3, r3, #4
 80128e4:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80128e6:	2003      	movs	r0, #3
 80128e8:	f7fa faea 	bl	800cec0 <memp_malloc>
 80128ec:	6138      	str	r0, [r7, #16]
 80128ee:	693b      	ldr	r3, [r7, #16]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d104      	bne.n	80128fe <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80128f4:	68b8      	ldr	r0, [r7, #8]
 80128f6:	f7fb f9fd 	bl	800dcf4 <pbuf_free>
    return NULL;
 80128fa:	2300      	movs	r3, #0
 80128fc:	e060      	b.n	80129c0 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80128fe:	693b      	ldr	r3, [r7, #16]
 8012900:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8012904:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8012906:	693b      	ldr	r3, [r7, #16]
 8012908:	2200      	movs	r2, #0
 801290a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801290c:	693b      	ldr	r3, [r7, #16]
 801290e:	68ba      	ldr	r2, [r7, #8]
 8012910:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8012912:	68bb      	ldr	r3, [r7, #8]
 8012914:	891a      	ldrh	r2, [r3, #8]
 8012916:	7dfb      	ldrb	r3, [r7, #23]
 8012918:	b29b      	uxth	r3, r3
 801291a:	429a      	cmp	r2, r3
 801291c:	d205      	bcs.n	801292a <tcp_create_segment+0x86>
 801291e:	4b2a      	ldr	r3, [pc, #168]	@ (80129c8 <tcp_create_segment+0x124>)
 8012920:	22b0      	movs	r2, #176	@ 0xb0
 8012922:	492d      	ldr	r1, [pc, #180]	@ (80129d8 <tcp_create_segment+0x134>)
 8012924:	482a      	ldr	r0, [pc, #168]	@ (80129d0 <tcp_create_segment+0x12c>)
 8012926:	f006 fa15 	bl	8018d54 <iprintf>
  seg->len = p->tot_len - optlen;
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	891a      	ldrh	r2, [r3, #8]
 801292e:	7dfb      	ldrb	r3, [r7, #23]
 8012930:	b29b      	uxth	r3, r3
 8012932:	1ad3      	subs	r3, r2, r3
 8012934:	b29a      	uxth	r2, r3
 8012936:	693b      	ldr	r3, [r7, #16]
 8012938:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801293a:	2114      	movs	r1, #20
 801293c:	68b8      	ldr	r0, [r7, #8]
 801293e:	f7fb f943 	bl	800dbc8 <pbuf_add_header>
 8012942:	4603      	mov	r3, r0
 8012944:	2b00      	cmp	r3, #0
 8012946:	d004      	beq.n	8012952 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8012948:	6938      	ldr	r0, [r7, #16]
 801294a:	f7fd f890 	bl	800fa6e <tcp_seg_free>
    return NULL;
 801294e:	2300      	movs	r3, #0
 8012950:	e036      	b.n	80129c0 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8012952:	693b      	ldr	r3, [r7, #16]
 8012954:	685b      	ldr	r3, [r3, #4]
 8012956:	685a      	ldr	r2, [r3, #4]
 8012958:	693b      	ldr	r3, [r7, #16]
 801295a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	8ada      	ldrh	r2, [r3, #22]
 8012960:	693b      	ldr	r3, [r7, #16]
 8012962:	68dc      	ldr	r4, [r3, #12]
 8012964:	4610      	mov	r0, r2
 8012966:	f7f9 fb0d 	bl	800bf84 <lwip_htons>
 801296a:	4603      	mov	r3, r0
 801296c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	8b1a      	ldrh	r2, [r3, #24]
 8012972:	693b      	ldr	r3, [r7, #16]
 8012974:	68dc      	ldr	r4, [r3, #12]
 8012976:	4610      	mov	r0, r2
 8012978:	f7f9 fb04 	bl	800bf84 <lwip_htons>
 801297c:	4603      	mov	r3, r0
 801297e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8012980:	693b      	ldr	r3, [r7, #16]
 8012982:	68dc      	ldr	r4, [r3, #12]
 8012984:	6838      	ldr	r0, [r7, #0]
 8012986:	f7f9 fb13 	bl	800bfb0 <lwip_htonl>
 801298a:	4603      	mov	r3, r0
 801298c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801298e:	7dfb      	ldrb	r3, [r7, #23]
 8012990:	089b      	lsrs	r3, r3, #2
 8012992:	b2db      	uxtb	r3, r3
 8012994:	3305      	adds	r3, #5
 8012996:	b29b      	uxth	r3, r3
 8012998:	031b      	lsls	r3, r3, #12
 801299a:	b29a      	uxth	r2, r3
 801299c:	79fb      	ldrb	r3, [r7, #7]
 801299e:	b29b      	uxth	r3, r3
 80129a0:	4313      	orrs	r3, r2
 80129a2:	b29a      	uxth	r2, r3
 80129a4:	693b      	ldr	r3, [r7, #16]
 80129a6:	68dc      	ldr	r4, [r3, #12]
 80129a8:	4610      	mov	r0, r2
 80129aa:	f7f9 faeb 	bl	800bf84 <lwip_htons>
 80129ae:	4603      	mov	r3, r0
 80129b0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80129b2:	693b      	ldr	r3, [r7, #16]
 80129b4:	68db      	ldr	r3, [r3, #12]
 80129b6:	2200      	movs	r2, #0
 80129b8:	749a      	strb	r2, [r3, #18]
 80129ba:	2200      	movs	r2, #0
 80129bc:	74da      	strb	r2, [r3, #19]
  return seg;
 80129be:	693b      	ldr	r3, [r7, #16]
}
 80129c0:	4618      	mov	r0, r3
 80129c2:	371c      	adds	r7, #28
 80129c4:	46bd      	mov	sp, r7
 80129c6:	bd90      	pop	{r4, r7, pc}
 80129c8:	0801e270 	.word	0x0801e270
 80129cc:	0801e2a4 	.word	0x0801e2a4
 80129d0:	0801e2c4 	.word	0x0801e2c4
 80129d4:	0801e2ec 	.word	0x0801e2ec
 80129d8:	0801e310 	.word	0x0801e310

080129dc <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80129dc:	b580      	push	{r7, lr}
 80129de:	b086      	sub	sp, #24
 80129e0:	af00      	add	r7, sp, #0
 80129e2:	607b      	str	r3, [r7, #4]
 80129e4:	4603      	mov	r3, r0
 80129e6:	73fb      	strb	r3, [r7, #15]
 80129e8:	460b      	mov	r3, r1
 80129ea:	81bb      	strh	r3, [r7, #12]
 80129ec:	4613      	mov	r3, r2
 80129ee:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80129f0:	89bb      	ldrh	r3, [r7, #12]
 80129f2:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d105      	bne.n	8012a06 <tcp_pbuf_prealloc+0x2a>
 80129fa:	4b30      	ldr	r3, [pc, #192]	@ (8012abc <tcp_pbuf_prealloc+0xe0>)
 80129fc:	22e8      	movs	r2, #232	@ 0xe8
 80129fe:	4930      	ldr	r1, [pc, #192]	@ (8012ac0 <tcp_pbuf_prealloc+0xe4>)
 8012a00:	4830      	ldr	r0, [pc, #192]	@ (8012ac4 <tcp_pbuf_prealloc+0xe8>)
 8012a02:	f006 f9a7 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8012a06:	6a3b      	ldr	r3, [r7, #32]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d105      	bne.n	8012a18 <tcp_pbuf_prealloc+0x3c>
 8012a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8012abc <tcp_pbuf_prealloc+0xe0>)
 8012a0e:	22e9      	movs	r2, #233	@ 0xe9
 8012a10:	492d      	ldr	r1, [pc, #180]	@ (8012ac8 <tcp_pbuf_prealloc+0xec>)
 8012a12:	482c      	ldr	r0, [pc, #176]	@ (8012ac4 <tcp_pbuf_prealloc+0xe8>)
 8012a14:	f006 f99e 	bl	8018d54 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8012a18:	89ba      	ldrh	r2, [r7, #12]
 8012a1a:	897b      	ldrh	r3, [r7, #10]
 8012a1c:	429a      	cmp	r2, r3
 8012a1e:	d221      	bcs.n	8012a64 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8012a20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012a24:	f003 0302 	and.w	r3, r3, #2
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d111      	bne.n	8012a50 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8012a2c:	6a3b      	ldr	r3, [r7, #32]
 8012a2e:	8b5b      	ldrh	r3, [r3, #26]
 8012a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d115      	bne.n	8012a64 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8012a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d007      	beq.n	8012a50 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8012a40:	6a3b      	ldr	r3, [r7, #32]
 8012a42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d103      	bne.n	8012a50 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8012a48:	6a3b      	ldr	r3, [r7, #32]
 8012a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d009      	beq.n	8012a64 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8012a50:	89bb      	ldrh	r3, [r7, #12]
 8012a52:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8012a56:	f023 0203 	bic.w	r2, r3, #3
 8012a5a:	897b      	ldrh	r3, [r7, #10]
 8012a5c:	4293      	cmp	r3, r2
 8012a5e:	bf28      	it	cs
 8012a60:	4613      	movcs	r3, r2
 8012a62:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8012a64:	8af9      	ldrh	r1, [r7, #22]
 8012a66:	7bfb      	ldrb	r3, [r7, #15]
 8012a68:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	f7fa fe5d 	bl	800d72c <pbuf_alloc>
 8012a72:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012a74:	693b      	ldr	r3, [r7, #16]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d101      	bne.n	8012a7e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	e019      	b.n	8012ab2 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d006      	beq.n	8012a94 <tcp_pbuf_prealloc+0xb8>
 8012a86:	4b0d      	ldr	r3, [pc, #52]	@ (8012abc <tcp_pbuf_prealloc+0xe0>)
 8012a88:	f240 120b 	movw	r2, #267	@ 0x10b
 8012a8c:	490f      	ldr	r1, [pc, #60]	@ (8012acc <tcp_pbuf_prealloc+0xf0>)
 8012a8e:	480d      	ldr	r0, [pc, #52]	@ (8012ac4 <tcp_pbuf_prealloc+0xe8>)
 8012a90:	f006 f960 	bl	8018d54 <iprintf>
  *oversize = p->len - length;
 8012a94:	693b      	ldr	r3, [r7, #16]
 8012a96:	895a      	ldrh	r2, [r3, #10]
 8012a98:	89bb      	ldrh	r3, [r7, #12]
 8012a9a:	1ad3      	subs	r3, r2, r3
 8012a9c:	b29a      	uxth	r2, r3
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8012aa2:	693b      	ldr	r3, [r7, #16]
 8012aa4:	89ba      	ldrh	r2, [r7, #12]
 8012aa6:	811a      	strh	r2, [r3, #8]
 8012aa8:	693b      	ldr	r3, [r7, #16]
 8012aaa:	891a      	ldrh	r2, [r3, #8]
 8012aac:	693b      	ldr	r3, [r7, #16]
 8012aae:	815a      	strh	r2, [r3, #10]
  return p;
 8012ab0:	693b      	ldr	r3, [r7, #16]
}
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	3718      	adds	r7, #24
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	bd80      	pop	{r7, pc}
 8012aba:	bf00      	nop
 8012abc:	0801e270 	.word	0x0801e270
 8012ac0:	0801e328 	.word	0x0801e328
 8012ac4:	0801e2c4 	.word	0x0801e2c4
 8012ac8:	0801e34c 	.word	0x0801e34c
 8012acc:	0801e36c 	.word	0x0801e36c

08012ad0 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b082      	sub	sp, #8
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	6078      	str	r0, [r7, #4]
 8012ad8:	460b      	mov	r3, r1
 8012ada:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d106      	bne.n	8012af0 <tcp_write_checks+0x20>
 8012ae2:	4b33      	ldr	r3, [pc, #204]	@ (8012bb0 <tcp_write_checks+0xe0>)
 8012ae4:	f240 1233 	movw	r2, #307	@ 0x133
 8012ae8:	4932      	ldr	r1, [pc, #200]	@ (8012bb4 <tcp_write_checks+0xe4>)
 8012aea:	4833      	ldr	r0, [pc, #204]	@ (8012bb8 <tcp_write_checks+0xe8>)
 8012aec:	f006 f932 	bl	8018d54 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	7d1b      	ldrb	r3, [r3, #20]
 8012af4:	2b04      	cmp	r3, #4
 8012af6:	d00e      	beq.n	8012b16 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8012afc:	2b07      	cmp	r3, #7
 8012afe:	d00a      	beq.n	8012b16 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8012b04:	2b02      	cmp	r3, #2
 8012b06:	d006      	beq.n	8012b16 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8012b0c:	2b03      	cmp	r3, #3
 8012b0e:	d002      	beq.n	8012b16 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8012b10:	f06f 030a 	mvn.w	r3, #10
 8012b14:	e048      	b.n	8012ba8 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8012b16:	887b      	ldrh	r3, [r7, #2]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d101      	bne.n	8012b20 <tcp_write_checks+0x50>
    return ERR_OK;
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	e043      	b.n	8012ba8 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8012b26:	887a      	ldrh	r2, [r7, #2]
 8012b28:	429a      	cmp	r2, r3
 8012b2a:	d909      	bls.n	8012b40 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	8b5b      	ldrh	r3, [r3, #26]
 8012b30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b34:	b29a      	uxth	r2, r3
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8012b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8012b3e:	e033      	b.n	8012ba8 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012b46:	2b08      	cmp	r3, #8
 8012b48:	d909      	bls.n	8012b5e <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	8b5b      	ldrh	r3, [r3, #26]
 8012b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b52:	b29a      	uxth	r2, r3
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8012b58:	f04f 33ff 	mov.w	r3, #4294967295
 8012b5c:	e024      	b.n	8012ba8 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d00f      	beq.n	8012b88 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d11a      	bne.n	8012ba6 <tcp_write_checks+0xd6>
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d116      	bne.n	8012ba6 <tcp_write_checks+0xd6>
 8012b78:	4b0d      	ldr	r3, [pc, #52]	@ (8012bb0 <tcp_write_checks+0xe0>)
 8012b7a:	f240 1255 	movw	r2, #341	@ 0x155
 8012b7e:	490f      	ldr	r1, [pc, #60]	@ (8012bbc <tcp_write_checks+0xec>)
 8012b80:	480d      	ldr	r0, [pc, #52]	@ (8012bb8 <tcp_write_checks+0xe8>)
 8012b82:	f006 f8e7 	bl	8018d54 <iprintf>
 8012b86:	e00e      	b.n	8012ba6 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d103      	bne.n	8012b98 <tcp_write_checks+0xc8>
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d006      	beq.n	8012ba6 <tcp_write_checks+0xd6>
 8012b98:	4b05      	ldr	r3, [pc, #20]	@ (8012bb0 <tcp_write_checks+0xe0>)
 8012b9a:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8012b9e:	4908      	ldr	r1, [pc, #32]	@ (8012bc0 <tcp_write_checks+0xf0>)
 8012ba0:	4805      	ldr	r0, [pc, #20]	@ (8012bb8 <tcp_write_checks+0xe8>)
 8012ba2:	f006 f8d7 	bl	8018d54 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3708      	adds	r7, #8
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}
 8012bb0:	0801e270 	.word	0x0801e270
 8012bb4:	0801e380 	.word	0x0801e380
 8012bb8:	0801e2c4 	.word	0x0801e2c4
 8012bbc:	0801e3a0 	.word	0x0801e3a0
 8012bc0:	0801e3dc 	.word	0x0801e3dc

08012bc4 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8012bc4:	b590      	push	{r4, r7, lr}
 8012bc6:	b09b      	sub	sp, #108	@ 0x6c
 8012bc8:	af04      	add	r7, sp, #16
 8012bca:	60f8      	str	r0, [r7, #12]
 8012bcc:	60b9      	str	r1, [r7, #8]
 8012bce:	4611      	mov	r1, r2
 8012bd0:	461a      	mov	r2, r3
 8012bd2:	460b      	mov	r3, r1
 8012bd4:	80fb      	strh	r3, [r7, #6]
 8012bd6:	4613      	mov	r3, r2
 8012bd8:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8012bda:	2300      	movs	r3, #0
 8012bdc:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8012bde:	2300      	movs	r3, #0
 8012be0:	653b      	str	r3, [r7, #80]	@ 0x50
 8012be2:	2300      	movs	r3, #0
 8012be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012be6:	2300      	movs	r3, #0
 8012be8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012bea:	2300      	movs	r3, #0
 8012bec:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8012bee:	2300      	movs	r3, #0
 8012bf0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8012bfe:	2300      	movs	r3, #0
 8012c00:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8012c02:	2300      	movs	r3, #0
 8012c04:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d109      	bne.n	8012c20 <tcp_write+0x5c>
 8012c0c:	4ba4      	ldr	r3, [pc, #656]	@ (8012ea0 <tcp_write+0x2dc>)
 8012c0e:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8012c12:	49a4      	ldr	r1, [pc, #656]	@ (8012ea4 <tcp_write+0x2e0>)
 8012c14:	48a4      	ldr	r0, [pc, #656]	@ (8012ea8 <tcp_write+0x2e4>)
 8012c16:	f006 f89d 	bl	8018d54 <iprintf>
 8012c1a:	f06f 030f 	mvn.w	r3, #15
 8012c1e:	e32a      	b.n	8013276 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8012c26:	085b      	lsrs	r3, r3, #1
 8012c28:	b29a      	uxth	r2, r3
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c2e:	4293      	cmp	r3, r2
 8012c30:	bf28      	it	cs
 8012c32:	4613      	movcs	r3, r2
 8012c34:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8012c36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d102      	bne.n	8012c42 <tcp_write+0x7e>
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012c40:	e000      	b.n	8012c44 <tcp_write+0x80>
 8012c42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c44:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8012c46:	68bb      	ldr	r3, [r7, #8]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d109      	bne.n	8012c60 <tcp_write+0x9c>
 8012c4c:	4b94      	ldr	r3, [pc, #592]	@ (8012ea0 <tcp_write+0x2dc>)
 8012c4e:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8012c52:	4996      	ldr	r1, [pc, #600]	@ (8012eac <tcp_write+0x2e8>)
 8012c54:	4894      	ldr	r0, [pc, #592]	@ (8012ea8 <tcp_write+0x2e4>)
 8012c56:	f006 f87d 	bl	8018d54 <iprintf>
 8012c5a:	f06f 030f 	mvn.w	r3, #15
 8012c5e:	e30a      	b.n	8013276 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8012c60:	88fb      	ldrh	r3, [r7, #6]
 8012c62:	4619      	mov	r1, r3
 8012c64:	68f8      	ldr	r0, [r7, #12]
 8012c66:	f7ff ff33 	bl	8012ad0 <tcp_write_checks>
 8012c6a:	4603      	mov	r3, r0
 8012c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8012c70:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d002      	beq.n	8012c7e <tcp_write+0xba>
    return err;
 8012c78:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8012c7c:	e2fb      	b.n	8013276 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012c84:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012c88:	2300      	movs	r3, #0
 8012c8a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	f000 80f6 	beq.w	8012e84 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012c9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8012c9e:	e002      	b.n	8012ca6 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8012ca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012ca6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d1f8      	bne.n	8012ca0 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8012cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012cb0:	7a9b      	ldrb	r3, [r3, #10]
 8012cb2:	009b      	lsls	r3, r3, #2
 8012cb4:	b29b      	uxth	r3, r3
 8012cb6:	f003 0304 	and.w	r3, r3, #4
 8012cba:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8012cbc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012cc0:	891b      	ldrh	r3, [r3, #8]
 8012cc2:	4619      	mov	r1, r3
 8012cc4:	8c3b      	ldrh	r3, [r7, #32]
 8012cc6:	440b      	add	r3, r1
 8012cc8:	429a      	cmp	r2, r3
 8012cca:	da06      	bge.n	8012cda <tcp_write+0x116>
 8012ccc:	4b74      	ldr	r3, [pc, #464]	@ (8012ea0 <tcp_write+0x2dc>)
 8012cce:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8012cd2:	4977      	ldr	r1, [pc, #476]	@ (8012eb0 <tcp_write+0x2ec>)
 8012cd4:	4874      	ldr	r0, [pc, #464]	@ (8012ea8 <tcp_write+0x2e4>)
 8012cd6:	f006 f83d 	bl	8018d54 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8012cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012cdc:	891a      	ldrh	r2, [r3, #8]
 8012cde:	8c3b      	ldrh	r3, [r7, #32]
 8012ce0:	4413      	add	r3, r2
 8012ce2:	b29b      	uxth	r3, r3
 8012ce4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012ce6:	1ad3      	subs	r3, r2, r3
 8012ce8:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012cf0:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8012cf2:	8a7b      	ldrh	r3, [r7, #18]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d026      	beq.n	8012d46 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8012cf8:	8a7b      	ldrh	r3, [r7, #18]
 8012cfa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012cfc:	429a      	cmp	r2, r3
 8012cfe:	d206      	bcs.n	8012d0e <tcp_write+0x14a>
 8012d00:	4b67      	ldr	r3, [pc, #412]	@ (8012ea0 <tcp_write+0x2dc>)
 8012d02:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8012d06:	496b      	ldr	r1, [pc, #428]	@ (8012eb4 <tcp_write+0x2f0>)
 8012d08:	4867      	ldr	r0, [pc, #412]	@ (8012ea8 <tcp_write+0x2e4>)
 8012d0a:	f006 f823 	bl	8018d54 <iprintf>
      seg = last_unsent;
 8012d0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012d10:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8012d12:	8a7b      	ldrh	r3, [r7, #18]
 8012d14:	88fa      	ldrh	r2, [r7, #6]
 8012d16:	4293      	cmp	r3, r2
 8012d18:	bf28      	it	cs
 8012d1a:	4613      	movcs	r3, r2
 8012d1c:	b29b      	uxth	r3, r3
 8012d1e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012d20:	4293      	cmp	r3, r2
 8012d22:	bf28      	it	cs
 8012d24:	4613      	movcs	r3, r2
 8012d26:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8012d28:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012d2c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012d2e:	4413      	add	r3, r2
 8012d30:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8012d34:	8a7a      	ldrh	r2, [r7, #18]
 8012d36:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012d38:	1ad3      	subs	r3, r2, r3
 8012d3a:	b29b      	uxth	r3, r3
 8012d3c:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8012d3e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012d40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012d42:	1ad3      	subs	r3, r2, r3
 8012d44:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8012d46:	8a7b      	ldrh	r3, [r7, #18]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d00b      	beq.n	8012d64 <tcp_write+0x1a0>
 8012d4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012d50:	88fb      	ldrh	r3, [r7, #6]
 8012d52:	429a      	cmp	r2, r3
 8012d54:	d006      	beq.n	8012d64 <tcp_write+0x1a0>
 8012d56:	4b52      	ldr	r3, [pc, #328]	@ (8012ea0 <tcp_write+0x2dc>)
 8012d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012d5c:	4956      	ldr	r1, [pc, #344]	@ (8012eb8 <tcp_write+0x2f4>)
 8012d5e:	4852      	ldr	r0, [pc, #328]	@ (8012ea8 <tcp_write+0x2e4>)
 8012d60:	f005 fff8 	bl	8018d54 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8012d64:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012d68:	88fb      	ldrh	r3, [r7, #6]
 8012d6a:	429a      	cmp	r2, r3
 8012d6c:	f080 8167 	bcs.w	801303e <tcp_write+0x47a>
 8012d70:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	f000 8163 	beq.w	801303e <tcp_write+0x47a>
 8012d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012d7a:	891b      	ldrh	r3, [r3, #8]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	f000 815e 	beq.w	801303e <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8012d82:	88fa      	ldrh	r2, [r7, #6]
 8012d84:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012d88:	1ad2      	subs	r2, r2, r3
 8012d8a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012d8c:	4293      	cmp	r3, r2
 8012d8e:	bfa8      	it	ge
 8012d90:	4613      	movge	r3, r2
 8012d92:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8012d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012d96:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8012d98:	797b      	ldrb	r3, [r7, #5]
 8012d9a:	f003 0301 	and.w	r3, r3, #1
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d027      	beq.n	8012df2 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8012da2:	f107 0012 	add.w	r0, r7, #18
 8012da6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012da8:	8bf9      	ldrh	r1, [r7, #30]
 8012daa:	2301      	movs	r3, #1
 8012dac:	9302      	str	r3, [sp, #8]
 8012dae:	797b      	ldrb	r3, [r7, #5]
 8012db0:	9301      	str	r3, [sp, #4]
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	9300      	str	r3, [sp, #0]
 8012db6:	4603      	mov	r3, r0
 8012db8:	2000      	movs	r0, #0
 8012dba:	f7ff fe0f 	bl	80129dc <tcp_pbuf_prealloc>
 8012dbe:	6578      	str	r0, [r7, #84]	@ 0x54
 8012dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	f000 8225 	beq.w	8013212 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8012dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012dca:	6858      	ldr	r0, [r3, #4]
 8012dcc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012dd0:	68ba      	ldr	r2, [r7, #8]
 8012dd2:	4413      	add	r3, r2
 8012dd4:	8bfa      	ldrh	r2, [r7, #30]
 8012dd6:	4619      	mov	r1, r3
 8012dd8:	f006 f999 	bl	801910e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8012ddc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8012dde:	f7fb f817 	bl	800de10 <pbuf_clen>
 8012de2:	4603      	mov	r3, r0
 8012de4:	461a      	mov	r2, r3
 8012de6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012dea:	4413      	add	r3, r2
 8012dec:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8012df0:	e041      	b.n	8012e76 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8012df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012df4:	685b      	ldr	r3, [r3, #4]
 8012df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8012df8:	e002      	b.n	8012e00 <tcp_write+0x23c>
 8012dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8012e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d1f8      	bne.n	8012dfa <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8012e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e0a:	7b1b      	ldrb	r3, [r3, #12]
 8012e0c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d115      	bne.n	8012e40 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8012e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e16:	685b      	ldr	r3, [r3, #4]
 8012e18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012e1a:	8952      	ldrh	r2, [r2, #10]
 8012e1c:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8012e1e:	68ba      	ldr	r2, [r7, #8]
 8012e20:	429a      	cmp	r2, r3
 8012e22:	d10d      	bne.n	8012e40 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8012e24:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d006      	beq.n	8012e3a <tcp_write+0x276>
 8012e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8012ea0 <tcp_write+0x2dc>)
 8012e2e:	f240 2231 	movw	r2, #561	@ 0x231
 8012e32:	4922      	ldr	r1, [pc, #136]	@ (8012ebc <tcp_write+0x2f8>)
 8012e34:	481c      	ldr	r0, [pc, #112]	@ (8012ea8 <tcp_write+0x2e4>)
 8012e36:	f005 ff8d 	bl	8018d54 <iprintf>
          extendlen = seglen;
 8012e3a:	8bfb      	ldrh	r3, [r7, #30]
 8012e3c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8012e3e:	e01a      	b.n	8012e76 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8012e40:	8bfb      	ldrh	r3, [r7, #30]
 8012e42:	2201      	movs	r2, #1
 8012e44:	4619      	mov	r1, r3
 8012e46:	2000      	movs	r0, #0
 8012e48:	f7fa fc70 	bl	800d72c <pbuf_alloc>
 8012e4c:	6578      	str	r0, [r7, #84]	@ 0x54
 8012e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	f000 81e0 	beq.w	8013216 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8012e56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012e5a:	68ba      	ldr	r2, [r7, #8]
 8012e5c:	441a      	add	r2, r3
 8012e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e60:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8012e62:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8012e64:	f7fa ffd4 	bl	800de10 <pbuf_clen>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	461a      	mov	r2, r3
 8012e6c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012e70:	4413      	add	r3, r2
 8012e72:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8012e76:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8012e7a:	8bfb      	ldrh	r3, [r7, #30]
 8012e7c:	4413      	add	r3, r2
 8012e7e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8012e82:	e0dc      	b.n	801303e <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8012e84:	68fb      	ldr	r3, [r7, #12]
 8012e86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	f000 80d7 	beq.w	801303e <tcp_write+0x47a>
 8012e90:	4b03      	ldr	r3, [pc, #12]	@ (8012ea0 <tcp_write+0x2dc>)
 8012e92:	f240 224a 	movw	r2, #586	@ 0x24a
 8012e96:	490a      	ldr	r1, [pc, #40]	@ (8012ec0 <tcp_write+0x2fc>)
 8012e98:	4803      	ldr	r0, [pc, #12]	@ (8012ea8 <tcp_write+0x2e4>)
 8012e9a:	f005 ff5b 	bl	8018d54 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8012e9e:	e0ce      	b.n	801303e <tcp_write+0x47a>
 8012ea0:	0801e270 	.word	0x0801e270
 8012ea4:	0801e410 	.word	0x0801e410
 8012ea8:	0801e2c4 	.word	0x0801e2c4
 8012eac:	0801e428 	.word	0x0801e428
 8012eb0:	0801e45c 	.word	0x0801e45c
 8012eb4:	0801e474 	.word	0x0801e474
 8012eb8:	0801e494 	.word	0x0801e494
 8012ebc:	0801e4b4 	.word	0x0801e4b4
 8012ec0:	0801e4e0 	.word	0x0801e4e0
    struct pbuf *p;
    u16_t left = len - pos;
 8012ec4:	88fa      	ldrh	r2, [r7, #6]
 8012ec6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012eca:	1ad3      	subs	r3, r2, r3
 8012ecc:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8012ece:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8012ed2:	b29b      	uxth	r3, r3
 8012ed4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012ed6:	1ad3      	subs	r3, r2, r3
 8012ed8:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8012eda:	8b7a      	ldrh	r2, [r7, #26]
 8012edc:	8bbb      	ldrh	r3, [r7, #28]
 8012ede:	4293      	cmp	r3, r2
 8012ee0:	bf28      	it	cs
 8012ee2:	4613      	movcs	r3, r2
 8012ee4:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8012ee6:	797b      	ldrb	r3, [r7, #5]
 8012ee8:	f003 0301 	and.w	r3, r3, #1
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d036      	beq.n	8012f5e <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8012ef0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8012ef4:	b29a      	uxth	r2, r3
 8012ef6:	8b3b      	ldrh	r3, [r7, #24]
 8012ef8:	4413      	add	r3, r2
 8012efa:	b299      	uxth	r1, r3
 8012efc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	bf0c      	ite	eq
 8012f02:	2301      	moveq	r3, #1
 8012f04:	2300      	movne	r3, #0
 8012f06:	b2db      	uxtb	r3, r3
 8012f08:	f107 0012 	add.w	r0, r7, #18
 8012f0c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012f0e:	9302      	str	r3, [sp, #8]
 8012f10:	797b      	ldrb	r3, [r7, #5]
 8012f12:	9301      	str	r3, [sp, #4]
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	9300      	str	r3, [sp, #0]
 8012f18:	4603      	mov	r3, r0
 8012f1a:	2036      	movs	r0, #54	@ 0x36
 8012f1c:	f7ff fd5e 	bl	80129dc <tcp_pbuf_prealloc>
 8012f20:	6338      	str	r0, [r7, #48]	@ 0x30
 8012f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	f000 8178 	beq.w	801321a <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8012f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f2c:	895b      	ldrh	r3, [r3, #10]
 8012f2e:	8b3a      	ldrh	r2, [r7, #24]
 8012f30:	429a      	cmp	r2, r3
 8012f32:	d906      	bls.n	8012f42 <tcp_write+0x37e>
 8012f34:	4b8c      	ldr	r3, [pc, #560]	@ (8013168 <tcp_write+0x5a4>)
 8012f36:	f240 2266 	movw	r2, #614	@ 0x266
 8012f3a:	498c      	ldr	r1, [pc, #560]	@ (801316c <tcp_write+0x5a8>)
 8012f3c:	488c      	ldr	r0, [pc, #560]	@ (8013170 <tcp_write+0x5ac>)
 8012f3e:	f005 ff09 	bl	8018d54 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8012f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f44:	685a      	ldr	r2, [r3, #4]
 8012f46:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8012f4a:	18d0      	adds	r0, r2, r3
 8012f4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012f50:	68ba      	ldr	r2, [r7, #8]
 8012f52:	4413      	add	r3, r2
 8012f54:	8b3a      	ldrh	r2, [r7, #24]
 8012f56:	4619      	mov	r1, r3
 8012f58:	f006 f8d9 	bl	801910e <memcpy>
 8012f5c:	e02f      	b.n	8012fbe <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8012f5e:	8a7b      	ldrh	r3, [r7, #18]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d006      	beq.n	8012f72 <tcp_write+0x3ae>
 8012f64:	4b80      	ldr	r3, [pc, #512]	@ (8013168 <tcp_write+0x5a4>)
 8012f66:	f240 2271 	movw	r2, #625	@ 0x271
 8012f6a:	4982      	ldr	r1, [pc, #520]	@ (8013174 <tcp_write+0x5b0>)
 8012f6c:	4880      	ldr	r0, [pc, #512]	@ (8013170 <tcp_write+0x5ac>)
 8012f6e:	f005 fef1 	bl	8018d54 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8012f72:	8b3b      	ldrh	r3, [r7, #24]
 8012f74:	2201      	movs	r2, #1
 8012f76:	4619      	mov	r1, r3
 8012f78:	2036      	movs	r0, #54	@ 0x36
 8012f7a:	f7fa fbd7 	bl	800d72c <pbuf_alloc>
 8012f7e:	6178      	str	r0, [r7, #20]
 8012f80:	697b      	ldr	r3, [r7, #20]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	f000 814b 	beq.w	801321e <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8012f88:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012f8c:	68ba      	ldr	r2, [r7, #8]
 8012f8e:	441a      	add	r2, r3
 8012f90:	697b      	ldr	r3, [r7, #20]
 8012f92:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8012f94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8012f98:	b29b      	uxth	r3, r3
 8012f9a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012f9e:	4619      	mov	r1, r3
 8012fa0:	2036      	movs	r0, #54	@ 0x36
 8012fa2:	f7fa fbc3 	bl	800d72c <pbuf_alloc>
 8012fa6:	6338      	str	r0, [r7, #48]	@ 0x30
 8012fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d103      	bne.n	8012fb6 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8012fae:	6978      	ldr	r0, [r7, #20]
 8012fb0:	f7fa fea0 	bl	800dcf4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8012fb4:	e136      	b.n	8013224 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8012fb6:	6979      	ldr	r1, [r7, #20]
 8012fb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fba:	f7fa ff69 	bl	800de90 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8012fbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fc0:	f7fa ff26 	bl	800de10 <pbuf_clen>
 8012fc4:	4603      	mov	r3, r0
 8012fc6:	461a      	mov	r2, r3
 8012fc8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012fcc:	4413      	add	r3, r2
 8012fce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8012fd2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012fd6:	2b09      	cmp	r3, #9
 8012fd8:	d903      	bls.n	8012fe2 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8012fda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fdc:	f7fa fe8a 	bl	800dcf4 <pbuf_free>
      goto memerr;
 8012fe0:	e120      	b.n	8013224 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012fe6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8012fea:	441a      	add	r2, r3
 8012fec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012ff0:	9300      	str	r3, [sp, #0]
 8012ff2:	4613      	mov	r3, r2
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012ff8:	68f8      	ldr	r0, [r7, #12]
 8012ffa:	f7ff fc53 	bl	80128a4 <tcp_create_segment>
 8012ffe:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8013000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013002:	2b00      	cmp	r3, #0
 8013004:	f000 810d 	beq.w	8013222 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8013008:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801300a:	2b00      	cmp	r3, #0
 801300c:	d102      	bne.n	8013014 <tcp_write+0x450>
      queue = seg;
 801300e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013010:	647b      	str	r3, [r7, #68]	@ 0x44
 8013012:	e00c      	b.n	801302e <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8013014:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013016:	2b00      	cmp	r3, #0
 8013018:	d106      	bne.n	8013028 <tcp_write+0x464>
 801301a:	4b53      	ldr	r3, [pc, #332]	@ (8013168 <tcp_write+0x5a4>)
 801301c:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8013020:	4955      	ldr	r1, [pc, #340]	@ (8013178 <tcp_write+0x5b4>)
 8013022:	4853      	ldr	r0, [pc, #332]	@ (8013170 <tcp_write+0x5ac>)
 8013024:	f005 fe96 	bl	8018d54 <iprintf>
      prev_seg->next = seg;
 8013028:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801302a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801302c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801302e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013030:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8013032:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8013036:	8b3b      	ldrh	r3, [r7, #24]
 8013038:	4413      	add	r3, r2
 801303a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 801303e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8013042:	88fb      	ldrh	r3, [r7, #6]
 8013044:	429a      	cmp	r2, r3
 8013046:	f4ff af3d 	bcc.w	8012ec4 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801304a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801304c:	2b00      	cmp	r3, #0
 801304e:	d02c      	beq.n	80130aa <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8013050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013052:	685b      	ldr	r3, [r3, #4]
 8013054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013056:	e01e      	b.n	8013096 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8013058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801305a:	891a      	ldrh	r2, [r3, #8]
 801305c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801305e:	4413      	add	r3, r2
 8013060:	b29a      	uxth	r2, r3
 8013062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013064:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8013066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	2b00      	cmp	r3, #0
 801306c:	d110      	bne.n	8013090 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801306e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013070:	685b      	ldr	r3, [r3, #4]
 8013072:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013074:	8952      	ldrh	r2, [r2, #10]
 8013076:	4413      	add	r3, r2
 8013078:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801307a:	68b9      	ldr	r1, [r7, #8]
 801307c:	4618      	mov	r0, r3
 801307e:	f006 f846 	bl	801910e <memcpy>
        p->len += oversize_used;
 8013082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013084:	895a      	ldrh	r2, [r3, #10]
 8013086:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8013088:	4413      	add	r3, r2
 801308a:	b29a      	uxth	r2, r3
 801308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801308e:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8013090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013098:	2b00      	cmp	r3, #0
 801309a:	d1dd      	bne.n	8013058 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 801309c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801309e:	891a      	ldrh	r2, [r3, #8]
 80130a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80130a2:	4413      	add	r3, r2
 80130a4:	b29a      	uxth	r2, r3
 80130a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130a8:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80130aa:	8a7a      	ldrh	r2, [r7, #18]
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80130b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d018      	beq.n	80130ea <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80130b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d106      	bne.n	80130cc <tcp_write+0x508>
 80130be:	4b2a      	ldr	r3, [pc, #168]	@ (8013168 <tcp_write+0x5a4>)
 80130c0:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 80130c4:	492d      	ldr	r1, [pc, #180]	@ (801317c <tcp_write+0x5b8>)
 80130c6:	482a      	ldr	r0, [pc, #168]	@ (8013170 <tcp_write+0x5ac>)
 80130c8:	f005 fe44 	bl	8018d54 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80130cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130ce:	685b      	ldr	r3, [r3, #4]
 80130d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80130d2:	4618      	mov	r0, r3
 80130d4:	f7fa fedc 	bl	800de90 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80130d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130da:	891a      	ldrh	r2, [r3, #8]
 80130dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80130de:	891b      	ldrh	r3, [r3, #8]
 80130e0:	4413      	add	r3, r2
 80130e2:	b29a      	uxth	r2, r3
 80130e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130e6:	811a      	strh	r2, [r3, #8]
 80130e8:	e037      	b.n	801315a <tcp_write+0x596>
  } else if (extendlen > 0) {
 80130ea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d034      	beq.n	801315a <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80130f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d003      	beq.n	80130fe <tcp_write+0x53a>
 80130f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80130f8:	685b      	ldr	r3, [r3, #4]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d106      	bne.n	801310c <tcp_write+0x548>
 80130fe:	4b1a      	ldr	r3, [pc, #104]	@ (8013168 <tcp_write+0x5a4>)
 8013100:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8013104:	491e      	ldr	r1, [pc, #120]	@ (8013180 <tcp_write+0x5bc>)
 8013106:	481a      	ldr	r0, [pc, #104]	@ (8013170 <tcp_write+0x5ac>)
 8013108:	f005 fe24 	bl	8018d54 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801310c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801310e:	685b      	ldr	r3, [r3, #4]
 8013110:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013112:	e009      	b.n	8013128 <tcp_write+0x564>
      p->tot_len += extendlen;
 8013114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013116:	891a      	ldrh	r2, [r3, #8]
 8013118:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801311a:	4413      	add	r3, r2
 801311c:	b29a      	uxth	r2, r3
 801311e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013120:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8013122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d1f1      	bne.n	8013114 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8013130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013132:	891a      	ldrh	r2, [r3, #8]
 8013134:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8013136:	4413      	add	r3, r2
 8013138:	b29a      	uxth	r2, r3
 801313a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801313c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801313e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013140:	895a      	ldrh	r2, [r3, #10]
 8013142:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8013144:	4413      	add	r3, r2
 8013146:	b29a      	uxth	r2, r3
 8013148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801314a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801314c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801314e:	891a      	ldrh	r2, [r3, #8]
 8013150:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8013152:	4413      	add	r3, r2
 8013154:	b29a      	uxth	r2, r3
 8013156:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013158:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801315a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801315c:	2b00      	cmp	r3, #0
 801315e:	d111      	bne.n	8013184 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013164:	66da      	str	r2, [r3, #108]	@ 0x6c
 8013166:	e010      	b.n	801318a <tcp_write+0x5c6>
 8013168:	0801e270 	.word	0x0801e270
 801316c:	0801e510 	.word	0x0801e510
 8013170:	0801e2c4 	.word	0x0801e2c4
 8013174:	0801e550 	.word	0x0801e550
 8013178:	0801e560 	.word	0x0801e560
 801317c:	0801e574 	.word	0x0801e574
 8013180:	0801e5ac 	.word	0x0801e5ac
  } else {
    last_unsent->next = queue;
 8013184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013188:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801318e:	88fb      	ldrh	r3, [r7, #6]
 8013190:	441a      	add	r2, r3
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801319c:	88fb      	ldrh	r3, [r7, #6]
 801319e:	1ad3      	subs	r3, r2, r3
 80131a0:	b29a      	uxth	r2, r3
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80131ae:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d00e      	beq.n	80131da <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d10a      	bne.n	80131da <tcp_write+0x616>
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d106      	bne.n	80131da <tcp_write+0x616>
 80131cc:	4b2c      	ldr	r3, [pc, #176]	@ (8013280 <tcp_write+0x6bc>)
 80131ce:	f240 3212 	movw	r2, #786	@ 0x312
 80131d2:	492c      	ldr	r1, [pc, #176]	@ (8013284 <tcp_write+0x6c0>)
 80131d4:	482c      	ldr	r0, [pc, #176]	@ (8013288 <tcp_write+0x6c4>)
 80131d6:	f005 fdbd 	bl	8018d54 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80131da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d016      	beq.n	801320e <tcp_write+0x64a>
 80131e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131e2:	68db      	ldr	r3, [r3, #12]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d012      	beq.n	801320e <tcp_write+0x64a>
 80131e8:	797b      	ldrb	r3, [r7, #5]
 80131ea:	f003 0302 	and.w	r3, r3, #2
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d10d      	bne.n	801320e <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80131f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131f4:	68db      	ldr	r3, [r3, #12]
 80131f6:	899b      	ldrh	r3, [r3, #12]
 80131f8:	b29c      	uxth	r4, r3
 80131fa:	2008      	movs	r0, #8
 80131fc:	f7f8 fec2 	bl	800bf84 <lwip_htons>
 8013200:	4603      	mov	r3, r0
 8013202:	461a      	mov	r2, r3
 8013204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013206:	68db      	ldr	r3, [r3, #12]
 8013208:	4322      	orrs	r2, r4
 801320a:	b292      	uxth	r2, r2
 801320c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801320e:	2300      	movs	r3, #0
 8013210:	e031      	b.n	8013276 <tcp_write+0x6b2>
          goto memerr;
 8013212:	bf00      	nop
 8013214:	e006      	b.n	8013224 <tcp_write+0x660>
            goto memerr;
 8013216:	bf00      	nop
 8013218:	e004      	b.n	8013224 <tcp_write+0x660>
        goto memerr;
 801321a:	bf00      	nop
 801321c:	e002      	b.n	8013224 <tcp_write+0x660>
        goto memerr;
 801321e:	bf00      	nop
 8013220:	e000      	b.n	8013224 <tcp_write+0x660>
      goto memerr;
 8013222:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	8b5b      	ldrh	r3, [r3, #26]
 8013228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801322c:	b29a      	uxth	r2, r3
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8013232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013234:	2b00      	cmp	r3, #0
 8013236:	d002      	beq.n	801323e <tcp_write+0x67a>
    pbuf_free(concat_p);
 8013238:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801323a:	f7fa fd5b 	bl	800dcf4 <pbuf_free>
  }
  if (queue != NULL) {
 801323e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013240:	2b00      	cmp	r3, #0
 8013242:	d002      	beq.n	801324a <tcp_write+0x686>
    tcp_segs_free(queue);
 8013244:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8013246:	f7fc fbfd 	bl	800fa44 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013250:	2b00      	cmp	r3, #0
 8013252:	d00e      	beq.n	8013272 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013258:	2b00      	cmp	r3, #0
 801325a:	d10a      	bne.n	8013272 <tcp_write+0x6ae>
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013260:	2b00      	cmp	r3, #0
 8013262:	d106      	bne.n	8013272 <tcp_write+0x6ae>
 8013264:	4b06      	ldr	r3, [pc, #24]	@ (8013280 <tcp_write+0x6bc>)
 8013266:	f240 3227 	movw	r2, #807	@ 0x327
 801326a:	4906      	ldr	r1, [pc, #24]	@ (8013284 <tcp_write+0x6c0>)
 801326c:	4806      	ldr	r0, [pc, #24]	@ (8013288 <tcp_write+0x6c4>)
 801326e:	f005 fd71 	bl	8018d54 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8013272:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013276:	4618      	mov	r0, r3
 8013278:	375c      	adds	r7, #92	@ 0x5c
 801327a:	46bd      	mov	sp, r7
 801327c:	bd90      	pop	{r4, r7, pc}
 801327e:	bf00      	nop
 8013280:	0801e270 	.word	0x0801e270
 8013284:	0801e5e4 	.word	0x0801e5e4
 8013288:	0801e2c4 	.word	0x0801e2c4

0801328c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801328c:	b590      	push	{r4, r7, lr}
 801328e:	b08b      	sub	sp, #44	@ 0x2c
 8013290:	af02      	add	r7, sp, #8
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	460b      	mov	r3, r1
 8013296:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8013298:	2300      	movs	r3, #0
 801329a:	61fb      	str	r3, [r7, #28]
 801329c:	2300      	movs	r3, #0
 801329e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80132a0:	2300      	movs	r3, #0
 80132a2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d106      	bne.n	80132b8 <tcp_split_unsent_seg+0x2c>
 80132aa:	4b95      	ldr	r3, [pc, #596]	@ (8013500 <tcp_split_unsent_seg+0x274>)
 80132ac:	f240 324b 	movw	r2, #843	@ 0x34b
 80132b0:	4994      	ldr	r1, [pc, #592]	@ (8013504 <tcp_split_unsent_seg+0x278>)
 80132b2:	4895      	ldr	r0, [pc, #596]	@ (8013508 <tcp_split_unsent_seg+0x27c>)
 80132b4:	f005 fd4e 	bl	8018d54 <iprintf>

  useg = pcb->unsent;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80132bc:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80132be:	697b      	ldr	r3, [r7, #20]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d102      	bne.n	80132ca <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80132c4:	f04f 33ff 	mov.w	r3, #4294967295
 80132c8:	e116      	b.n	80134f8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80132ca:	887b      	ldrh	r3, [r7, #2]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d109      	bne.n	80132e4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80132d0:	4b8b      	ldr	r3, [pc, #556]	@ (8013500 <tcp_split_unsent_seg+0x274>)
 80132d2:	f240 3253 	movw	r2, #851	@ 0x353
 80132d6:	498d      	ldr	r1, [pc, #564]	@ (801350c <tcp_split_unsent_seg+0x280>)
 80132d8:	488b      	ldr	r0, [pc, #556]	@ (8013508 <tcp_split_unsent_seg+0x27c>)
 80132da:	f005 fd3b 	bl	8018d54 <iprintf>
    return ERR_VAL;
 80132de:	f06f 0305 	mvn.w	r3, #5
 80132e2:	e109      	b.n	80134f8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80132e4:	697b      	ldr	r3, [r7, #20]
 80132e6:	891b      	ldrh	r3, [r3, #8]
 80132e8:	887a      	ldrh	r2, [r7, #2]
 80132ea:	429a      	cmp	r2, r3
 80132ec:	d301      	bcc.n	80132f2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80132ee:	2300      	movs	r3, #0
 80132f0:	e102      	b.n	80134f8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80132f6:	887a      	ldrh	r2, [r7, #2]
 80132f8:	429a      	cmp	r2, r3
 80132fa:	d906      	bls.n	801330a <tcp_split_unsent_seg+0x7e>
 80132fc:	4b80      	ldr	r3, [pc, #512]	@ (8013500 <tcp_split_unsent_seg+0x274>)
 80132fe:	f240 325b 	movw	r2, #859	@ 0x35b
 8013302:	4983      	ldr	r1, [pc, #524]	@ (8013510 <tcp_split_unsent_seg+0x284>)
 8013304:	4880      	ldr	r0, [pc, #512]	@ (8013508 <tcp_split_unsent_seg+0x27c>)
 8013306:	f005 fd25 	bl	8018d54 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	891b      	ldrh	r3, [r3, #8]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d106      	bne.n	8013320 <tcp_split_unsent_seg+0x94>
 8013312:	4b7b      	ldr	r3, [pc, #492]	@ (8013500 <tcp_split_unsent_seg+0x274>)
 8013314:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8013318:	497e      	ldr	r1, [pc, #504]	@ (8013514 <tcp_split_unsent_seg+0x288>)
 801331a:	487b      	ldr	r0, [pc, #492]	@ (8013508 <tcp_split_unsent_seg+0x27c>)
 801331c:	f005 fd1a 	bl	8018d54 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8013320:	697b      	ldr	r3, [r7, #20]
 8013322:	7a9b      	ldrb	r3, [r3, #10]
 8013324:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8013326:	7bfb      	ldrb	r3, [r7, #15]
 8013328:	009b      	lsls	r3, r3, #2
 801332a:	b2db      	uxtb	r3, r3
 801332c:	f003 0304 	and.w	r3, r3, #4
 8013330:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8013332:	697b      	ldr	r3, [r7, #20]
 8013334:	891a      	ldrh	r2, [r3, #8]
 8013336:	887b      	ldrh	r3, [r7, #2]
 8013338:	1ad3      	subs	r3, r2, r3
 801333a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801333c:	7bbb      	ldrb	r3, [r7, #14]
 801333e:	b29a      	uxth	r2, r3
 8013340:	89bb      	ldrh	r3, [r7, #12]
 8013342:	4413      	add	r3, r2
 8013344:	b29b      	uxth	r3, r3
 8013346:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801334a:	4619      	mov	r1, r3
 801334c:	2036      	movs	r0, #54	@ 0x36
 801334e:	f7fa f9ed 	bl	800d72c <pbuf_alloc>
 8013352:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013354:	693b      	ldr	r3, [r7, #16]
 8013356:	2b00      	cmp	r3, #0
 8013358:	f000 80b7 	beq.w	80134ca <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801335c:	697b      	ldr	r3, [r7, #20]
 801335e:	685b      	ldr	r3, [r3, #4]
 8013360:	891a      	ldrh	r2, [r3, #8]
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	891b      	ldrh	r3, [r3, #8]
 8013366:	1ad3      	subs	r3, r2, r3
 8013368:	b29a      	uxth	r2, r3
 801336a:	887b      	ldrh	r3, [r7, #2]
 801336c:	4413      	add	r3, r2
 801336e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8013370:	697b      	ldr	r3, [r7, #20]
 8013372:	6858      	ldr	r0, [r3, #4]
 8013374:	693b      	ldr	r3, [r7, #16]
 8013376:	685a      	ldr	r2, [r3, #4]
 8013378:	7bbb      	ldrb	r3, [r7, #14]
 801337a:	18d1      	adds	r1, r2, r3
 801337c:	897b      	ldrh	r3, [r7, #10]
 801337e:	89ba      	ldrh	r2, [r7, #12]
 8013380:	f7fa febe 	bl	800e100 <pbuf_copy_partial>
 8013384:	4603      	mov	r3, r0
 8013386:	461a      	mov	r2, r3
 8013388:	89bb      	ldrh	r3, [r7, #12]
 801338a:	4293      	cmp	r3, r2
 801338c:	f040 809f 	bne.w	80134ce <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8013390:	697b      	ldr	r3, [r7, #20]
 8013392:	68db      	ldr	r3, [r3, #12]
 8013394:	899b      	ldrh	r3, [r3, #12]
 8013396:	b29b      	uxth	r3, r3
 8013398:	4618      	mov	r0, r3
 801339a:	f7f8 fdf3 	bl	800bf84 <lwip_htons>
 801339e:	4603      	mov	r3, r0
 80133a0:	b2db      	uxtb	r3, r3
 80133a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80133a6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80133a8:	2300      	movs	r3, #0
 80133aa:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80133ac:	7efb      	ldrb	r3, [r7, #27]
 80133ae:	f003 0308 	and.w	r3, r3, #8
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d007      	beq.n	80133c6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80133b6:	7efb      	ldrb	r3, [r7, #27]
 80133b8:	f023 0308 	bic.w	r3, r3, #8
 80133bc:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80133be:	7ebb      	ldrb	r3, [r7, #26]
 80133c0:	f043 0308 	orr.w	r3, r3, #8
 80133c4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80133c6:	7efb      	ldrb	r3, [r7, #27]
 80133c8:	f003 0301 	and.w	r3, r3, #1
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d007      	beq.n	80133e0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80133d0:	7efb      	ldrb	r3, [r7, #27]
 80133d2:	f023 0301 	bic.w	r3, r3, #1
 80133d6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80133d8:	7ebb      	ldrb	r3, [r7, #26]
 80133da:	f043 0301 	orr.w	r3, r3, #1
 80133de:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80133e0:	697b      	ldr	r3, [r7, #20]
 80133e2:	68db      	ldr	r3, [r3, #12]
 80133e4:	685b      	ldr	r3, [r3, #4]
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7f8 fde2 	bl	800bfb0 <lwip_htonl>
 80133ec:	4602      	mov	r2, r0
 80133ee:	887b      	ldrh	r3, [r7, #2]
 80133f0:	18d1      	adds	r1, r2, r3
 80133f2:	7eba      	ldrb	r2, [r7, #26]
 80133f4:	7bfb      	ldrb	r3, [r7, #15]
 80133f6:	9300      	str	r3, [sp, #0]
 80133f8:	460b      	mov	r3, r1
 80133fa:	6939      	ldr	r1, [r7, #16]
 80133fc:	6878      	ldr	r0, [r7, #4]
 80133fe:	f7ff fa51 	bl	80128a4 <tcp_create_segment>
 8013402:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8013404:	69fb      	ldr	r3, [r7, #28]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d063      	beq.n	80134d2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801340a:	697b      	ldr	r3, [r7, #20]
 801340c:	685b      	ldr	r3, [r3, #4]
 801340e:	4618      	mov	r0, r3
 8013410:	f7fa fcfe 	bl	800de10 <pbuf_clen>
 8013414:	4603      	mov	r3, r0
 8013416:	461a      	mov	r2, r3
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801341e:	1a9b      	subs	r3, r3, r2
 8013420:	b29a      	uxth	r2, r3
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8013428:	697b      	ldr	r3, [r7, #20]
 801342a:	6858      	ldr	r0, [r3, #4]
 801342c:	697b      	ldr	r3, [r7, #20]
 801342e:	685b      	ldr	r3, [r3, #4]
 8013430:	891a      	ldrh	r2, [r3, #8]
 8013432:	89bb      	ldrh	r3, [r7, #12]
 8013434:	1ad3      	subs	r3, r2, r3
 8013436:	b29b      	uxth	r3, r3
 8013438:	4619      	mov	r1, r3
 801343a:	f7fa fad5 	bl	800d9e8 <pbuf_realloc>
  useg->len -= remainder;
 801343e:	697b      	ldr	r3, [r7, #20]
 8013440:	891a      	ldrh	r2, [r3, #8]
 8013442:	89bb      	ldrh	r3, [r7, #12]
 8013444:	1ad3      	subs	r3, r2, r3
 8013446:	b29a      	uxth	r2, r3
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	68db      	ldr	r3, [r3, #12]
 8013450:	899b      	ldrh	r3, [r3, #12]
 8013452:	b29c      	uxth	r4, r3
 8013454:	7efb      	ldrb	r3, [r7, #27]
 8013456:	b29b      	uxth	r3, r3
 8013458:	4618      	mov	r0, r3
 801345a:	f7f8 fd93 	bl	800bf84 <lwip_htons>
 801345e:	4603      	mov	r3, r0
 8013460:	461a      	mov	r2, r3
 8013462:	697b      	ldr	r3, [r7, #20]
 8013464:	68db      	ldr	r3, [r3, #12]
 8013466:	4322      	orrs	r2, r4
 8013468:	b292      	uxth	r2, r2
 801346a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801346c:	697b      	ldr	r3, [r7, #20]
 801346e:	685b      	ldr	r3, [r3, #4]
 8013470:	4618      	mov	r0, r3
 8013472:	f7fa fccd 	bl	800de10 <pbuf_clen>
 8013476:	4603      	mov	r3, r0
 8013478:	461a      	mov	r2, r3
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013480:	4413      	add	r3, r2
 8013482:	b29a      	uxth	r2, r3
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801348a:	69fb      	ldr	r3, [r7, #28]
 801348c:	685b      	ldr	r3, [r3, #4]
 801348e:	4618      	mov	r0, r3
 8013490:	f7fa fcbe 	bl	800de10 <pbuf_clen>
 8013494:	4603      	mov	r3, r0
 8013496:	461a      	mov	r2, r3
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801349e:	4413      	add	r3, r2
 80134a0:	b29a      	uxth	r2, r3
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	681a      	ldr	r2, [r3, #0]
 80134ac:	69fb      	ldr	r3, [r7, #28]
 80134ae:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80134b0:	697b      	ldr	r3, [r7, #20]
 80134b2:	69fa      	ldr	r2, [r7, #28]
 80134b4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80134b6:	69fb      	ldr	r3, [r7, #28]
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d103      	bne.n	80134c6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	2200      	movs	r2, #0
 80134c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80134c6:	2300      	movs	r3, #0
 80134c8:	e016      	b.n	80134f8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80134ca:	bf00      	nop
 80134cc:	e002      	b.n	80134d4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80134ce:	bf00      	nop
 80134d0:	e000      	b.n	80134d4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80134d2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80134d4:	69fb      	ldr	r3, [r7, #28]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d006      	beq.n	80134e8 <tcp_split_unsent_seg+0x25c>
 80134da:	4b09      	ldr	r3, [pc, #36]	@ (8013500 <tcp_split_unsent_seg+0x274>)
 80134dc:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 80134e0:	490d      	ldr	r1, [pc, #52]	@ (8013518 <tcp_split_unsent_seg+0x28c>)
 80134e2:	4809      	ldr	r0, [pc, #36]	@ (8013508 <tcp_split_unsent_seg+0x27c>)
 80134e4:	f005 fc36 	bl	8018d54 <iprintf>
  if (p != NULL) {
 80134e8:	693b      	ldr	r3, [r7, #16]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d002      	beq.n	80134f4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80134ee:	6938      	ldr	r0, [r7, #16]
 80134f0:	f7fa fc00 	bl	800dcf4 <pbuf_free>
  }

  return ERR_MEM;
 80134f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80134f8:	4618      	mov	r0, r3
 80134fa:	3724      	adds	r7, #36	@ 0x24
 80134fc:	46bd      	mov	sp, r7
 80134fe:	bd90      	pop	{r4, r7, pc}
 8013500:	0801e270 	.word	0x0801e270
 8013504:	0801e604 	.word	0x0801e604
 8013508:	0801e2c4 	.word	0x0801e2c4
 801350c:	0801e628 	.word	0x0801e628
 8013510:	0801e64c 	.word	0x0801e64c
 8013514:	0801e65c 	.word	0x0801e65c
 8013518:	0801e66c 	.word	0x0801e66c

0801351c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801351c:	b590      	push	{r4, r7, lr}
 801351e:	b085      	sub	sp, #20
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d106      	bne.n	8013538 <tcp_send_fin+0x1c>
 801352a:	4b21      	ldr	r3, [pc, #132]	@ (80135b0 <tcp_send_fin+0x94>)
 801352c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8013530:	4920      	ldr	r1, [pc, #128]	@ (80135b4 <tcp_send_fin+0x98>)
 8013532:	4821      	ldr	r0, [pc, #132]	@ (80135b8 <tcp_send_fin+0x9c>)
 8013534:	f005 fc0e 	bl	8018d54 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801353c:	2b00      	cmp	r3, #0
 801353e:	d02e      	beq.n	801359e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013544:	60fb      	str	r3, [r7, #12]
 8013546:	e002      	b.n	801354e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d1f8      	bne.n	8013548 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	68db      	ldr	r3, [r3, #12]
 801355a:	899b      	ldrh	r3, [r3, #12]
 801355c:	b29b      	uxth	r3, r3
 801355e:	4618      	mov	r0, r3
 8013560:	f7f8 fd10 	bl	800bf84 <lwip_htons>
 8013564:	4603      	mov	r3, r0
 8013566:	b2db      	uxtb	r3, r3
 8013568:	f003 0307 	and.w	r3, r3, #7
 801356c:	2b00      	cmp	r3, #0
 801356e:	d116      	bne.n	801359e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	68db      	ldr	r3, [r3, #12]
 8013574:	899b      	ldrh	r3, [r3, #12]
 8013576:	b29c      	uxth	r4, r3
 8013578:	2001      	movs	r0, #1
 801357a:	f7f8 fd03 	bl	800bf84 <lwip_htons>
 801357e:	4603      	mov	r3, r0
 8013580:	461a      	mov	r2, r3
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	68db      	ldr	r3, [r3, #12]
 8013586:	4322      	orrs	r2, r4
 8013588:	b292      	uxth	r2, r2
 801358a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	8b5b      	ldrh	r3, [r3, #26]
 8013590:	f043 0320 	orr.w	r3, r3, #32
 8013594:	b29a      	uxth	r2, r3
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801359a:	2300      	movs	r3, #0
 801359c:	e004      	b.n	80135a8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801359e:	2101      	movs	r1, #1
 80135a0:	6878      	ldr	r0, [r7, #4]
 80135a2:	f000 f80b 	bl	80135bc <tcp_enqueue_flags>
 80135a6:	4603      	mov	r3, r0
}
 80135a8:	4618      	mov	r0, r3
 80135aa:	3714      	adds	r7, #20
 80135ac:	46bd      	mov	sp, r7
 80135ae:	bd90      	pop	{r4, r7, pc}
 80135b0:	0801e270 	.word	0x0801e270
 80135b4:	0801e678 	.word	0x0801e678
 80135b8:	0801e2c4 	.word	0x0801e2c4

080135bc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b08a      	sub	sp, #40	@ 0x28
 80135c0:	af02      	add	r7, sp, #8
 80135c2:	6078      	str	r0, [r7, #4]
 80135c4:	460b      	mov	r3, r1
 80135c6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80135c8:	2300      	movs	r3, #0
 80135ca:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80135cc:	2300      	movs	r3, #0
 80135ce:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80135d0:	78fb      	ldrb	r3, [r7, #3]
 80135d2:	f003 0303 	and.w	r3, r3, #3
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d106      	bne.n	80135e8 <tcp_enqueue_flags+0x2c>
 80135da:	4b67      	ldr	r3, [pc, #412]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 80135dc:	f240 4211 	movw	r2, #1041	@ 0x411
 80135e0:	4966      	ldr	r1, [pc, #408]	@ (801377c <tcp_enqueue_flags+0x1c0>)
 80135e2:	4867      	ldr	r0, [pc, #412]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 80135e4:	f005 fbb6 	bl	8018d54 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d106      	bne.n	80135fc <tcp_enqueue_flags+0x40>
 80135ee:	4b62      	ldr	r3, [pc, #392]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 80135f0:	f240 4213 	movw	r2, #1043	@ 0x413
 80135f4:	4963      	ldr	r1, [pc, #396]	@ (8013784 <tcp_enqueue_flags+0x1c8>)
 80135f6:	4862      	ldr	r0, [pc, #392]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 80135f8:	f005 fbac 	bl	8018d54 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80135fc:	78fb      	ldrb	r3, [r7, #3]
 80135fe:	f003 0302 	and.w	r3, r3, #2
 8013602:	2b00      	cmp	r3, #0
 8013604:	d001      	beq.n	801360a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8013606:	2301      	movs	r3, #1
 8013608:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801360a:	7ffb      	ldrb	r3, [r7, #31]
 801360c:	009b      	lsls	r3, r3, #2
 801360e:	b2db      	uxtb	r3, r3
 8013610:	f003 0304 	and.w	r3, r3, #4
 8013614:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8013616:	7dfb      	ldrb	r3, [r7, #23]
 8013618:	b29b      	uxth	r3, r3
 801361a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801361e:	4619      	mov	r1, r3
 8013620:	2036      	movs	r0, #54	@ 0x36
 8013622:	f7fa f883 	bl	800d72c <pbuf_alloc>
 8013626:	6138      	str	r0, [r7, #16]
 8013628:	693b      	ldr	r3, [r7, #16]
 801362a:	2b00      	cmp	r3, #0
 801362c:	d109      	bne.n	8013642 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	8b5b      	ldrh	r3, [r3, #26]
 8013632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013636:	b29a      	uxth	r2, r3
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801363c:	f04f 33ff 	mov.w	r3, #4294967295
 8013640:	e095      	b.n	801376e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8013642:	693b      	ldr	r3, [r7, #16]
 8013644:	895a      	ldrh	r2, [r3, #10]
 8013646:	7dfb      	ldrb	r3, [r7, #23]
 8013648:	b29b      	uxth	r3, r3
 801364a:	429a      	cmp	r2, r3
 801364c:	d206      	bcs.n	801365c <tcp_enqueue_flags+0xa0>
 801364e:	4b4a      	ldr	r3, [pc, #296]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 8013650:	f240 4239 	movw	r2, #1081	@ 0x439
 8013654:	494c      	ldr	r1, [pc, #304]	@ (8013788 <tcp_enqueue_flags+0x1cc>)
 8013656:	484a      	ldr	r0, [pc, #296]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 8013658:	f005 fb7c 	bl	8018d54 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8013660:	78fa      	ldrb	r2, [r7, #3]
 8013662:	7ffb      	ldrb	r3, [r7, #31]
 8013664:	9300      	str	r3, [sp, #0]
 8013666:	460b      	mov	r3, r1
 8013668:	6939      	ldr	r1, [r7, #16]
 801366a:	6878      	ldr	r0, [r7, #4]
 801366c:	f7ff f91a 	bl	80128a4 <tcp_create_segment>
 8013670:	60f8      	str	r0, [r7, #12]
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d109      	bne.n	801368c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	8b5b      	ldrh	r3, [r3, #26]
 801367c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013680:	b29a      	uxth	r2, r3
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8013686:	f04f 33ff 	mov.w	r3, #4294967295
 801368a:	e070      	b.n	801376e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	68db      	ldr	r3, [r3, #12]
 8013690:	f003 0303 	and.w	r3, r3, #3
 8013694:	2b00      	cmp	r3, #0
 8013696:	d006      	beq.n	80136a6 <tcp_enqueue_flags+0xea>
 8013698:	4b37      	ldr	r3, [pc, #220]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 801369a:	f240 4242 	movw	r2, #1090	@ 0x442
 801369e:	493b      	ldr	r1, [pc, #236]	@ (801378c <tcp_enqueue_flags+0x1d0>)
 80136a0:	4837      	ldr	r0, [pc, #220]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 80136a2:	f005 fb57 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	891b      	ldrh	r3, [r3, #8]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d006      	beq.n	80136bc <tcp_enqueue_flags+0x100>
 80136ae:	4b32      	ldr	r3, [pc, #200]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 80136b0:	f240 4243 	movw	r2, #1091	@ 0x443
 80136b4:	4936      	ldr	r1, [pc, #216]	@ (8013790 <tcp_enqueue_flags+0x1d4>)
 80136b6:	4832      	ldr	r0, [pc, #200]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 80136b8:	f005 fb4c 	bl	8018d54 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d103      	bne.n	80136cc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	68fa      	ldr	r2, [r7, #12]
 80136c8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80136ca:	e00d      	b.n	80136e8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80136d0:	61bb      	str	r3, [r7, #24]
 80136d2:	e002      	b.n	80136da <tcp_enqueue_flags+0x11e>
 80136d4:	69bb      	ldr	r3, [r7, #24]
 80136d6:	681b      	ldr	r3, [r3, #0]
 80136d8:	61bb      	str	r3, [r7, #24]
 80136da:	69bb      	ldr	r3, [r7, #24]
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d1f8      	bne.n	80136d4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80136e2:	69bb      	ldr	r3, [r7, #24]
 80136e4:	68fa      	ldr	r2, [r7, #12]
 80136e6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2200      	movs	r2, #0
 80136ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80136f0:	78fb      	ldrb	r3, [r7, #3]
 80136f2:	f003 0302 	and.w	r3, r3, #2
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d104      	bne.n	8013704 <tcp_enqueue_flags+0x148>
 80136fa:	78fb      	ldrb	r3, [r7, #3]
 80136fc:	f003 0301 	and.w	r3, r3, #1
 8013700:	2b00      	cmp	r3, #0
 8013702:	d004      	beq.n	801370e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013708:	1c5a      	adds	r2, r3, #1
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801370e:	78fb      	ldrb	r3, [r7, #3]
 8013710:	f003 0301 	and.w	r3, r3, #1
 8013714:	2b00      	cmp	r3, #0
 8013716:	d006      	beq.n	8013726 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	8b5b      	ldrh	r3, [r3, #26]
 801371c:	f043 0320 	orr.w	r3, r3, #32
 8013720:	b29a      	uxth	r2, r3
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	685b      	ldr	r3, [r3, #4]
 801372a:	4618      	mov	r0, r3
 801372c:	f7fa fb70 	bl	800de10 <pbuf_clen>
 8013730:	4603      	mov	r3, r0
 8013732:	461a      	mov	r2, r3
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801373a:	4413      	add	r3, r2
 801373c:	b29a      	uxth	r2, r3
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801374a:	2b00      	cmp	r3, #0
 801374c:	d00e      	beq.n	801376c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013752:	2b00      	cmp	r3, #0
 8013754:	d10a      	bne.n	801376c <tcp_enqueue_flags+0x1b0>
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801375a:	2b00      	cmp	r3, #0
 801375c:	d106      	bne.n	801376c <tcp_enqueue_flags+0x1b0>
 801375e:	4b06      	ldr	r3, [pc, #24]	@ (8013778 <tcp_enqueue_flags+0x1bc>)
 8013760:	f240 4265 	movw	r2, #1125	@ 0x465
 8013764:	490b      	ldr	r1, [pc, #44]	@ (8013794 <tcp_enqueue_flags+0x1d8>)
 8013766:	4806      	ldr	r0, [pc, #24]	@ (8013780 <tcp_enqueue_flags+0x1c4>)
 8013768:	f005 faf4 	bl	8018d54 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801376c:	2300      	movs	r3, #0
}
 801376e:	4618      	mov	r0, r3
 8013770:	3720      	adds	r7, #32
 8013772:	46bd      	mov	sp, r7
 8013774:	bd80      	pop	{r7, pc}
 8013776:	bf00      	nop
 8013778:	0801e270 	.word	0x0801e270
 801377c:	0801e694 	.word	0x0801e694
 8013780:	0801e2c4 	.word	0x0801e2c4
 8013784:	0801e6ec 	.word	0x0801e6ec
 8013788:	0801e70c 	.word	0x0801e70c
 801378c:	0801e748 	.word	0x0801e748
 8013790:	0801e760 	.word	0x0801e760
 8013794:	0801e78c 	.word	0x0801e78c

08013798 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8013798:	b5b0      	push	{r4, r5, r7, lr}
 801379a:	b08a      	sub	sp, #40	@ 0x28
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d106      	bne.n	80137b4 <tcp_output+0x1c>
 80137a6:	4b8a      	ldr	r3, [pc, #552]	@ (80139d0 <tcp_output+0x238>)
 80137a8:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80137ac:	4989      	ldr	r1, [pc, #548]	@ (80139d4 <tcp_output+0x23c>)
 80137ae:	488a      	ldr	r0, [pc, #552]	@ (80139d8 <tcp_output+0x240>)
 80137b0:	f005 fad0 	bl	8018d54 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	7d1b      	ldrb	r3, [r3, #20]
 80137b8:	2b01      	cmp	r3, #1
 80137ba:	d106      	bne.n	80137ca <tcp_output+0x32>
 80137bc:	4b84      	ldr	r3, [pc, #528]	@ (80139d0 <tcp_output+0x238>)
 80137be:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80137c2:	4986      	ldr	r1, [pc, #536]	@ (80139dc <tcp_output+0x244>)
 80137c4:	4884      	ldr	r0, [pc, #528]	@ (80139d8 <tcp_output+0x240>)
 80137c6:	f005 fac5 	bl	8018d54 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80137ca:	4b85      	ldr	r3, [pc, #532]	@ (80139e0 <tcp_output+0x248>)
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	687a      	ldr	r2, [r7, #4]
 80137d0:	429a      	cmp	r2, r3
 80137d2:	d101      	bne.n	80137d8 <tcp_output+0x40>
    return ERR_OK;
 80137d4:	2300      	movs	r3, #0
 80137d6:	e1ce      	b.n	8013b76 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80137e4:	4293      	cmp	r3, r2
 80137e6:	bf28      	it	cs
 80137e8:	4613      	movcs	r3, r2
 80137ea:	b29b      	uxth	r3, r3
 80137ec:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80137f2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80137f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d10b      	bne.n	8013812 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	8b5b      	ldrh	r3, [r3, #26]
 80137fe:	f003 0302 	and.w	r3, r3, #2
 8013802:	2b00      	cmp	r3, #0
 8013804:	f000 81aa 	beq.w	8013b5c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8013808:	6878      	ldr	r0, [r7, #4]
 801380a:	f000 fdcb 	bl	80143a4 <tcp_send_empty_ack>
 801380e:	4603      	mov	r3, r0
 8013810:	e1b1      	b.n	8013b76 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8013812:	6879      	ldr	r1, [r7, #4]
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	3304      	adds	r3, #4
 8013818:	461a      	mov	r2, r3
 801381a:	6878      	ldr	r0, [r7, #4]
 801381c:	f7ff f826 	bl	801286c <tcp_route>
 8013820:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8013822:	697b      	ldr	r3, [r7, #20]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d102      	bne.n	801382e <tcp_output+0x96>
    return ERR_RTE;
 8013828:	f06f 0303 	mvn.w	r3, #3
 801382c:	e1a3      	b.n	8013b76 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d003      	beq.n	801383c <tcp_output+0xa4>
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	681b      	ldr	r3, [r3, #0]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d111      	bne.n	8013860 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801383c:	697b      	ldr	r3, [r7, #20]
 801383e:	2b00      	cmp	r3, #0
 8013840:	d002      	beq.n	8013848 <tcp_output+0xb0>
 8013842:	697b      	ldr	r3, [r7, #20]
 8013844:	3304      	adds	r3, #4
 8013846:	e000      	b.n	801384a <tcp_output+0xb2>
 8013848:	2300      	movs	r3, #0
 801384a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801384c:	693b      	ldr	r3, [r7, #16]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d102      	bne.n	8013858 <tcp_output+0xc0>
      return ERR_RTE;
 8013852:	f06f 0303 	mvn.w	r3, #3
 8013856:	e18e      	b.n	8013b76 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8013858:	693b      	ldr	r3, [r7, #16]
 801385a:	681a      	ldr	r2, [r3, #0]
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8013860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013862:	68db      	ldr	r3, [r3, #12]
 8013864:	685b      	ldr	r3, [r3, #4]
 8013866:	4618      	mov	r0, r3
 8013868:	f7f8 fba2 	bl	800bfb0 <lwip_htonl>
 801386c:	4602      	mov	r2, r0
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013872:	1ad3      	subs	r3, r2, r3
 8013874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013876:	8912      	ldrh	r2, [r2, #8]
 8013878:	4413      	add	r3, r2
 801387a:	69ba      	ldr	r2, [r7, #24]
 801387c:	429a      	cmp	r2, r3
 801387e:	d227      	bcs.n	80138d0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013886:	461a      	mov	r2, r3
 8013888:	69bb      	ldr	r3, [r7, #24]
 801388a:	4293      	cmp	r3, r2
 801388c:	d114      	bne.n	80138b8 <tcp_output+0x120>
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013892:	2b00      	cmp	r3, #0
 8013894:	d110      	bne.n	80138b8 <tcp_output+0x120>
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801389c:	2b00      	cmp	r3, #0
 801389e:	d10b      	bne.n	80138b8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	2200      	movs	r2, #0
 80138a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	2201      	movs	r2, #1
 80138ac:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	2200      	movs	r2, #0
 80138b4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	8b5b      	ldrh	r3, [r3, #26]
 80138bc:	f003 0302 	and.w	r3, r3, #2
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	f000 814d 	beq.w	8013b60 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80138c6:	6878      	ldr	r0, [r7, #4]
 80138c8:	f000 fd6c 	bl	80143a4 <tcp_send_empty_ack>
 80138cc:	4603      	mov	r3, r0
 80138ce:	e152      	b.n	8013b76 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	2200      	movs	r2, #0
 80138d4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80138dc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80138de:	6a3b      	ldr	r3, [r7, #32]
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	f000 811c 	beq.w	8013b1e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80138e6:	e002      	b.n	80138ee <tcp_output+0x156>
 80138e8:	6a3b      	ldr	r3, [r7, #32]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	623b      	str	r3, [r7, #32]
 80138ee:	6a3b      	ldr	r3, [r7, #32]
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d1f8      	bne.n	80138e8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80138f6:	e112      	b.n	8013b1e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80138f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138fa:	68db      	ldr	r3, [r3, #12]
 80138fc:	899b      	ldrh	r3, [r3, #12]
 80138fe:	b29b      	uxth	r3, r3
 8013900:	4618      	mov	r0, r3
 8013902:	f7f8 fb3f 	bl	800bf84 <lwip_htons>
 8013906:	4603      	mov	r3, r0
 8013908:	b2db      	uxtb	r3, r3
 801390a:	f003 0304 	and.w	r3, r3, #4
 801390e:	2b00      	cmp	r3, #0
 8013910:	d006      	beq.n	8013920 <tcp_output+0x188>
 8013912:	4b2f      	ldr	r3, [pc, #188]	@ (80139d0 <tcp_output+0x238>)
 8013914:	f240 5236 	movw	r2, #1334	@ 0x536
 8013918:	4932      	ldr	r1, [pc, #200]	@ (80139e4 <tcp_output+0x24c>)
 801391a:	482f      	ldr	r0, [pc, #188]	@ (80139d8 <tcp_output+0x240>)
 801391c:	f005 fa1a 	bl	8018d54 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013924:	2b00      	cmp	r3, #0
 8013926:	d01f      	beq.n	8013968 <tcp_output+0x1d0>
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	8b5b      	ldrh	r3, [r3, #26]
 801392c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8013930:	2b00      	cmp	r3, #0
 8013932:	d119      	bne.n	8013968 <tcp_output+0x1d0>
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013938:	2b00      	cmp	r3, #0
 801393a:	d00b      	beq.n	8013954 <tcp_output+0x1bc>
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	2b00      	cmp	r3, #0
 8013944:	d110      	bne.n	8013968 <tcp_output+0x1d0>
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801394a:	891a      	ldrh	r2, [r3, #8]
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013950:	429a      	cmp	r2, r3
 8013952:	d209      	bcs.n	8013968 <tcp_output+0x1d0>
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801395a:	2b00      	cmp	r3, #0
 801395c:	d004      	beq.n	8013968 <tcp_output+0x1d0>
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013964:	2b08      	cmp	r3, #8
 8013966:	d901      	bls.n	801396c <tcp_output+0x1d4>
 8013968:	2301      	movs	r3, #1
 801396a:	e000      	b.n	801396e <tcp_output+0x1d6>
 801396c:	2300      	movs	r3, #0
 801396e:	2b00      	cmp	r3, #0
 8013970:	d106      	bne.n	8013980 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	8b5b      	ldrh	r3, [r3, #26]
 8013976:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801397a:	2b00      	cmp	r3, #0
 801397c:	f000 80e4 	beq.w	8013b48 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	7d1b      	ldrb	r3, [r3, #20]
 8013984:	2b02      	cmp	r3, #2
 8013986:	d00d      	beq.n	80139a4 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8013988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801398a:	68db      	ldr	r3, [r3, #12]
 801398c:	899b      	ldrh	r3, [r3, #12]
 801398e:	b29c      	uxth	r4, r3
 8013990:	2010      	movs	r0, #16
 8013992:	f7f8 faf7 	bl	800bf84 <lwip_htons>
 8013996:	4603      	mov	r3, r0
 8013998:	461a      	mov	r2, r3
 801399a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801399c:	68db      	ldr	r3, [r3, #12]
 801399e:	4322      	orrs	r2, r4
 80139a0:	b292      	uxth	r2, r2
 80139a2:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80139a4:	697a      	ldr	r2, [r7, #20]
 80139a6:	6879      	ldr	r1, [r7, #4]
 80139a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80139aa:	f000 f909 	bl	8013bc0 <tcp_output_segment>
 80139ae:	4603      	mov	r3, r0
 80139b0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80139b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d016      	beq.n	80139e8 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	8b5b      	ldrh	r3, [r3, #26]
 80139be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80139c2:	b29a      	uxth	r2, r3
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	835a      	strh	r2, [r3, #26]
      return err;
 80139c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80139cc:	e0d3      	b.n	8013b76 <tcp_output+0x3de>
 80139ce:	bf00      	nop
 80139d0:	0801e270 	.word	0x0801e270
 80139d4:	0801e7b4 	.word	0x0801e7b4
 80139d8:	0801e2c4 	.word	0x0801e2c4
 80139dc:	0801e7cc 	.word	0x0801e7cc
 80139e0:	20066e54 	.word	0x20066e54
 80139e4:	0801e7f4 	.word	0x0801e7f4
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80139e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139ea:	681a      	ldr	r2, [r3, #0]
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	7d1b      	ldrb	r3, [r3, #20]
 80139f4:	2b02      	cmp	r3, #2
 80139f6:	d006      	beq.n	8013a06 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	8b5b      	ldrh	r3, [r3, #26]
 80139fc:	f023 0303 	bic.w	r3, r3, #3
 8013a00:	b29a      	uxth	r2, r3
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8013a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a08:	68db      	ldr	r3, [r3, #12]
 8013a0a:	685b      	ldr	r3, [r3, #4]
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	f7f8 facf 	bl	800bfb0 <lwip_htonl>
 8013a12:	4604      	mov	r4, r0
 8013a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a16:	891b      	ldrh	r3, [r3, #8]
 8013a18:	461d      	mov	r5, r3
 8013a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a1c:	68db      	ldr	r3, [r3, #12]
 8013a1e:	899b      	ldrh	r3, [r3, #12]
 8013a20:	b29b      	uxth	r3, r3
 8013a22:	4618      	mov	r0, r3
 8013a24:	f7f8 faae 	bl	800bf84 <lwip_htons>
 8013a28:	4603      	mov	r3, r0
 8013a2a:	b2db      	uxtb	r3, r3
 8013a2c:	f003 0303 	and.w	r3, r3, #3
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d001      	beq.n	8013a38 <tcp_output+0x2a0>
 8013a34:	2301      	movs	r3, #1
 8013a36:	e000      	b.n	8013a3a <tcp_output+0x2a2>
 8013a38:	2300      	movs	r3, #0
 8013a3a:	442b      	add	r3, r5
 8013a3c:	4423      	add	r3, r4
 8013a3e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013a44:	68bb      	ldr	r3, [r7, #8]
 8013a46:	1ad3      	subs	r3, r2, r3
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	da02      	bge.n	8013a52 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	68ba      	ldr	r2, [r7, #8]
 8013a50:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8013a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a54:	891b      	ldrh	r3, [r3, #8]
 8013a56:	461c      	mov	r4, r3
 8013a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a5a:	68db      	ldr	r3, [r3, #12]
 8013a5c:	899b      	ldrh	r3, [r3, #12]
 8013a5e:	b29b      	uxth	r3, r3
 8013a60:	4618      	mov	r0, r3
 8013a62:	f7f8 fa8f 	bl	800bf84 <lwip_htons>
 8013a66:	4603      	mov	r3, r0
 8013a68:	b2db      	uxtb	r3, r3
 8013a6a:	f003 0303 	and.w	r3, r3, #3
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d001      	beq.n	8013a76 <tcp_output+0x2de>
 8013a72:	2301      	movs	r3, #1
 8013a74:	e000      	b.n	8013a78 <tcp_output+0x2e0>
 8013a76:	2300      	movs	r3, #0
 8013a78:	4423      	add	r3, r4
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d049      	beq.n	8013b12 <tcp_output+0x37a>
      seg->next = NULL;
 8013a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a80:	2200      	movs	r2, #0
 8013a82:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d105      	bne.n	8013a98 <tcp_output+0x300>
        pcb->unacked = seg;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013a90:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8013a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a94:	623b      	str	r3, [r7, #32]
 8013a96:	e03f      	b.n	8013b18 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8013a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a9a:	68db      	ldr	r3, [r3, #12]
 8013a9c:	685b      	ldr	r3, [r3, #4]
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	f7f8 fa86 	bl	800bfb0 <lwip_htonl>
 8013aa4:	4604      	mov	r4, r0
 8013aa6:	6a3b      	ldr	r3, [r7, #32]
 8013aa8:	68db      	ldr	r3, [r3, #12]
 8013aaa:	685b      	ldr	r3, [r3, #4]
 8013aac:	4618      	mov	r0, r3
 8013aae:	f7f8 fa7f 	bl	800bfb0 <lwip_htonl>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	1ae3      	subs	r3, r4, r3
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	da24      	bge.n	8013b04 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	3370      	adds	r3, #112	@ 0x70
 8013abe:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8013ac0:	e002      	b.n	8013ac8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8013ac2:	69fb      	ldr	r3, [r7, #28]
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8013ac8:	69fb      	ldr	r3, [r7, #28]
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d011      	beq.n	8013af4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013ad0:	69fb      	ldr	r3, [r7, #28]
 8013ad2:	681b      	ldr	r3, [r3, #0]
 8013ad4:	68db      	ldr	r3, [r3, #12]
 8013ad6:	685b      	ldr	r3, [r3, #4]
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f7f8 fa69 	bl	800bfb0 <lwip_htonl>
 8013ade:	4604      	mov	r4, r0
 8013ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ae2:	68db      	ldr	r3, [r3, #12]
 8013ae4:	685b      	ldr	r3, [r3, #4]
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f7f8 fa62 	bl	800bfb0 <lwip_htonl>
 8013aec:	4603      	mov	r3, r0
 8013aee:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	dbe6      	blt.n	8013ac2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8013af4:	69fb      	ldr	r3, [r7, #28]
 8013af6:	681a      	ldr	r2, [r3, #0]
 8013af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013afa:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8013afc:	69fb      	ldr	r3, [r7, #28]
 8013afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b00:	601a      	str	r2, [r3, #0]
 8013b02:	e009      	b.n	8013b18 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8013b04:	6a3b      	ldr	r3, [r7, #32]
 8013b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b08:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8013b0a:	6a3b      	ldr	r3, [r7, #32]
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	623b      	str	r3, [r7, #32]
 8013b10:	e002      	b.n	8013b18 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8013b12:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013b14:	f7fb ffab 	bl	800fa6e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8013b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d012      	beq.n	8013b4a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8013b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b26:	68db      	ldr	r3, [r3, #12]
 8013b28:	685b      	ldr	r3, [r3, #4]
 8013b2a:	4618      	mov	r0, r3
 8013b2c:	f7f8 fa40 	bl	800bfb0 <lwip_htonl>
 8013b30:	4602      	mov	r2, r0
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013b36:	1ad3      	subs	r3, r2, r3
 8013b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b3a:	8912      	ldrh	r2, [r2, #8]
 8013b3c:	4413      	add	r3, r2
  while (seg != NULL &&
 8013b3e:	69ba      	ldr	r2, [r7, #24]
 8013b40:	429a      	cmp	r2, r3
 8013b42:	f4bf aed9 	bcs.w	80138f8 <tcp_output+0x160>
 8013b46:	e000      	b.n	8013b4a <tcp_output+0x3b2>
      break;
 8013b48:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d108      	bne.n	8013b64 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	2200      	movs	r2, #0
 8013b56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8013b5a:	e004      	b.n	8013b66 <tcp_output+0x3ce>
    goto output_done;
 8013b5c:	bf00      	nop
 8013b5e:	e002      	b.n	8013b66 <tcp_output+0x3ce>
    goto output_done;
 8013b60:	bf00      	nop
 8013b62:	e000      	b.n	8013b66 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8013b64:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	8b5b      	ldrh	r3, [r3, #26]
 8013b6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013b6e:	b29a      	uxth	r2, r3
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8013b74:	2300      	movs	r3, #0
}
 8013b76:	4618      	mov	r0, r3
 8013b78:	3728      	adds	r7, #40	@ 0x28
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8013b7e:	bf00      	nop

08013b80 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b082      	sub	sp, #8
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d106      	bne.n	8013b9c <tcp_output_segment_busy+0x1c>
 8013b8e:	4b09      	ldr	r3, [pc, #36]	@ (8013bb4 <tcp_output_segment_busy+0x34>)
 8013b90:	f240 529a 	movw	r2, #1434	@ 0x59a
 8013b94:	4908      	ldr	r1, [pc, #32]	@ (8013bb8 <tcp_output_segment_busy+0x38>)
 8013b96:	4809      	ldr	r0, [pc, #36]	@ (8013bbc <tcp_output_segment_busy+0x3c>)
 8013b98:	f005 f8dc 	bl	8018d54 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	685b      	ldr	r3, [r3, #4]
 8013ba0:	7b9b      	ldrb	r3, [r3, #14]
 8013ba2:	2b01      	cmp	r3, #1
 8013ba4:	d001      	beq.n	8013baa <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8013ba6:	2301      	movs	r3, #1
 8013ba8:	e000      	b.n	8013bac <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8013baa:	2300      	movs	r3, #0
}
 8013bac:	4618      	mov	r0, r3
 8013bae:	3708      	adds	r7, #8
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	bd80      	pop	{r7, pc}
 8013bb4:	0801e270 	.word	0x0801e270
 8013bb8:	0801e80c 	.word	0x0801e80c
 8013bbc:	0801e2c4 	.word	0x0801e2c4

08013bc0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8013bc0:	b5b0      	push	{r4, r5, r7, lr}
 8013bc2:	b08c      	sub	sp, #48	@ 0x30
 8013bc4:	af04      	add	r7, sp, #16
 8013bc6:	60f8      	str	r0, [r7, #12]
 8013bc8:	60b9      	str	r1, [r7, #8]
 8013bca:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d106      	bne.n	8013be0 <tcp_output_segment+0x20>
 8013bd2:	4b64      	ldr	r3, [pc, #400]	@ (8013d64 <tcp_output_segment+0x1a4>)
 8013bd4:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8013bd8:	4963      	ldr	r1, [pc, #396]	@ (8013d68 <tcp_output_segment+0x1a8>)
 8013bda:	4864      	ldr	r0, [pc, #400]	@ (8013d6c <tcp_output_segment+0x1ac>)
 8013bdc:	f005 f8ba 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8013be0:	68bb      	ldr	r3, [r7, #8]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d106      	bne.n	8013bf4 <tcp_output_segment+0x34>
 8013be6:	4b5f      	ldr	r3, [pc, #380]	@ (8013d64 <tcp_output_segment+0x1a4>)
 8013be8:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8013bec:	4960      	ldr	r1, [pc, #384]	@ (8013d70 <tcp_output_segment+0x1b0>)
 8013bee:	485f      	ldr	r0, [pc, #380]	@ (8013d6c <tcp_output_segment+0x1ac>)
 8013bf0:	f005 f8b0 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d106      	bne.n	8013c08 <tcp_output_segment+0x48>
 8013bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8013d64 <tcp_output_segment+0x1a4>)
 8013bfc:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8013c00:	495c      	ldr	r1, [pc, #368]	@ (8013d74 <tcp_output_segment+0x1b4>)
 8013c02:	485a      	ldr	r0, [pc, #360]	@ (8013d6c <tcp_output_segment+0x1ac>)
 8013c04:	f005 f8a6 	bl	8018d54 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8013c08:	68f8      	ldr	r0, [r7, #12]
 8013c0a:	f7ff ffb9 	bl	8013b80 <tcp_output_segment_busy>
 8013c0e:	4603      	mov	r3, r0
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d001      	beq.n	8013c18 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8013c14:	2300      	movs	r3, #0
 8013c16:	e0a1      	b.n	8013d5c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8013c18:	68bb      	ldr	r3, [r7, #8]
 8013c1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	68dc      	ldr	r4, [r3, #12]
 8013c20:	4610      	mov	r0, r2
 8013c22:	f7f8 f9c5 	bl	800bfb0 <lwip_htonl>
 8013c26:	4603      	mov	r3, r0
 8013c28:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8013c2a:	68bb      	ldr	r3, [r7, #8]
 8013c2c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	68dc      	ldr	r4, [r3, #12]
 8013c32:	4610      	mov	r0, r2
 8013c34:	f7f8 f9a6 	bl	800bf84 <lwip_htons>
 8013c38:	4603      	mov	r3, r0
 8013c3a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8013c3c:	68bb      	ldr	r3, [r7, #8]
 8013c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c40:	68ba      	ldr	r2, [r7, #8]
 8013c42:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8013c44:	441a      	add	r2, r3
 8013c46:	68bb      	ldr	r3, [r7, #8]
 8013c48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	68db      	ldr	r3, [r3, #12]
 8013c4e:	3314      	adds	r3, #20
 8013c50:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	7a9b      	ldrb	r3, [r3, #10]
 8013c56:	f003 0301 	and.w	r3, r3, #1
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d015      	beq.n	8013c8a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8013c5e:	68bb      	ldr	r3, [r7, #8]
 8013c60:	3304      	adds	r3, #4
 8013c62:	461a      	mov	r2, r3
 8013c64:	6879      	ldr	r1, [r7, #4]
 8013c66:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8013c6a:	f7fc fa39 	bl	80100e0 <tcp_eff_send_mss_netif>
 8013c6e:	4603      	mov	r3, r0
 8013c70:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8013c72:	8b7b      	ldrh	r3, [r7, #26]
 8013c74:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8013c78:	4618      	mov	r0, r3
 8013c7a:	f7f8 f999 	bl	800bfb0 <lwip_htonl>
 8013c7e:	4602      	mov	r2, r0
 8013c80:	69fb      	ldr	r3, [r7, #28]
 8013c82:	601a      	str	r2, [r3, #0]
    opts += 1;
 8013c84:	69fb      	ldr	r3, [r7, #28]
 8013c86:	3304      	adds	r3, #4
 8013c88:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8013c8a:	68bb      	ldr	r3, [r7, #8]
 8013c8c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	da02      	bge.n	8013c9a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8013c94:	68bb      	ldr	r3, [r7, #8]
 8013c96:	2200      	movs	r2, #0
 8013c98:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8013c9a:	68bb      	ldr	r3, [r7, #8]
 8013c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d10c      	bne.n	8013cbc <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8013ca2:	4b35      	ldr	r3, [pc, #212]	@ (8013d78 <tcp_output_segment+0x1b8>)
 8013ca4:	681a      	ldr	r2, [r3, #0]
 8013ca6:	68bb      	ldr	r3, [r7, #8]
 8013ca8:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	68db      	ldr	r3, [r3, #12]
 8013cae:	685b      	ldr	r3, [r3, #4]
 8013cb0:	4618      	mov	r0, r3
 8013cb2:	f7f8 f97d 	bl	800bfb0 <lwip_htonl>
 8013cb6:	4602      	mov	r2, r0
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	68da      	ldr	r2, [r3, #12]
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	685b      	ldr	r3, [r3, #4]
 8013cc4:	685b      	ldr	r3, [r3, #4]
 8013cc6:	1ad3      	subs	r3, r2, r3
 8013cc8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8013cca:	68fb      	ldr	r3, [r7, #12]
 8013ccc:	685b      	ldr	r3, [r3, #4]
 8013cce:	8959      	ldrh	r1, [r3, #10]
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	685b      	ldr	r3, [r3, #4]
 8013cd4:	8b3a      	ldrh	r2, [r7, #24]
 8013cd6:	1a8a      	subs	r2, r1, r2
 8013cd8:	b292      	uxth	r2, r2
 8013cda:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	685b      	ldr	r3, [r3, #4]
 8013ce0:	8919      	ldrh	r1, [r3, #8]
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	685b      	ldr	r3, [r3, #4]
 8013ce6:	8b3a      	ldrh	r2, [r7, #24]
 8013ce8:	1a8a      	subs	r2, r1, r2
 8013cea:	b292      	uxth	r2, r2
 8013cec:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	685b      	ldr	r3, [r3, #4]
 8013cf2:	68fa      	ldr	r2, [r7, #12]
 8013cf4:	68d2      	ldr	r2, [r2, #12]
 8013cf6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	68db      	ldr	r3, [r3, #12]
 8013cfc:	2200      	movs	r2, #0
 8013cfe:	741a      	strb	r2, [r3, #16]
 8013d00:	2200      	movs	r2, #0
 8013d02:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	68da      	ldr	r2, [r3, #12]
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	7a9b      	ldrb	r3, [r3, #10]
 8013d0c:	f003 0301 	and.w	r3, r3, #1
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d001      	beq.n	8013d18 <tcp_output_segment+0x158>
 8013d14:	2318      	movs	r3, #24
 8013d16:	e000      	b.n	8013d1a <tcp_output_segment+0x15a>
 8013d18:	2314      	movs	r3, #20
 8013d1a:	4413      	add	r3, r2
 8013d1c:	69fa      	ldr	r2, [r7, #28]
 8013d1e:	429a      	cmp	r2, r3
 8013d20:	d006      	beq.n	8013d30 <tcp_output_segment+0x170>
 8013d22:	4b10      	ldr	r3, [pc, #64]	@ (8013d64 <tcp_output_segment+0x1a4>)
 8013d24:	f240 621c 	movw	r2, #1564	@ 0x61c
 8013d28:	4914      	ldr	r1, [pc, #80]	@ (8013d7c <tcp_output_segment+0x1bc>)
 8013d2a:	4810      	ldr	r0, [pc, #64]	@ (8013d6c <tcp_output_segment+0x1ac>)
 8013d2c:	f005 f812 	bl	8018d54 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8013d30:	68fb      	ldr	r3, [r7, #12]
 8013d32:	6858      	ldr	r0, [r3, #4]
 8013d34:	68b9      	ldr	r1, [r7, #8]
 8013d36:	68bb      	ldr	r3, [r7, #8]
 8013d38:	1d1c      	adds	r4, r3, #4
 8013d3a:	68bb      	ldr	r3, [r7, #8]
 8013d3c:	7add      	ldrb	r5, [r3, #11]
 8013d3e:	68bb      	ldr	r3, [r7, #8]
 8013d40:	7a9b      	ldrb	r3, [r3, #10]
 8013d42:	687a      	ldr	r2, [r7, #4]
 8013d44:	9202      	str	r2, [sp, #8]
 8013d46:	2206      	movs	r2, #6
 8013d48:	9201      	str	r2, [sp, #4]
 8013d4a:	9300      	str	r3, [sp, #0]
 8013d4c:	462b      	mov	r3, r5
 8013d4e:	4622      	mov	r2, r4
 8013d50:	f002 fd4c 	bl	80167ec <ip4_output_if>
 8013d54:	4603      	mov	r3, r0
 8013d56:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8013d58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013d5c:	4618      	mov	r0, r3
 8013d5e:	3720      	adds	r7, #32
 8013d60:	46bd      	mov	sp, r7
 8013d62:	bdb0      	pop	{r4, r5, r7, pc}
 8013d64:	0801e270 	.word	0x0801e270
 8013d68:	0801e834 	.word	0x0801e834
 8013d6c:	0801e2c4 	.word	0x0801e2c4
 8013d70:	0801e854 	.word	0x0801e854
 8013d74:	0801e874 	.word	0x0801e874
 8013d78:	20066e08 	.word	0x20066e08
 8013d7c:	0801e898 	.word	0x0801e898

08013d80 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8013d80:	b5b0      	push	{r4, r5, r7, lr}
 8013d82:	b084      	sub	sp, #16
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d106      	bne.n	8013d9c <tcp_rexmit_rto_prepare+0x1c>
 8013d8e:	4b31      	ldr	r3, [pc, #196]	@ (8013e54 <tcp_rexmit_rto_prepare+0xd4>)
 8013d90:	f240 6263 	movw	r2, #1635	@ 0x663
 8013d94:	4930      	ldr	r1, [pc, #192]	@ (8013e58 <tcp_rexmit_rto_prepare+0xd8>)
 8013d96:	4831      	ldr	r0, [pc, #196]	@ (8013e5c <tcp_rexmit_rto_prepare+0xdc>)
 8013d98:	f004 ffdc 	bl	8018d54 <iprintf>

  if (pcb->unacked == NULL) {
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d102      	bne.n	8013daa <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8013da4:	f06f 0305 	mvn.w	r3, #5
 8013da8:	e050      	b.n	8013e4c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013dae:	60fb      	str	r3, [r7, #12]
 8013db0:	e00b      	b.n	8013dca <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8013db2:	68f8      	ldr	r0, [r7, #12]
 8013db4:	f7ff fee4 	bl	8013b80 <tcp_output_segment_busy>
 8013db8:	4603      	mov	r3, r0
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d002      	beq.n	8013dc4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8013dbe:	f06f 0305 	mvn.w	r3, #5
 8013dc2:	e043      	b.n	8013e4c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8013dc4:	68fb      	ldr	r3, [r7, #12]
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	60fb      	str	r3, [r7, #12]
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d1ef      	bne.n	8013db2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8013dd2:	68f8      	ldr	r0, [r7, #12]
 8013dd4:	f7ff fed4 	bl	8013b80 <tcp_output_segment_busy>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d002      	beq.n	8013de4 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8013dde:	f06f 0305 	mvn.w	r3, #5
 8013de2:	e033      	b.n	8013e4c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8013de8:	68fb      	ldr	r3, [r7, #12]
 8013dea:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	2200      	movs	r2, #0
 8013df8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	8b5b      	ldrh	r3, [r3, #26]
 8013dfe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8013e02:	b29a      	uxth	r2, r3
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	68db      	ldr	r3, [r3, #12]
 8013e0c:	685b      	ldr	r3, [r3, #4]
 8013e0e:	4618      	mov	r0, r3
 8013e10:	f7f8 f8ce 	bl	800bfb0 <lwip_htonl>
 8013e14:	4604      	mov	r4, r0
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	891b      	ldrh	r3, [r3, #8]
 8013e1a:	461d      	mov	r5, r3
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	68db      	ldr	r3, [r3, #12]
 8013e20:	899b      	ldrh	r3, [r3, #12]
 8013e22:	b29b      	uxth	r3, r3
 8013e24:	4618      	mov	r0, r3
 8013e26:	f7f8 f8ad 	bl	800bf84 <lwip_htons>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	b2db      	uxtb	r3, r3
 8013e2e:	f003 0303 	and.w	r3, r3, #3
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d001      	beq.n	8013e3a <tcp_rexmit_rto_prepare+0xba>
 8013e36:	2301      	movs	r3, #1
 8013e38:	e000      	b.n	8013e3c <tcp_rexmit_rto_prepare+0xbc>
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	442b      	add	r3, r5
 8013e3e:	18e2      	adds	r2, r4, r3
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	2200      	movs	r2, #0
 8013e48:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8013e4a:	2300      	movs	r3, #0
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	3710      	adds	r7, #16
 8013e50:	46bd      	mov	sp, r7
 8013e52:	bdb0      	pop	{r4, r5, r7, pc}
 8013e54:	0801e270 	.word	0x0801e270
 8013e58:	0801e8ac 	.word	0x0801e8ac
 8013e5c:	0801e2c4 	.word	0x0801e2c4

08013e60 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8013e60:	b580      	push	{r7, lr}
 8013e62:	b082      	sub	sp, #8
 8013e64:	af00      	add	r7, sp, #0
 8013e66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d106      	bne.n	8013e7c <tcp_rexmit_rto_commit+0x1c>
 8013e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8013ea4 <tcp_rexmit_rto_commit+0x44>)
 8013e70:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8013e74:	490c      	ldr	r1, [pc, #48]	@ (8013ea8 <tcp_rexmit_rto_commit+0x48>)
 8013e76:	480d      	ldr	r0, [pc, #52]	@ (8013eac <tcp_rexmit_rto_commit+0x4c>)
 8013e78:	f004 ff6c 	bl	8018d54 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013e82:	2bff      	cmp	r3, #255	@ 0xff
 8013e84:	d007      	beq.n	8013e96 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013e8c:	3301      	adds	r3, #1
 8013e8e:	b2da      	uxtb	r2, r3
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8013e96:	6878      	ldr	r0, [r7, #4]
 8013e98:	f7ff fc7e 	bl	8013798 <tcp_output>
}
 8013e9c:	bf00      	nop
 8013e9e:	3708      	adds	r7, #8
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	bd80      	pop	{r7, pc}
 8013ea4:	0801e270 	.word	0x0801e270
 8013ea8:	0801e8d0 	.word	0x0801e8d0
 8013eac:	0801e2c4 	.word	0x0801e2c4

08013eb0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b082      	sub	sp, #8
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d106      	bne.n	8013ecc <tcp_rexmit_rto+0x1c>
 8013ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8013ee8 <tcp_rexmit_rto+0x38>)
 8013ec0:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8013ec4:	4909      	ldr	r1, [pc, #36]	@ (8013eec <tcp_rexmit_rto+0x3c>)
 8013ec6:	480a      	ldr	r0, [pc, #40]	@ (8013ef0 <tcp_rexmit_rto+0x40>)
 8013ec8:	f004 ff44 	bl	8018d54 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8013ecc:	6878      	ldr	r0, [r7, #4]
 8013ece:	f7ff ff57 	bl	8013d80 <tcp_rexmit_rto_prepare>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d102      	bne.n	8013ede <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8013ed8:	6878      	ldr	r0, [r7, #4]
 8013eda:	f7ff ffc1 	bl	8013e60 <tcp_rexmit_rto_commit>
  }
}
 8013ede:	bf00      	nop
 8013ee0:	3708      	adds	r7, #8
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	bd80      	pop	{r7, pc}
 8013ee6:	bf00      	nop
 8013ee8:	0801e270 	.word	0x0801e270
 8013eec:	0801e8f4 	.word	0x0801e8f4
 8013ef0:	0801e2c4 	.word	0x0801e2c4

08013ef4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8013ef4:	b590      	push	{r4, r7, lr}
 8013ef6:	b085      	sub	sp, #20
 8013ef8:	af00      	add	r7, sp, #0
 8013efa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d106      	bne.n	8013f10 <tcp_rexmit+0x1c>
 8013f02:	4b2f      	ldr	r3, [pc, #188]	@ (8013fc0 <tcp_rexmit+0xcc>)
 8013f04:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8013f08:	492e      	ldr	r1, [pc, #184]	@ (8013fc4 <tcp_rexmit+0xd0>)
 8013f0a:	482f      	ldr	r0, [pc, #188]	@ (8013fc8 <tcp_rexmit+0xd4>)
 8013f0c:	f004 ff22 	bl	8018d54 <iprintf>

  if (pcb->unacked == NULL) {
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d102      	bne.n	8013f1e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8013f18:	f06f 0305 	mvn.w	r3, #5
 8013f1c:	e04c      	b.n	8013fb8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f22:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8013f24:	68b8      	ldr	r0, [r7, #8]
 8013f26:	f7ff fe2b 	bl	8013b80 <tcp_output_segment_busy>
 8013f2a:	4603      	mov	r3, r0
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d002      	beq.n	8013f36 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8013f30:	f06f 0305 	mvn.w	r3, #5
 8013f34:	e040      	b.n	8013fb8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8013f36:	68bb      	ldr	r3, [r7, #8]
 8013f38:	681a      	ldr	r2, [r3, #0]
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	336c      	adds	r3, #108	@ 0x6c
 8013f42:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013f44:	e002      	b.n	8013f4c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d011      	beq.n	8013f78 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	68db      	ldr	r3, [r3, #12]
 8013f5a:	685b      	ldr	r3, [r3, #4]
 8013f5c:	4618      	mov	r0, r3
 8013f5e:	f7f8 f827 	bl	800bfb0 <lwip_htonl>
 8013f62:	4604      	mov	r4, r0
 8013f64:	68bb      	ldr	r3, [r7, #8]
 8013f66:	68db      	ldr	r3, [r3, #12]
 8013f68:	685b      	ldr	r3, [r3, #4]
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	f7f8 f820 	bl	800bfb0 <lwip_htonl>
 8013f70:	4603      	mov	r3, r0
 8013f72:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	dbe6      	blt.n	8013f46 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	681a      	ldr	r2, [r3, #0]
 8013f7c:	68bb      	ldr	r3, [r7, #8]
 8013f7e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8013f80:	68fb      	ldr	r3, [r7, #12]
 8013f82:	68ba      	ldr	r2, [r7, #8]
 8013f84:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8013f86:	68bb      	ldr	r3, [r7, #8]
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d103      	bne.n	8013f96 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	2200      	movs	r2, #0
 8013f92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013f9c:	2bff      	cmp	r3, #255	@ 0xff
 8013f9e:	d007      	beq.n	8013fb0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013fa6:	3301      	adds	r3, #1
 8013fa8:	b2da      	uxtb	r2, r3
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	2200      	movs	r2, #0
 8013fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8013fb6:	2300      	movs	r3, #0
}
 8013fb8:	4618      	mov	r0, r3
 8013fba:	3714      	adds	r7, #20
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd90      	pop	{r4, r7, pc}
 8013fc0:	0801e270 	.word	0x0801e270
 8013fc4:	0801e910 	.word	0x0801e910
 8013fc8:	0801e2c4 	.word	0x0801e2c4

08013fcc <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b082      	sub	sp, #8
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d106      	bne.n	8013fe8 <tcp_rexmit_fast+0x1c>
 8013fda:	4b2a      	ldr	r3, [pc, #168]	@ (8014084 <tcp_rexmit_fast+0xb8>)
 8013fdc:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8013fe0:	4929      	ldr	r1, [pc, #164]	@ (8014088 <tcp_rexmit_fast+0xbc>)
 8013fe2:	482a      	ldr	r0, [pc, #168]	@ (801408c <tcp_rexmit_fast+0xc0>)
 8013fe4:	f004 feb6 	bl	8018d54 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d045      	beq.n	801407c <tcp_rexmit_fast+0xb0>
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	8b5b      	ldrh	r3, [r3, #26]
 8013ff4:	f003 0304 	and.w	r3, r3, #4
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d13f      	bne.n	801407c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8013ffc:	6878      	ldr	r0, [r7, #4]
 8013ffe:	f7ff ff79 	bl	8013ef4 <tcp_rexmit>
 8014002:	4603      	mov	r3, r0
 8014004:	2b00      	cmp	r3, #0
 8014006:	d139      	bne.n	801407c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014014:	4293      	cmp	r3, r2
 8014016:	bf28      	it	cs
 8014018:	4613      	movcs	r3, r2
 801401a:	b29b      	uxth	r3, r3
 801401c:	2b00      	cmp	r3, #0
 801401e:	da00      	bge.n	8014022 <tcp_rexmit_fast+0x56>
 8014020:	3301      	adds	r3, #1
 8014022:	105b      	asrs	r3, r3, #1
 8014024:	b29a      	uxth	r2, r3
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8014032:	461a      	mov	r2, r3
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014038:	005b      	lsls	r3, r3, #1
 801403a:	429a      	cmp	r2, r3
 801403c:	d206      	bcs.n	801404c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014042:	005b      	lsls	r3, r3, #1
 8014044:	b29a      	uxth	r2, r3
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014056:	4619      	mov	r1, r3
 8014058:	0049      	lsls	r1, r1, #1
 801405a:	440b      	add	r3, r1
 801405c:	b29b      	uxth	r3, r3
 801405e:	4413      	add	r3, r2
 8014060:	b29a      	uxth	r2, r3
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	8b5b      	ldrh	r3, [r3, #26]
 801406c:	f043 0304 	orr.w	r3, r3, #4
 8014070:	b29a      	uxth	r2, r3
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	2200      	movs	r2, #0
 801407a:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801407c:	bf00      	nop
 801407e:	3708      	adds	r7, #8
 8014080:	46bd      	mov	sp, r7
 8014082:	bd80      	pop	{r7, pc}
 8014084:	0801e270 	.word	0x0801e270
 8014088:	0801e928 	.word	0x0801e928
 801408c:	0801e2c4 	.word	0x0801e2c4

08014090 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8014090:	b580      	push	{r7, lr}
 8014092:	b086      	sub	sp, #24
 8014094:	af00      	add	r7, sp, #0
 8014096:	60f8      	str	r0, [r7, #12]
 8014098:	607b      	str	r3, [r7, #4]
 801409a:	460b      	mov	r3, r1
 801409c:	817b      	strh	r3, [r7, #10]
 801409e:	4613      	mov	r3, r2
 80140a0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80140a2:	897a      	ldrh	r2, [r7, #10]
 80140a4:	893b      	ldrh	r3, [r7, #8]
 80140a6:	4413      	add	r3, r2
 80140a8:	b29b      	uxth	r3, r3
 80140aa:	3314      	adds	r3, #20
 80140ac:	b29b      	uxth	r3, r3
 80140ae:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80140b2:	4619      	mov	r1, r3
 80140b4:	2022      	movs	r0, #34	@ 0x22
 80140b6:	f7f9 fb39 	bl	800d72c <pbuf_alloc>
 80140ba:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d04d      	beq.n	801415e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80140c2:	897b      	ldrh	r3, [r7, #10]
 80140c4:	3313      	adds	r3, #19
 80140c6:	697a      	ldr	r2, [r7, #20]
 80140c8:	8952      	ldrh	r2, [r2, #10]
 80140ca:	4293      	cmp	r3, r2
 80140cc:	db06      	blt.n	80140dc <tcp_output_alloc_header_common+0x4c>
 80140ce:	4b26      	ldr	r3, [pc, #152]	@ (8014168 <tcp_output_alloc_header_common+0xd8>)
 80140d0:	f240 7223 	movw	r2, #1827	@ 0x723
 80140d4:	4925      	ldr	r1, [pc, #148]	@ (801416c <tcp_output_alloc_header_common+0xdc>)
 80140d6:	4826      	ldr	r0, [pc, #152]	@ (8014170 <tcp_output_alloc_header_common+0xe0>)
 80140d8:	f004 fe3c 	bl	8018d54 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80140dc:	697b      	ldr	r3, [r7, #20]
 80140de:	685b      	ldr	r3, [r3, #4]
 80140e0:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80140e2:	8c3b      	ldrh	r3, [r7, #32]
 80140e4:	4618      	mov	r0, r3
 80140e6:	f7f7 ff4d 	bl	800bf84 <lwip_htons>
 80140ea:	4603      	mov	r3, r0
 80140ec:	461a      	mov	r2, r3
 80140ee:	693b      	ldr	r3, [r7, #16]
 80140f0:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80140f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80140f4:	4618      	mov	r0, r3
 80140f6:	f7f7 ff45 	bl	800bf84 <lwip_htons>
 80140fa:	4603      	mov	r3, r0
 80140fc:	461a      	mov	r2, r3
 80140fe:	693b      	ldr	r3, [r7, #16]
 8014100:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8014102:	693b      	ldr	r3, [r7, #16]
 8014104:	687a      	ldr	r2, [r7, #4]
 8014106:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8014108:	68f8      	ldr	r0, [r7, #12]
 801410a:	f7f7 ff51 	bl	800bfb0 <lwip_htonl>
 801410e:	4602      	mov	r2, r0
 8014110:	693b      	ldr	r3, [r7, #16]
 8014112:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8014114:	897b      	ldrh	r3, [r7, #10]
 8014116:	089b      	lsrs	r3, r3, #2
 8014118:	b29b      	uxth	r3, r3
 801411a:	3305      	adds	r3, #5
 801411c:	b29b      	uxth	r3, r3
 801411e:	031b      	lsls	r3, r3, #12
 8014120:	b29a      	uxth	r2, r3
 8014122:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014126:	b29b      	uxth	r3, r3
 8014128:	4313      	orrs	r3, r2
 801412a:	b29b      	uxth	r3, r3
 801412c:	4618      	mov	r0, r3
 801412e:	f7f7 ff29 	bl	800bf84 <lwip_htons>
 8014132:	4603      	mov	r3, r0
 8014134:	461a      	mov	r2, r3
 8014136:	693b      	ldr	r3, [r7, #16]
 8014138:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801413a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801413c:	4618      	mov	r0, r3
 801413e:	f7f7 ff21 	bl	800bf84 <lwip_htons>
 8014142:	4603      	mov	r3, r0
 8014144:	461a      	mov	r2, r3
 8014146:	693b      	ldr	r3, [r7, #16]
 8014148:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	2200      	movs	r2, #0
 801414e:	741a      	strb	r2, [r3, #16]
 8014150:	2200      	movs	r2, #0
 8014152:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8014154:	693b      	ldr	r3, [r7, #16]
 8014156:	2200      	movs	r2, #0
 8014158:	749a      	strb	r2, [r3, #18]
 801415a:	2200      	movs	r2, #0
 801415c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801415e:	697b      	ldr	r3, [r7, #20]
}
 8014160:	4618      	mov	r0, r3
 8014162:	3718      	adds	r7, #24
 8014164:	46bd      	mov	sp, r7
 8014166:	bd80      	pop	{r7, pc}
 8014168:	0801e270 	.word	0x0801e270
 801416c:	0801e948 	.word	0x0801e948
 8014170:	0801e2c4 	.word	0x0801e2c4

08014174 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8014174:	b5b0      	push	{r4, r5, r7, lr}
 8014176:	b08a      	sub	sp, #40	@ 0x28
 8014178:	af04      	add	r7, sp, #16
 801417a:	60f8      	str	r0, [r7, #12]
 801417c:	607b      	str	r3, [r7, #4]
 801417e:	460b      	mov	r3, r1
 8014180:	817b      	strh	r3, [r7, #10]
 8014182:	4613      	mov	r3, r2
 8014184:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	2b00      	cmp	r3, #0
 801418a:	d106      	bne.n	801419a <tcp_output_alloc_header+0x26>
 801418c:	4b15      	ldr	r3, [pc, #84]	@ (80141e4 <tcp_output_alloc_header+0x70>)
 801418e:	f240 7242 	movw	r2, #1858	@ 0x742
 8014192:	4915      	ldr	r1, [pc, #84]	@ (80141e8 <tcp_output_alloc_header+0x74>)
 8014194:	4815      	ldr	r0, [pc, #84]	@ (80141ec <tcp_output_alloc_header+0x78>)
 8014196:	f004 fddd 	bl	8018d54 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	8adb      	ldrh	r3, [r3, #22]
 80141a2:	68fa      	ldr	r2, [r7, #12]
 80141a4:	8b12      	ldrh	r2, [r2, #24]
 80141a6:	68f9      	ldr	r1, [r7, #12]
 80141a8:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 80141aa:	893d      	ldrh	r5, [r7, #8]
 80141ac:	897c      	ldrh	r4, [r7, #10]
 80141ae:	9103      	str	r1, [sp, #12]
 80141b0:	2110      	movs	r1, #16
 80141b2:	9102      	str	r1, [sp, #8]
 80141b4:	9201      	str	r2, [sp, #4]
 80141b6:	9300      	str	r3, [sp, #0]
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	462a      	mov	r2, r5
 80141bc:	4621      	mov	r1, r4
 80141be:	f7ff ff67 	bl	8014090 <tcp_output_alloc_header_common>
 80141c2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80141c4:	697b      	ldr	r3, [r7, #20]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d006      	beq.n	80141d8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141ce:	68fa      	ldr	r2, [r7, #12]
 80141d0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80141d2:	441a      	add	r2, r3
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 80141d8:	697b      	ldr	r3, [r7, #20]
}
 80141da:	4618      	mov	r0, r3
 80141dc:	3718      	adds	r7, #24
 80141de:	46bd      	mov	sp, r7
 80141e0:	bdb0      	pop	{r4, r5, r7, pc}
 80141e2:	bf00      	nop
 80141e4:	0801e270 	.word	0x0801e270
 80141e8:	0801e978 	.word	0x0801e978
 80141ec:	0801e2c4 	.word	0x0801e2c4

080141f0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80141f0:	b580      	push	{r7, lr}
 80141f2:	b088      	sub	sp, #32
 80141f4:	af00      	add	r7, sp, #0
 80141f6:	60f8      	str	r0, [r7, #12]
 80141f8:	60b9      	str	r1, [r7, #8]
 80141fa:	4611      	mov	r1, r2
 80141fc:	461a      	mov	r2, r3
 80141fe:	460b      	mov	r3, r1
 8014200:	71fb      	strb	r3, [r7, #7]
 8014202:	4613      	mov	r3, r2
 8014204:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8014206:	2300      	movs	r3, #0
 8014208:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801420a:	68bb      	ldr	r3, [r7, #8]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d106      	bne.n	801421e <tcp_output_fill_options+0x2e>
 8014210:	4b12      	ldr	r3, [pc, #72]	@ (801425c <tcp_output_fill_options+0x6c>)
 8014212:	f240 7256 	movw	r2, #1878	@ 0x756
 8014216:	4912      	ldr	r1, [pc, #72]	@ (8014260 <tcp_output_fill_options+0x70>)
 8014218:	4812      	ldr	r0, [pc, #72]	@ (8014264 <tcp_output_fill_options+0x74>)
 801421a:	f004 fd9b 	bl	8018d54 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	685b      	ldr	r3, [r3, #4]
 8014222:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8014224:	69bb      	ldr	r3, [r7, #24]
 8014226:	3314      	adds	r3, #20
 8014228:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801422a:	8bfb      	ldrh	r3, [r7, #30]
 801422c:	009b      	lsls	r3, r3, #2
 801422e:	461a      	mov	r2, r3
 8014230:	79fb      	ldrb	r3, [r7, #7]
 8014232:	009b      	lsls	r3, r3, #2
 8014234:	f003 0304 	and.w	r3, r3, #4
 8014238:	4413      	add	r3, r2
 801423a:	3314      	adds	r3, #20
 801423c:	69ba      	ldr	r2, [r7, #24]
 801423e:	4413      	add	r3, r2
 8014240:	697a      	ldr	r2, [r7, #20]
 8014242:	429a      	cmp	r2, r3
 8014244:	d006      	beq.n	8014254 <tcp_output_fill_options+0x64>
 8014246:	4b05      	ldr	r3, [pc, #20]	@ (801425c <tcp_output_fill_options+0x6c>)
 8014248:	f240 7275 	movw	r2, #1909	@ 0x775
 801424c:	4906      	ldr	r1, [pc, #24]	@ (8014268 <tcp_output_fill_options+0x78>)
 801424e:	4805      	ldr	r0, [pc, #20]	@ (8014264 <tcp_output_fill_options+0x74>)
 8014250:	f004 fd80 	bl	8018d54 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8014254:	bf00      	nop
 8014256:	3720      	adds	r7, #32
 8014258:	46bd      	mov	sp, r7
 801425a:	bd80      	pop	{r7, pc}
 801425c:	0801e270 	.word	0x0801e270
 8014260:	0801e9a0 	.word	0x0801e9a0
 8014264:	0801e2c4 	.word	0x0801e2c4
 8014268:	0801e898 	.word	0x0801e898

0801426c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801426c:	b580      	push	{r7, lr}
 801426e:	b08a      	sub	sp, #40	@ 0x28
 8014270:	af04      	add	r7, sp, #16
 8014272:	60f8      	str	r0, [r7, #12]
 8014274:	60b9      	str	r1, [r7, #8]
 8014276:	607a      	str	r2, [r7, #4]
 8014278:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801427a:	68bb      	ldr	r3, [r7, #8]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d106      	bne.n	801428e <tcp_output_control_segment+0x22>
 8014280:	4b1c      	ldr	r3, [pc, #112]	@ (80142f4 <tcp_output_control_segment+0x88>)
 8014282:	f240 7287 	movw	r2, #1927	@ 0x787
 8014286:	491c      	ldr	r1, [pc, #112]	@ (80142f8 <tcp_output_control_segment+0x8c>)
 8014288:	481c      	ldr	r0, [pc, #112]	@ (80142fc <tcp_output_control_segment+0x90>)
 801428a:	f004 fd63 	bl	8018d54 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801428e:	683a      	ldr	r2, [r7, #0]
 8014290:	6879      	ldr	r1, [r7, #4]
 8014292:	68f8      	ldr	r0, [r7, #12]
 8014294:	f7fe faea 	bl	801286c <tcp_route>
 8014298:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801429a:	693b      	ldr	r3, [r7, #16]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d102      	bne.n	80142a6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80142a0:	23fc      	movs	r3, #252	@ 0xfc
 80142a2:	75fb      	strb	r3, [r7, #23]
 80142a4:	e01c      	b.n	80142e0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d006      	beq.n	80142ba <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	7adb      	ldrb	r3, [r3, #11]
 80142b0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	7a9b      	ldrb	r3, [r3, #10]
 80142b6:	757b      	strb	r3, [r7, #21]
 80142b8:	e003      	b.n	80142c2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80142ba:	23ff      	movs	r3, #255	@ 0xff
 80142bc:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80142be:	2300      	movs	r3, #0
 80142c0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80142c2:	7dba      	ldrb	r2, [r7, #22]
 80142c4:	693b      	ldr	r3, [r7, #16]
 80142c6:	9302      	str	r3, [sp, #8]
 80142c8:	2306      	movs	r3, #6
 80142ca:	9301      	str	r3, [sp, #4]
 80142cc:	7d7b      	ldrb	r3, [r7, #21]
 80142ce:	9300      	str	r3, [sp, #0]
 80142d0:	4613      	mov	r3, r2
 80142d2:	683a      	ldr	r2, [r7, #0]
 80142d4:	6879      	ldr	r1, [r7, #4]
 80142d6:	68b8      	ldr	r0, [r7, #8]
 80142d8:	f002 fa88 	bl	80167ec <ip4_output_if>
 80142dc:	4603      	mov	r3, r0
 80142de:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80142e0:	68b8      	ldr	r0, [r7, #8]
 80142e2:	f7f9 fd07 	bl	800dcf4 <pbuf_free>
  return err;
 80142e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80142ea:	4618      	mov	r0, r3
 80142ec:	3718      	adds	r7, #24
 80142ee:	46bd      	mov	sp, r7
 80142f0:	bd80      	pop	{r7, pc}
 80142f2:	bf00      	nop
 80142f4:	0801e270 	.word	0x0801e270
 80142f8:	0801e9c8 	.word	0x0801e9c8
 80142fc:	0801e2c4 	.word	0x0801e2c4

08014300 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8014300:	b590      	push	{r4, r7, lr}
 8014302:	b08b      	sub	sp, #44	@ 0x2c
 8014304:	af04      	add	r7, sp, #16
 8014306:	60f8      	str	r0, [r7, #12]
 8014308:	60b9      	str	r1, [r7, #8]
 801430a:	607a      	str	r2, [r7, #4]
 801430c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801430e:	683b      	ldr	r3, [r7, #0]
 8014310:	2b00      	cmp	r3, #0
 8014312:	d106      	bne.n	8014322 <tcp_rst+0x22>
 8014314:	4b1f      	ldr	r3, [pc, #124]	@ (8014394 <tcp_rst+0x94>)
 8014316:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801431a:	491f      	ldr	r1, [pc, #124]	@ (8014398 <tcp_rst+0x98>)
 801431c:	481f      	ldr	r0, [pc, #124]	@ (801439c <tcp_rst+0x9c>)
 801431e:	f004 fd19 	bl	8018d54 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8014322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014324:	2b00      	cmp	r3, #0
 8014326:	d106      	bne.n	8014336 <tcp_rst+0x36>
 8014328:	4b1a      	ldr	r3, [pc, #104]	@ (8014394 <tcp_rst+0x94>)
 801432a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801432e:	491c      	ldr	r1, [pc, #112]	@ (80143a0 <tcp_rst+0xa0>)
 8014330:	481a      	ldr	r0, [pc, #104]	@ (801439c <tcp_rst+0x9c>)
 8014332:	f004 fd0f 	bl	8018d54 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014336:	2300      	movs	r3, #0
 8014338:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801433a:	f246 0308 	movw	r3, #24584	@ 0x6008
 801433e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8014340:	7dfb      	ldrb	r3, [r7, #23]
 8014342:	b29c      	uxth	r4, r3
 8014344:	68b8      	ldr	r0, [r7, #8]
 8014346:	f7f7 fe33 	bl	800bfb0 <lwip_htonl>
 801434a:	4602      	mov	r2, r0
 801434c:	8abb      	ldrh	r3, [r7, #20]
 801434e:	9303      	str	r3, [sp, #12]
 8014350:	2314      	movs	r3, #20
 8014352:	9302      	str	r3, [sp, #8]
 8014354:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8014356:	9301      	str	r3, [sp, #4]
 8014358:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801435a:	9300      	str	r3, [sp, #0]
 801435c:	4613      	mov	r3, r2
 801435e:	2200      	movs	r2, #0
 8014360:	4621      	mov	r1, r4
 8014362:	6878      	ldr	r0, [r7, #4]
 8014364:	f7ff fe94 	bl	8014090 <tcp_output_alloc_header_common>
 8014368:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801436a:	693b      	ldr	r3, [r7, #16]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d00c      	beq.n	801438a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8014370:	7dfb      	ldrb	r3, [r7, #23]
 8014372:	2200      	movs	r2, #0
 8014374:	6939      	ldr	r1, [r7, #16]
 8014376:	68f8      	ldr	r0, [r7, #12]
 8014378:	f7ff ff3a 	bl	80141f0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801437c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801437e:	683a      	ldr	r2, [r7, #0]
 8014380:	6939      	ldr	r1, [r7, #16]
 8014382:	68f8      	ldr	r0, [r7, #12]
 8014384:	f7ff ff72 	bl	801426c <tcp_output_control_segment>
 8014388:	e000      	b.n	801438c <tcp_rst+0x8c>
    return;
 801438a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801438c:	371c      	adds	r7, #28
 801438e:	46bd      	mov	sp, r7
 8014390:	bd90      	pop	{r4, r7, pc}
 8014392:	bf00      	nop
 8014394:	0801e270 	.word	0x0801e270
 8014398:	0801e9f4 	.word	0x0801e9f4
 801439c:	0801e2c4 	.word	0x0801e2c4
 80143a0:	0801ea10 	.word	0x0801ea10

080143a4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80143a4:	b590      	push	{r4, r7, lr}
 80143a6:	b087      	sub	sp, #28
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80143ac:	2300      	movs	r3, #0
 80143ae:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80143b0:	2300      	movs	r3, #0
 80143b2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d106      	bne.n	80143c8 <tcp_send_empty_ack+0x24>
 80143ba:	4b28      	ldr	r3, [pc, #160]	@ (801445c <tcp_send_empty_ack+0xb8>)
 80143bc:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 80143c0:	4927      	ldr	r1, [pc, #156]	@ (8014460 <tcp_send_empty_ack+0xbc>)
 80143c2:	4828      	ldr	r0, [pc, #160]	@ (8014464 <tcp_send_empty_ack+0xc0>)
 80143c4:	f004 fcc6 	bl	8018d54 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80143c8:	7dfb      	ldrb	r3, [r7, #23]
 80143ca:	009b      	lsls	r3, r3, #2
 80143cc:	b2db      	uxtb	r3, r3
 80143ce:	f003 0304 	and.w	r3, r3, #4
 80143d2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80143d4:	7d7b      	ldrb	r3, [r7, #21]
 80143d6:	b29c      	uxth	r4, r3
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80143dc:	4618      	mov	r0, r3
 80143de:	f7f7 fde7 	bl	800bfb0 <lwip_htonl>
 80143e2:	4603      	mov	r3, r0
 80143e4:	2200      	movs	r2, #0
 80143e6:	4621      	mov	r1, r4
 80143e8:	6878      	ldr	r0, [r7, #4]
 80143ea:	f7ff fec3 	bl	8014174 <tcp_output_alloc_header>
 80143ee:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80143f0:	693b      	ldr	r3, [r7, #16]
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d109      	bne.n	801440a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	8b5b      	ldrh	r3, [r3, #26]
 80143fa:	f043 0303 	orr.w	r3, r3, #3
 80143fe:	b29a      	uxth	r2, r3
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8014404:	f06f 0301 	mvn.w	r3, #1
 8014408:	e023      	b.n	8014452 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801440a:	7dbb      	ldrb	r3, [r7, #22]
 801440c:	7dfa      	ldrb	r2, [r7, #23]
 801440e:	6939      	ldr	r1, [r7, #16]
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	f7ff feed 	bl	80141f0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8014416:	687a      	ldr	r2, [r7, #4]
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	3304      	adds	r3, #4
 801441c:	6939      	ldr	r1, [r7, #16]
 801441e:	6878      	ldr	r0, [r7, #4]
 8014420:	f7ff ff24 	bl	801426c <tcp_output_control_segment>
 8014424:	4603      	mov	r3, r0
 8014426:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8014428:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d007      	beq.n	8014440 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	8b5b      	ldrh	r3, [r3, #26]
 8014434:	f043 0303 	orr.w	r3, r3, #3
 8014438:	b29a      	uxth	r2, r3
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	835a      	strh	r2, [r3, #26]
 801443e:	e006      	b.n	801444e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	8b5b      	ldrh	r3, [r3, #26]
 8014444:	f023 0303 	bic.w	r3, r3, #3
 8014448:	b29a      	uxth	r2, r3
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801444e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014452:	4618      	mov	r0, r3
 8014454:	371c      	adds	r7, #28
 8014456:	46bd      	mov	sp, r7
 8014458:	bd90      	pop	{r4, r7, pc}
 801445a:	bf00      	nop
 801445c:	0801e270 	.word	0x0801e270
 8014460:	0801ea2c 	.word	0x0801ea2c
 8014464:	0801e2c4 	.word	0x0801e2c4

08014468 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8014468:	b590      	push	{r4, r7, lr}
 801446a:	b087      	sub	sp, #28
 801446c:	af00      	add	r7, sp, #0
 801446e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014470:	2300      	movs	r3, #0
 8014472:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	2b00      	cmp	r3, #0
 8014478:	d106      	bne.n	8014488 <tcp_keepalive+0x20>
 801447a:	4b18      	ldr	r3, [pc, #96]	@ (80144dc <tcp_keepalive+0x74>)
 801447c:	f640 0224 	movw	r2, #2084	@ 0x824
 8014480:	4917      	ldr	r1, [pc, #92]	@ (80144e0 <tcp_keepalive+0x78>)
 8014482:	4818      	ldr	r0, [pc, #96]	@ (80144e4 <tcp_keepalive+0x7c>)
 8014484:	f004 fc66 	bl	8018d54 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8014488:	7dfb      	ldrb	r3, [r7, #23]
 801448a:	b29c      	uxth	r4, r3
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014490:	3b01      	subs	r3, #1
 8014492:	4618      	mov	r0, r3
 8014494:	f7f7 fd8c 	bl	800bfb0 <lwip_htonl>
 8014498:	4603      	mov	r3, r0
 801449a:	2200      	movs	r2, #0
 801449c:	4621      	mov	r1, r4
 801449e:	6878      	ldr	r0, [r7, #4]
 80144a0:	f7ff fe68 	bl	8014174 <tcp_output_alloc_header>
 80144a4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80144a6:	693b      	ldr	r3, [r7, #16]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d102      	bne.n	80144b2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80144ac:	f04f 33ff 	mov.w	r3, #4294967295
 80144b0:	e010      	b.n	80144d4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80144b2:	7dfb      	ldrb	r3, [r7, #23]
 80144b4:	2200      	movs	r2, #0
 80144b6:	6939      	ldr	r1, [r7, #16]
 80144b8:	6878      	ldr	r0, [r7, #4]
 80144ba:	f7ff fe99 	bl	80141f0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80144be:	687a      	ldr	r2, [r7, #4]
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	3304      	adds	r3, #4
 80144c4:	6939      	ldr	r1, [r7, #16]
 80144c6:	6878      	ldr	r0, [r7, #4]
 80144c8:	f7ff fed0 	bl	801426c <tcp_output_control_segment>
 80144cc:	4603      	mov	r3, r0
 80144ce:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80144d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80144d4:	4618      	mov	r0, r3
 80144d6:	371c      	adds	r7, #28
 80144d8:	46bd      	mov	sp, r7
 80144da:	bd90      	pop	{r4, r7, pc}
 80144dc:	0801e270 	.word	0x0801e270
 80144e0:	0801ea4c 	.word	0x0801ea4c
 80144e4:	0801e2c4 	.word	0x0801e2c4

080144e8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80144e8:	b590      	push	{r4, r7, lr}
 80144ea:	b08b      	sub	sp, #44	@ 0x2c
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80144f0:	2300      	movs	r3, #0
 80144f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d106      	bne.n	801450a <tcp_zero_window_probe+0x22>
 80144fc:	4b4c      	ldr	r3, [pc, #304]	@ (8014630 <tcp_zero_window_probe+0x148>)
 80144fe:	f640 024f 	movw	r2, #2127	@ 0x84f
 8014502:	494c      	ldr	r1, [pc, #304]	@ (8014634 <tcp_zero_window_probe+0x14c>)
 8014504:	484c      	ldr	r0, [pc, #304]	@ (8014638 <tcp_zero_window_probe+0x150>)
 8014506:	f004 fc25 	bl	8018d54 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801450e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8014510:	6a3b      	ldr	r3, [r7, #32]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d101      	bne.n	801451a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8014516:	2300      	movs	r3, #0
 8014518:	e086      	b.n	8014628 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8014520:	2bff      	cmp	r3, #255	@ 0xff
 8014522:	d007      	beq.n	8014534 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801452a:	3301      	adds	r3, #1
 801452c:	b2da      	uxtb	r2, r3
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8014534:	6a3b      	ldr	r3, [r7, #32]
 8014536:	68db      	ldr	r3, [r3, #12]
 8014538:	899b      	ldrh	r3, [r3, #12]
 801453a:	b29b      	uxth	r3, r3
 801453c:	4618      	mov	r0, r3
 801453e:	f7f7 fd21 	bl	800bf84 <lwip_htons>
 8014542:	4603      	mov	r3, r0
 8014544:	b2db      	uxtb	r3, r3
 8014546:	f003 0301 	and.w	r3, r3, #1
 801454a:	2b00      	cmp	r3, #0
 801454c:	d005      	beq.n	801455a <tcp_zero_window_probe+0x72>
 801454e:	6a3b      	ldr	r3, [r7, #32]
 8014550:	891b      	ldrh	r3, [r3, #8]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d101      	bne.n	801455a <tcp_zero_window_probe+0x72>
 8014556:	2301      	movs	r3, #1
 8014558:	e000      	b.n	801455c <tcp_zero_window_probe+0x74>
 801455a:	2300      	movs	r3, #0
 801455c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801455e:	7ffb      	ldrb	r3, [r7, #31]
 8014560:	2b00      	cmp	r3, #0
 8014562:	bf0c      	ite	eq
 8014564:	2301      	moveq	r3, #1
 8014566:	2300      	movne	r3, #0
 8014568:	b2db      	uxtb	r3, r3
 801456a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801456c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014570:	b299      	uxth	r1, r3
 8014572:	6a3b      	ldr	r3, [r7, #32]
 8014574:	68db      	ldr	r3, [r3, #12]
 8014576:	685b      	ldr	r3, [r3, #4]
 8014578:	8bba      	ldrh	r2, [r7, #28]
 801457a:	6878      	ldr	r0, [r7, #4]
 801457c:	f7ff fdfa 	bl	8014174 <tcp_output_alloc_header>
 8014580:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8014582:	69bb      	ldr	r3, [r7, #24]
 8014584:	2b00      	cmp	r3, #0
 8014586:	d102      	bne.n	801458e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8014588:	f04f 33ff 	mov.w	r3, #4294967295
 801458c:	e04c      	b.n	8014628 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801458e:	69bb      	ldr	r3, [r7, #24]
 8014590:	685b      	ldr	r3, [r3, #4]
 8014592:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8014594:	7ffb      	ldrb	r3, [r7, #31]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d011      	beq.n	80145be <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801459a:	697b      	ldr	r3, [r7, #20]
 801459c:	899b      	ldrh	r3, [r3, #12]
 801459e:	b29b      	uxth	r3, r3
 80145a0:	b21b      	sxth	r3, r3
 80145a2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80145a6:	b21c      	sxth	r4, r3
 80145a8:	2011      	movs	r0, #17
 80145aa:	f7f7 fceb 	bl	800bf84 <lwip_htons>
 80145ae:	4603      	mov	r3, r0
 80145b0:	b21b      	sxth	r3, r3
 80145b2:	4323      	orrs	r3, r4
 80145b4:	b21b      	sxth	r3, r3
 80145b6:	b29a      	uxth	r2, r3
 80145b8:	697b      	ldr	r3, [r7, #20]
 80145ba:	819a      	strh	r2, [r3, #12]
 80145bc:	e010      	b.n	80145e0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80145be:	69bb      	ldr	r3, [r7, #24]
 80145c0:	685b      	ldr	r3, [r3, #4]
 80145c2:	3314      	adds	r3, #20
 80145c4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80145c6:	6a3b      	ldr	r3, [r7, #32]
 80145c8:	6858      	ldr	r0, [r3, #4]
 80145ca:	6a3b      	ldr	r3, [r7, #32]
 80145cc:	685b      	ldr	r3, [r3, #4]
 80145ce:	891a      	ldrh	r2, [r3, #8]
 80145d0:	6a3b      	ldr	r3, [r7, #32]
 80145d2:	891b      	ldrh	r3, [r3, #8]
 80145d4:	1ad3      	subs	r3, r2, r3
 80145d6:	b29b      	uxth	r3, r3
 80145d8:	2201      	movs	r2, #1
 80145da:	6939      	ldr	r1, [r7, #16]
 80145dc:	f7f9 fd90 	bl	800e100 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80145e0:	6a3b      	ldr	r3, [r7, #32]
 80145e2:	68db      	ldr	r3, [r3, #12]
 80145e4:	685b      	ldr	r3, [r3, #4]
 80145e6:	4618      	mov	r0, r3
 80145e8:	f7f7 fce2 	bl	800bfb0 <lwip_htonl>
 80145ec:	4603      	mov	r3, r0
 80145ee:	3301      	adds	r3, #1
 80145f0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	1ad3      	subs	r3, r2, r3
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	da02      	bge.n	8014604 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	68fa      	ldr	r2, [r7, #12]
 8014602:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8014604:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014608:	2200      	movs	r2, #0
 801460a:	69b9      	ldr	r1, [r7, #24]
 801460c:	6878      	ldr	r0, [r7, #4]
 801460e:	f7ff fdef 	bl	80141f0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8014612:	687a      	ldr	r2, [r7, #4]
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	3304      	adds	r3, #4
 8014618:	69b9      	ldr	r1, [r7, #24]
 801461a:	6878      	ldr	r0, [r7, #4]
 801461c:	f7ff fe26 	bl	801426c <tcp_output_control_segment>
 8014620:	4603      	mov	r3, r0
 8014622:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8014624:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8014628:	4618      	mov	r0, r3
 801462a:	372c      	adds	r7, #44	@ 0x2c
 801462c:	46bd      	mov	sp, r7
 801462e:	bd90      	pop	{r4, r7, pc}
 8014630:	0801e270 	.word	0x0801e270
 8014634:	0801ea68 	.word	0x0801ea68
 8014638:	0801e2c4 	.word	0x0801e2c4

0801463c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801463c:	b580      	push	{r7, lr}
 801463e:	b082      	sub	sp, #8
 8014640:	af00      	add	r7, sp, #0
 8014642:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8014644:	f7f9 ffa4 	bl	800e590 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8014648:	4b0a      	ldr	r3, [pc, #40]	@ (8014674 <tcpip_tcp_timer+0x38>)
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	2b00      	cmp	r3, #0
 801464e:	d103      	bne.n	8014658 <tcpip_tcp_timer+0x1c>
 8014650:	4b09      	ldr	r3, [pc, #36]	@ (8014678 <tcpip_tcp_timer+0x3c>)
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	2b00      	cmp	r3, #0
 8014656:	d005      	beq.n	8014664 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8014658:	2200      	movs	r2, #0
 801465a:	4908      	ldr	r1, [pc, #32]	@ (801467c <tcpip_tcp_timer+0x40>)
 801465c:	20fa      	movs	r0, #250	@ 0xfa
 801465e:	f000 f8f3 	bl	8014848 <sys_timeout>
 8014662:	e003      	b.n	801466c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8014664:	4b06      	ldr	r3, [pc, #24]	@ (8014680 <tcpip_tcp_timer+0x44>)
 8014666:	2200      	movs	r2, #0
 8014668:	601a      	str	r2, [r3, #0]
  }
}
 801466a:	bf00      	nop
 801466c:	bf00      	nop
 801466e:	3708      	adds	r7, #8
 8014670:	46bd      	mov	sp, r7
 8014672:	bd80      	pop	{r7, pc}
 8014674:	20066e14 	.word	0x20066e14
 8014678:	20066e18 	.word	0x20066e18
 801467c:	0801463d 	.word	0x0801463d
 8014680:	20066e60 	.word	0x20066e60

08014684 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8014684:	b580      	push	{r7, lr}
 8014686:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8014688:	4b0a      	ldr	r3, [pc, #40]	@ (80146b4 <tcp_timer_needed+0x30>)
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d10f      	bne.n	80146b0 <tcp_timer_needed+0x2c>
 8014690:	4b09      	ldr	r3, [pc, #36]	@ (80146b8 <tcp_timer_needed+0x34>)
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	2b00      	cmp	r3, #0
 8014696:	d103      	bne.n	80146a0 <tcp_timer_needed+0x1c>
 8014698:	4b08      	ldr	r3, [pc, #32]	@ (80146bc <tcp_timer_needed+0x38>)
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d007      	beq.n	80146b0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80146a0:	4b04      	ldr	r3, [pc, #16]	@ (80146b4 <tcp_timer_needed+0x30>)
 80146a2:	2201      	movs	r2, #1
 80146a4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80146a6:	2200      	movs	r2, #0
 80146a8:	4905      	ldr	r1, [pc, #20]	@ (80146c0 <tcp_timer_needed+0x3c>)
 80146aa:	20fa      	movs	r0, #250	@ 0xfa
 80146ac:	f000 f8cc 	bl	8014848 <sys_timeout>
  }
}
 80146b0:	bf00      	nop
 80146b2:	bd80      	pop	{r7, pc}
 80146b4:	20066e60 	.word	0x20066e60
 80146b8:	20066e14 	.word	0x20066e14
 80146bc:	20066e18 	.word	0x20066e18
 80146c0:	0801463d 	.word	0x0801463d

080146c4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b086      	sub	sp, #24
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	60f8      	str	r0, [r7, #12]
 80146cc:	60b9      	str	r1, [r7, #8]
 80146ce:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80146d0:	200a      	movs	r0, #10
 80146d2:	f7f8 fbf5 	bl	800cec0 <memp_malloc>
 80146d6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80146d8:	693b      	ldr	r3, [r7, #16]
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d109      	bne.n	80146f2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80146de:	693b      	ldr	r3, [r7, #16]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d151      	bne.n	8014788 <sys_timeout_abs+0xc4>
 80146e4:	4b2a      	ldr	r3, [pc, #168]	@ (8014790 <sys_timeout_abs+0xcc>)
 80146e6:	22be      	movs	r2, #190	@ 0xbe
 80146e8:	492a      	ldr	r1, [pc, #168]	@ (8014794 <sys_timeout_abs+0xd0>)
 80146ea:	482b      	ldr	r0, [pc, #172]	@ (8014798 <sys_timeout_abs+0xd4>)
 80146ec:	f004 fb32 	bl	8018d54 <iprintf>
    return;
 80146f0:	e04a      	b.n	8014788 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80146f2:	693b      	ldr	r3, [r7, #16]
 80146f4:	2200      	movs	r2, #0
 80146f6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80146f8:	693b      	ldr	r3, [r7, #16]
 80146fa:	68ba      	ldr	r2, [r7, #8]
 80146fc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80146fe:	693b      	ldr	r3, [r7, #16]
 8014700:	687a      	ldr	r2, [r7, #4]
 8014702:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8014704:	693b      	ldr	r3, [r7, #16]
 8014706:	68fa      	ldr	r2, [r7, #12]
 8014708:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801470a:	4b24      	ldr	r3, [pc, #144]	@ (801479c <sys_timeout_abs+0xd8>)
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d103      	bne.n	801471a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8014712:	4a22      	ldr	r2, [pc, #136]	@ (801479c <sys_timeout_abs+0xd8>)
 8014714:	693b      	ldr	r3, [r7, #16]
 8014716:	6013      	str	r3, [r2, #0]
    return;
 8014718:	e037      	b.n	801478a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801471a:	693b      	ldr	r3, [r7, #16]
 801471c:	685a      	ldr	r2, [r3, #4]
 801471e:	4b1f      	ldr	r3, [pc, #124]	@ (801479c <sys_timeout_abs+0xd8>)
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	685b      	ldr	r3, [r3, #4]
 8014724:	1ad3      	subs	r3, r2, r3
 8014726:	0fdb      	lsrs	r3, r3, #31
 8014728:	f003 0301 	and.w	r3, r3, #1
 801472c:	b2db      	uxtb	r3, r3
 801472e:	2b00      	cmp	r3, #0
 8014730:	d007      	beq.n	8014742 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8014732:	4b1a      	ldr	r3, [pc, #104]	@ (801479c <sys_timeout_abs+0xd8>)
 8014734:	681a      	ldr	r2, [r3, #0]
 8014736:	693b      	ldr	r3, [r7, #16]
 8014738:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801473a:	4a18      	ldr	r2, [pc, #96]	@ (801479c <sys_timeout_abs+0xd8>)
 801473c:	693b      	ldr	r3, [r7, #16]
 801473e:	6013      	str	r3, [r2, #0]
 8014740:	e023      	b.n	801478a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8014742:	4b16      	ldr	r3, [pc, #88]	@ (801479c <sys_timeout_abs+0xd8>)
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	617b      	str	r3, [r7, #20]
 8014748:	e01a      	b.n	8014780 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801474a:	697b      	ldr	r3, [r7, #20]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d00b      	beq.n	801476a <sys_timeout_abs+0xa6>
 8014752:	693b      	ldr	r3, [r7, #16]
 8014754:	685a      	ldr	r2, [r3, #4]
 8014756:	697b      	ldr	r3, [r7, #20]
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	685b      	ldr	r3, [r3, #4]
 801475c:	1ad3      	subs	r3, r2, r3
 801475e:	0fdb      	lsrs	r3, r3, #31
 8014760:	f003 0301 	and.w	r3, r3, #1
 8014764:	b2db      	uxtb	r3, r3
 8014766:	2b00      	cmp	r3, #0
 8014768:	d007      	beq.n	801477a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801476a:	697b      	ldr	r3, [r7, #20]
 801476c:	681a      	ldr	r2, [r3, #0]
 801476e:	693b      	ldr	r3, [r7, #16]
 8014770:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8014772:	697b      	ldr	r3, [r7, #20]
 8014774:	693a      	ldr	r2, [r7, #16]
 8014776:	601a      	str	r2, [r3, #0]
        break;
 8014778:	e007      	b.n	801478a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801477a:	697b      	ldr	r3, [r7, #20]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	617b      	str	r3, [r7, #20]
 8014780:	697b      	ldr	r3, [r7, #20]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d1e1      	bne.n	801474a <sys_timeout_abs+0x86>
 8014786:	e000      	b.n	801478a <sys_timeout_abs+0xc6>
    return;
 8014788:	bf00      	nop
      }
    }
  }
}
 801478a:	3718      	adds	r7, #24
 801478c:	46bd      	mov	sp, r7
 801478e:	bd80      	pop	{r7, pc}
 8014790:	0801ea8c 	.word	0x0801ea8c
 8014794:	0801eac0 	.word	0x0801eac0
 8014798:	0801eb00 	.word	0x0801eb00
 801479c:	20066e58 	.word	0x20066e58

080147a0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80147a0:	b580      	push	{r7, lr}
 80147a2:	b086      	sub	sp, #24
 80147a4:	af00      	add	r7, sp, #0
 80147a6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	685b      	ldr	r3, [r3, #4]
 80147b0:	4798      	blx	r3

  now = sys_now();
 80147b2:	f7f3 fdb1 	bl	8008318 <sys_now>
 80147b6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80147b8:	697b      	ldr	r3, [r7, #20]
 80147ba:	681a      	ldr	r2, [r3, #0]
 80147bc:	4b0f      	ldr	r3, [pc, #60]	@ (80147fc <lwip_cyclic_timer+0x5c>)
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	4413      	add	r3, r2
 80147c2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80147c4:	68fa      	ldr	r2, [r7, #12]
 80147c6:	693b      	ldr	r3, [r7, #16]
 80147c8:	1ad3      	subs	r3, r2, r3
 80147ca:	0fdb      	lsrs	r3, r3, #31
 80147cc:	f003 0301 	and.w	r3, r3, #1
 80147d0:	b2db      	uxtb	r3, r3
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d009      	beq.n	80147ea <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80147d6:	697b      	ldr	r3, [r7, #20]
 80147d8:	681a      	ldr	r2, [r3, #0]
 80147da:	693b      	ldr	r3, [r7, #16]
 80147dc:	4413      	add	r3, r2
 80147de:	687a      	ldr	r2, [r7, #4]
 80147e0:	4907      	ldr	r1, [pc, #28]	@ (8014800 <lwip_cyclic_timer+0x60>)
 80147e2:	4618      	mov	r0, r3
 80147e4:	f7ff ff6e 	bl	80146c4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80147e8:	e004      	b.n	80147f4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80147ea:	687a      	ldr	r2, [r7, #4]
 80147ec:	4904      	ldr	r1, [pc, #16]	@ (8014800 <lwip_cyclic_timer+0x60>)
 80147ee:	68f8      	ldr	r0, [r7, #12]
 80147f0:	f7ff ff68 	bl	80146c4 <sys_timeout_abs>
}
 80147f4:	bf00      	nop
 80147f6:	3718      	adds	r7, #24
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}
 80147fc:	20066e5c 	.word	0x20066e5c
 8014800:	080147a1 	.word	0x080147a1

08014804 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8014804:	b580      	push	{r7, lr}
 8014806:	b082      	sub	sp, #8
 8014808:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801480a:	2301      	movs	r3, #1
 801480c:	607b      	str	r3, [r7, #4]
 801480e:	e00e      	b.n	801482e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8014810:	4a0b      	ldr	r2, [pc, #44]	@ (8014840 <sys_timeouts_init+0x3c>)
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	00db      	lsls	r3, r3, #3
 801481c:	4a08      	ldr	r2, [pc, #32]	@ (8014840 <sys_timeouts_init+0x3c>)
 801481e:	4413      	add	r3, r2
 8014820:	461a      	mov	r2, r3
 8014822:	4908      	ldr	r1, [pc, #32]	@ (8014844 <sys_timeouts_init+0x40>)
 8014824:	f000 f810 	bl	8014848 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	3301      	adds	r3, #1
 801482c:	607b      	str	r3, [r7, #4]
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	2b03      	cmp	r3, #3
 8014832:	d9ed      	bls.n	8014810 <sys_timeouts_init+0xc>
  }
}
 8014834:	bf00      	nop
 8014836:	bf00      	nop
 8014838:	3708      	adds	r7, #8
 801483a:	46bd      	mov	sp, r7
 801483c:	bd80      	pop	{r7, pc}
 801483e:	bf00      	nop
 8014840:	0801f740 	.word	0x0801f740
 8014844:	080147a1 	.word	0x080147a1

08014848 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b086      	sub	sp, #24
 801484c:	af00      	add	r7, sp, #0
 801484e:	60f8      	str	r0, [r7, #12]
 8014850:	60b9      	str	r1, [r7, #8]
 8014852:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801485a:	d306      	bcc.n	801486a <sys_timeout+0x22>
 801485c:	4b0a      	ldr	r3, [pc, #40]	@ (8014888 <sys_timeout+0x40>)
 801485e:	f240 1229 	movw	r2, #297	@ 0x129
 8014862:	490a      	ldr	r1, [pc, #40]	@ (801488c <sys_timeout+0x44>)
 8014864:	480a      	ldr	r0, [pc, #40]	@ (8014890 <sys_timeout+0x48>)
 8014866:	f004 fa75 	bl	8018d54 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801486a:	f7f3 fd55 	bl	8008318 <sys_now>
 801486e:	4602      	mov	r2, r0
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	4413      	add	r3, r2
 8014874:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8014876:	687a      	ldr	r2, [r7, #4]
 8014878:	68b9      	ldr	r1, [r7, #8]
 801487a:	6978      	ldr	r0, [r7, #20]
 801487c:	f7ff ff22 	bl	80146c4 <sys_timeout_abs>
#endif
}
 8014880:	bf00      	nop
 8014882:	3718      	adds	r7, #24
 8014884:	46bd      	mov	sp, r7
 8014886:	bd80      	pop	{r7, pc}
 8014888:	0801ea8c 	.word	0x0801ea8c
 801488c:	0801eb28 	.word	0x0801eb28
 8014890:	0801eb00 	.word	0x0801eb00

08014894 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8014894:	b580      	push	{r7, lr}
 8014896:	b084      	sub	sp, #16
 8014898:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801489a:	f7f3 fd3d 	bl	8008318 <sys_now>
 801489e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80148a0:	4b17      	ldr	r3, [pc, #92]	@ (8014900 <sys_check_timeouts+0x6c>)
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80148a6:	68bb      	ldr	r3, [r7, #8]
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d022      	beq.n	80148f2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	685b      	ldr	r3, [r3, #4]
 80148b0:	68fa      	ldr	r2, [r7, #12]
 80148b2:	1ad3      	subs	r3, r2, r3
 80148b4:	0fdb      	lsrs	r3, r3, #31
 80148b6:	f003 0301 	and.w	r3, r3, #1
 80148ba:	b2db      	uxtb	r3, r3
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d11a      	bne.n	80148f6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80148c0:	68bb      	ldr	r3, [r7, #8]
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	4a0e      	ldr	r2, [pc, #56]	@ (8014900 <sys_check_timeouts+0x6c>)
 80148c6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80148c8:	68bb      	ldr	r3, [r7, #8]
 80148ca:	689b      	ldr	r3, [r3, #8]
 80148cc:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	68db      	ldr	r3, [r3, #12]
 80148d2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80148d4:	68bb      	ldr	r3, [r7, #8]
 80148d6:	685b      	ldr	r3, [r3, #4]
 80148d8:	4a0a      	ldr	r2, [pc, #40]	@ (8014904 <sys_check_timeouts+0x70>)
 80148da:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80148dc:	68b9      	ldr	r1, [r7, #8]
 80148de:	200a      	movs	r0, #10
 80148e0:	f7f8 fb64 	bl	800cfac <memp_free>
    if (handler != NULL) {
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d0da      	beq.n	80148a0 <sys_check_timeouts+0xc>
      handler(arg);
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	6838      	ldr	r0, [r7, #0]
 80148ee:	4798      	blx	r3
  do {
 80148f0:	e7d6      	b.n	80148a0 <sys_check_timeouts+0xc>
      return;
 80148f2:	bf00      	nop
 80148f4:	e000      	b.n	80148f8 <sys_check_timeouts+0x64>
      return;
 80148f6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80148f8:	3710      	adds	r7, #16
 80148fa:	46bd      	mov	sp, r7
 80148fc:	bd80      	pop	{r7, pc}
 80148fe:	bf00      	nop
 8014900:	20066e58 	.word	0x20066e58
 8014904:	20066e5c 	.word	0x20066e5c

08014908 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8014908:	b580      	push	{r7, lr}
 801490a:	b082      	sub	sp, #8
 801490c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801490e:	4b16      	ldr	r3, [pc, #88]	@ (8014968 <sys_timeouts_sleeptime+0x60>)
 8014910:	681b      	ldr	r3, [r3, #0]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d102      	bne.n	801491c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8014916:	f04f 33ff 	mov.w	r3, #4294967295
 801491a:	e020      	b.n	801495e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801491c:	f7f3 fcfc 	bl	8008318 <sys_now>
 8014920:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8014922:	4b11      	ldr	r3, [pc, #68]	@ (8014968 <sys_timeouts_sleeptime+0x60>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	685a      	ldr	r2, [r3, #4]
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	1ad3      	subs	r3, r2, r3
 801492c:	0fdb      	lsrs	r3, r3, #31
 801492e:	f003 0301 	and.w	r3, r3, #1
 8014932:	b2db      	uxtb	r3, r3
 8014934:	2b00      	cmp	r3, #0
 8014936:	d001      	beq.n	801493c <sys_timeouts_sleeptime+0x34>
    return 0;
 8014938:	2300      	movs	r3, #0
 801493a:	e010      	b.n	801495e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801493c:	4b0a      	ldr	r3, [pc, #40]	@ (8014968 <sys_timeouts_sleeptime+0x60>)
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	685a      	ldr	r2, [r3, #4]
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	1ad3      	subs	r3, r2, r3
 8014946:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	2b00      	cmp	r3, #0
 801494c:	da06      	bge.n	801495c <sys_timeouts_sleeptime+0x54>
 801494e:	4b07      	ldr	r3, [pc, #28]	@ (801496c <sys_timeouts_sleeptime+0x64>)
 8014950:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8014954:	4906      	ldr	r1, [pc, #24]	@ (8014970 <sys_timeouts_sleeptime+0x68>)
 8014956:	4807      	ldr	r0, [pc, #28]	@ (8014974 <sys_timeouts_sleeptime+0x6c>)
 8014958:	f004 f9fc 	bl	8018d54 <iprintf>
    return ret;
 801495c:	683b      	ldr	r3, [r7, #0]
  }
}
 801495e:	4618      	mov	r0, r3
 8014960:	3708      	adds	r7, #8
 8014962:	46bd      	mov	sp, r7
 8014964:	bd80      	pop	{r7, pc}
 8014966:	bf00      	nop
 8014968:	20066e58 	.word	0x20066e58
 801496c:	0801ea8c 	.word	0x0801ea8c
 8014970:	0801eb60 	.word	0x0801eb60
 8014974:	0801eb00 	.word	0x0801eb00

08014978 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801497c:	f003 fa34 	bl	8017de8 <rand>
 8014980:	4603      	mov	r3, r0
 8014982:	b29b      	uxth	r3, r3
 8014984:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014988:	b29b      	uxth	r3, r3
 801498a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801498e:	b29a      	uxth	r2, r3
 8014990:	4b01      	ldr	r3, [pc, #4]	@ (8014998 <udp_init+0x20>)
 8014992:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014994:	bf00      	nop
 8014996:	bd80      	pop	{r7, pc}
 8014998:	2000002c 	.word	0x2000002c

0801499c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801499c:	b480      	push	{r7}
 801499e:	b083      	sub	sp, #12
 80149a0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80149a2:	2300      	movs	r3, #0
 80149a4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80149a6:	4b17      	ldr	r3, [pc, #92]	@ (8014a04 <udp_new_port+0x68>)
 80149a8:	881b      	ldrh	r3, [r3, #0]
 80149aa:	1c5a      	adds	r2, r3, #1
 80149ac:	b291      	uxth	r1, r2
 80149ae:	4a15      	ldr	r2, [pc, #84]	@ (8014a04 <udp_new_port+0x68>)
 80149b0:	8011      	strh	r1, [r2, #0]
 80149b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80149b6:	4293      	cmp	r3, r2
 80149b8:	d103      	bne.n	80149c2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80149ba:	4b12      	ldr	r3, [pc, #72]	@ (8014a04 <udp_new_port+0x68>)
 80149bc:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80149c0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80149c2:	4b11      	ldr	r3, [pc, #68]	@ (8014a08 <udp_new_port+0x6c>)
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	603b      	str	r3, [r7, #0]
 80149c8:	e011      	b.n	80149ee <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	8a5a      	ldrh	r2, [r3, #18]
 80149ce:	4b0d      	ldr	r3, [pc, #52]	@ (8014a04 <udp_new_port+0x68>)
 80149d0:	881b      	ldrh	r3, [r3, #0]
 80149d2:	429a      	cmp	r2, r3
 80149d4:	d108      	bne.n	80149e8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80149d6:	88fb      	ldrh	r3, [r7, #6]
 80149d8:	3301      	adds	r3, #1
 80149da:	80fb      	strh	r3, [r7, #6]
 80149dc:	88fb      	ldrh	r3, [r7, #6]
 80149de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80149e2:	d3e0      	bcc.n	80149a6 <udp_new_port+0xa>
        return 0;
 80149e4:	2300      	movs	r3, #0
 80149e6:	e007      	b.n	80149f8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	68db      	ldr	r3, [r3, #12]
 80149ec:	603b      	str	r3, [r7, #0]
 80149ee:	683b      	ldr	r3, [r7, #0]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d1ea      	bne.n	80149ca <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80149f4:	4b03      	ldr	r3, [pc, #12]	@ (8014a04 <udp_new_port+0x68>)
 80149f6:	881b      	ldrh	r3, [r3, #0]
}
 80149f8:	4618      	mov	r0, r3
 80149fa:	370c      	adds	r7, #12
 80149fc:	46bd      	mov	sp, r7
 80149fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a02:	4770      	bx	lr
 8014a04:	2000002c 	.word	0x2000002c
 8014a08:	20066e64 	.word	0x20066e64

08014a0c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b084      	sub	sp, #16
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	60f8      	str	r0, [r7, #12]
 8014a14:	60b9      	str	r1, [r7, #8]
 8014a16:	4613      	mov	r3, r2
 8014a18:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8014a1a:	68fb      	ldr	r3, [r7, #12]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d105      	bne.n	8014a2c <udp_input_local_match+0x20>
 8014a20:	4b2a      	ldr	r3, [pc, #168]	@ (8014acc <udp_input_local_match+0xc0>)
 8014a22:	2287      	movs	r2, #135	@ 0x87
 8014a24:	492a      	ldr	r1, [pc, #168]	@ (8014ad0 <udp_input_local_match+0xc4>)
 8014a26:	482b      	ldr	r0, [pc, #172]	@ (8014ad4 <udp_input_local_match+0xc8>)
 8014a28:	f004 f994 	bl	8018d54 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8014a2c:	68bb      	ldr	r3, [r7, #8]
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d105      	bne.n	8014a3e <udp_input_local_match+0x32>
 8014a32:	4b26      	ldr	r3, [pc, #152]	@ (8014acc <udp_input_local_match+0xc0>)
 8014a34:	2288      	movs	r2, #136	@ 0x88
 8014a36:	4928      	ldr	r1, [pc, #160]	@ (8014ad8 <udp_input_local_match+0xcc>)
 8014a38:	4826      	ldr	r0, [pc, #152]	@ (8014ad4 <udp_input_local_match+0xc8>)
 8014a3a:	f004 f98b 	bl	8018d54 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014a3e:	68fb      	ldr	r3, [r7, #12]
 8014a40:	7a1b      	ldrb	r3, [r3, #8]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d00b      	beq.n	8014a5e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	7a1a      	ldrb	r2, [r3, #8]
 8014a4a:	4b24      	ldr	r3, [pc, #144]	@ (8014adc <udp_input_local_match+0xd0>)
 8014a4c:	685b      	ldr	r3, [r3, #4]
 8014a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014a52:	3301      	adds	r3, #1
 8014a54:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014a56:	429a      	cmp	r2, r3
 8014a58:	d001      	beq.n	8014a5e <udp_input_local_match+0x52>
    return 0;
 8014a5a:	2300      	movs	r3, #0
 8014a5c:	e031      	b.n	8014ac2 <udp_input_local_match+0xb6>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8014a5e:	79fb      	ldrb	r3, [r7, #7]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d01e      	beq.n	8014aa2 <udp_input_local_match+0x96>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	7a5b      	ldrb	r3, [r3, #9]
 8014a68:	f003 0320 	and.w	r3, r3, #32
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d027      	beq.n	8014ac0 <udp_input_local_match+0xb4>
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d013      	beq.n	8014a9e <udp_input_local_match+0x92>
 8014a76:	68fb      	ldr	r3, [r7, #12]
 8014a78:	681b      	ldr	r3, [r3, #0]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d00f      	beq.n	8014a9e <udp_input_local_match+0x92>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8014a7e:	4b17      	ldr	r3, [pc, #92]	@ (8014adc <udp_input_local_match+0xd0>)
 8014a80:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a86:	d00a      	beq.n	8014a9e <udp_input_local_match+0x92>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8014a88:	68fb      	ldr	r3, [r7, #12]
 8014a8a:	681a      	ldr	r2, [r3, #0]
 8014a8c:	4b13      	ldr	r3, [pc, #76]	@ (8014adc <udp_input_local_match+0xd0>)
 8014a8e:	695b      	ldr	r3, [r3, #20]
 8014a90:	405a      	eors	r2, r3
 8014a92:	68bb      	ldr	r3, [r7, #8]
 8014a94:	3308      	adds	r3, #8
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d110      	bne.n	8014ac0 <udp_input_local_match+0xb4>
          return 1;
 8014a9e:	2301      	movs	r3, #1
 8014aa0:	e00f      	b.n	8014ac2 <udp_input_local_match+0xb6>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8014aa2:	68fb      	ldr	r3, [r7, #12]
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d009      	beq.n	8014abc <udp_input_local_match+0xb0>
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d005      	beq.n	8014abc <udp_input_local_match+0xb0>
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	681a      	ldr	r2, [r3, #0]
 8014ab4:	4b09      	ldr	r3, [pc, #36]	@ (8014adc <udp_input_local_match+0xd0>)
 8014ab6:	695b      	ldr	r3, [r3, #20]
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d101      	bne.n	8014ac0 <udp_input_local_match+0xb4>
        return 1;
 8014abc:	2301      	movs	r3, #1
 8014abe:	e000      	b.n	8014ac2 <udp_input_local_match+0xb6>
      }
  }

  return 0;
 8014ac0:	2300      	movs	r3, #0
}
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	3710      	adds	r7, #16
 8014ac6:	46bd      	mov	sp, r7
 8014ac8:	bd80      	pop	{r7, pc}
 8014aca:	bf00      	nop
 8014acc:	0801eb74 	.word	0x0801eb74
 8014ad0:	0801eba4 	.word	0x0801eba4
 8014ad4:	0801ebc8 	.word	0x0801ebc8
 8014ad8:	0801ebf0 	.word	0x0801ebf0
 8014adc:	20063bac 	.word	0x20063bac

08014ae0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8014ae0:	b590      	push	{r4, r7, lr}
 8014ae2:	b08d      	sub	sp, #52	@ 0x34
 8014ae4:	af02      	add	r7, sp, #8
 8014ae6:	6078      	str	r0, [r7, #4]
 8014ae8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8014aea:	2300      	movs	r3, #0
 8014aec:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d105      	bne.n	8014b00 <udp_input+0x20>
 8014af4:	4b7c      	ldr	r3, [pc, #496]	@ (8014ce8 <udp_input+0x208>)
 8014af6:	22cf      	movs	r2, #207	@ 0xcf
 8014af8:	497c      	ldr	r1, [pc, #496]	@ (8014cec <udp_input+0x20c>)
 8014afa:	487d      	ldr	r0, [pc, #500]	@ (8014cf0 <udp_input+0x210>)
 8014afc:	f004 f92a 	bl	8018d54 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8014b00:	683b      	ldr	r3, [r7, #0]
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d105      	bne.n	8014b12 <udp_input+0x32>
 8014b06:	4b78      	ldr	r3, [pc, #480]	@ (8014ce8 <udp_input+0x208>)
 8014b08:	22d0      	movs	r2, #208	@ 0xd0
 8014b0a:	497a      	ldr	r1, [pc, #488]	@ (8014cf4 <udp_input+0x214>)
 8014b0c:	4878      	ldr	r0, [pc, #480]	@ (8014cf0 <udp_input+0x210>)
 8014b0e:	f004 f921 	bl	8018d54 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	895b      	ldrh	r3, [r3, #10]
 8014b16:	2b07      	cmp	r3, #7
 8014b18:	d803      	bhi.n	8014b22 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8014b1a:	6878      	ldr	r0, [r7, #4]
 8014b1c:	f7f9 f8ea 	bl	800dcf4 <pbuf_free>
    goto end;
 8014b20:	e0de      	b.n	8014ce0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	685b      	ldr	r3, [r3, #4]
 8014b26:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8014b28:	4b73      	ldr	r3, [pc, #460]	@ (8014cf8 <udp_input+0x218>)
 8014b2a:	695b      	ldr	r3, [r3, #20]
 8014b2c:	4a72      	ldr	r2, [pc, #456]	@ (8014cf8 <udp_input+0x218>)
 8014b2e:	6812      	ldr	r2, [r2, #0]
 8014b30:	4611      	mov	r1, r2
 8014b32:	4618      	mov	r0, r3
 8014b34:	f001 ff32 	bl	801699c <ip4_addr_isbroadcast_u32>
 8014b38:	4603      	mov	r3, r0
 8014b3a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8014b3c:	697b      	ldr	r3, [r7, #20]
 8014b3e:	881b      	ldrh	r3, [r3, #0]
 8014b40:	b29b      	uxth	r3, r3
 8014b42:	4618      	mov	r0, r3
 8014b44:	f7f7 fa1e 	bl	800bf84 <lwip_htons>
 8014b48:	4603      	mov	r3, r0
 8014b4a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8014b4c:	697b      	ldr	r3, [r7, #20]
 8014b4e:	885b      	ldrh	r3, [r3, #2]
 8014b50:	b29b      	uxth	r3, r3
 8014b52:	4618      	mov	r0, r3
 8014b54:	f7f7 fa16 	bl	800bf84 <lwip_htons>
 8014b58:	4603      	mov	r3, r0
 8014b5a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8014b60:	2300      	movs	r3, #0
 8014b62:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8014b64:	2300      	movs	r3, #0
 8014b66:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b68:	4b64      	ldr	r3, [pc, #400]	@ (8014cfc <udp_input+0x21c>)
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8014b6e:	e054      	b.n	8014c1a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8014b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b72:	8a5b      	ldrh	r3, [r3, #18]
 8014b74:	89fa      	ldrh	r2, [r7, #14]
 8014b76:	429a      	cmp	r2, r3
 8014b78:	d14a      	bne.n	8014c10 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8014b7a:	7cfb      	ldrb	r3, [r7, #19]
 8014b7c:	461a      	mov	r2, r3
 8014b7e:	6839      	ldr	r1, [r7, #0]
 8014b80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014b82:	f7ff ff43 	bl	8014a0c <udp_input_local_match>
 8014b86:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d041      	beq.n	8014c10 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8014b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b8e:	7c1b      	ldrb	r3, [r3, #16]
 8014b90:	f003 0304 	and.w	r3, r3, #4
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d11d      	bne.n	8014bd4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8014b98:	69fb      	ldr	r3, [r7, #28]
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d102      	bne.n	8014ba4 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8014b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ba0:	61fb      	str	r3, [r7, #28]
 8014ba2:	e017      	b.n	8014bd4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8014ba4:	7cfb      	ldrb	r3, [r7, #19]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d014      	beq.n	8014bd4 <udp_input+0xf4>
 8014baa:	4b53      	ldr	r3, [pc, #332]	@ (8014cf8 <udp_input+0x218>)
 8014bac:	695b      	ldr	r3, [r3, #20]
 8014bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bb2:	d10f      	bne.n	8014bd4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8014bb4:	69fb      	ldr	r3, [r7, #28]
 8014bb6:	681a      	ldr	r2, [r3, #0]
 8014bb8:	683b      	ldr	r3, [r7, #0]
 8014bba:	3304      	adds	r3, #4
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	429a      	cmp	r2, r3
 8014bc0:	d008      	beq.n	8014bd4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8014bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bc4:	681a      	ldr	r2, [r3, #0]
 8014bc6:	683b      	ldr	r3, [r7, #0]
 8014bc8:	3304      	adds	r3, #4
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	429a      	cmp	r2, r3
 8014bce:	d101      	bne.n	8014bd4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8014bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bd2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8014bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bd6:	8a9b      	ldrh	r3, [r3, #20]
 8014bd8:	8a3a      	ldrh	r2, [r7, #16]
 8014bda:	429a      	cmp	r2, r3
 8014bdc:	d118      	bne.n	8014c10 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8014bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014be0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d005      	beq.n	8014bf2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8014be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014be8:	685a      	ldr	r2, [r3, #4]
 8014bea:	4b43      	ldr	r3, [pc, #268]	@ (8014cf8 <udp_input+0x218>)
 8014bec:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8014bee:	429a      	cmp	r2, r3
 8014bf0:	d10e      	bne.n	8014c10 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8014bf2:	6a3b      	ldr	r3, [r7, #32]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d014      	beq.n	8014c22 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8014bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bfa:	68da      	ldr	r2, [r3, #12]
 8014bfc:	6a3b      	ldr	r3, [r7, #32]
 8014bfe:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8014c00:	4b3e      	ldr	r3, [pc, #248]	@ (8014cfc <udp_input+0x21c>)
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c06:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8014c08:	4a3c      	ldr	r2, [pc, #240]	@ (8014cfc <udp_input+0x21c>)
 8014c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c0c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8014c0e:	e008      	b.n	8014c22 <udp_input+0x142>
      }
    }

    prev = pcb;
 8014c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c12:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8014c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c16:	68db      	ldr	r3, [r3, #12]
 8014c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d1a7      	bne.n	8014b70 <udp_input+0x90>
 8014c20:	e000      	b.n	8014c24 <udp_input+0x144>
        break;
 8014c22:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8014c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d101      	bne.n	8014c2e <udp_input+0x14e>
    pcb = uncon_pcb;
 8014c2a:	69fb      	ldr	r3, [r7, #28]
 8014c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8014c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d002      	beq.n	8014c3a <udp_input+0x15a>
    for_us = 1;
 8014c34:	2301      	movs	r3, #1
 8014c36:	76fb      	strb	r3, [r7, #27]
 8014c38:	e00a      	b.n	8014c50 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8014c3a:	683b      	ldr	r3, [r7, #0]
 8014c3c:	3304      	adds	r3, #4
 8014c3e:	681a      	ldr	r2, [r3, #0]
 8014c40:	4b2d      	ldr	r3, [pc, #180]	@ (8014cf8 <udp_input+0x218>)
 8014c42:	695b      	ldr	r3, [r3, #20]
 8014c44:	429a      	cmp	r2, r3
 8014c46:	bf0c      	ite	eq
 8014c48:	2301      	moveq	r3, #1
 8014c4a:	2300      	movne	r3, #0
 8014c4c:	b2db      	uxtb	r3, r3
 8014c4e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8014c50:	7efb      	ldrb	r3, [r7, #27]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d041      	beq.n	8014cda <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8014c56:	2108      	movs	r1, #8
 8014c58:	6878      	ldr	r0, [r7, #4]
 8014c5a:	f7f8 ffc5 	bl	800dbe8 <pbuf_remove_header>
 8014c5e:	4603      	mov	r3, r0
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d00a      	beq.n	8014c7a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8014c64:	4b20      	ldr	r3, [pc, #128]	@ (8014ce8 <udp_input+0x208>)
 8014c66:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8014c6a:	4925      	ldr	r1, [pc, #148]	@ (8014d00 <udp_input+0x220>)
 8014c6c:	4820      	ldr	r0, [pc, #128]	@ (8014cf0 <udp_input+0x210>)
 8014c6e:	f004 f871 	bl	8018d54 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8014c72:	6878      	ldr	r0, [r7, #4]
 8014c74:	f7f9 f83e 	bl	800dcf4 <pbuf_free>
      goto end;
 8014c78:	e032      	b.n	8014ce0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8014c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d012      	beq.n	8014ca6 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8014c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c82:	699b      	ldr	r3, [r3, #24]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d00a      	beq.n	8014c9e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8014c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c8a:	699c      	ldr	r4, [r3, #24]
 8014c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c8e:	69d8      	ldr	r0, [r3, #28]
 8014c90:	8a3b      	ldrh	r3, [r7, #16]
 8014c92:	9300      	str	r3, [sp, #0]
 8014c94:	4b1b      	ldr	r3, [pc, #108]	@ (8014d04 <udp_input+0x224>)
 8014c96:	687a      	ldr	r2, [r7, #4]
 8014c98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014c9a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8014c9c:	e021      	b.n	8014ce2 <udp_input+0x202>
        pbuf_free(p);
 8014c9e:	6878      	ldr	r0, [r7, #4]
 8014ca0:	f7f9 f828 	bl	800dcf4 <pbuf_free>
        goto end;
 8014ca4:	e01c      	b.n	8014ce0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8014ca6:	7cfb      	ldrb	r3, [r7, #19]
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d112      	bne.n	8014cd2 <udp_input+0x1f2>
 8014cac:	4b12      	ldr	r3, [pc, #72]	@ (8014cf8 <udp_input+0x218>)
 8014cae:	695b      	ldr	r3, [r3, #20]
 8014cb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014cb4:	2be0      	cmp	r3, #224	@ 0xe0
 8014cb6:	d00c      	beq.n	8014cd2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8014cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8014cf8 <udp_input+0x218>)
 8014cba:	899b      	ldrh	r3, [r3, #12]
 8014cbc:	3308      	adds	r3, #8
 8014cbe:	b29b      	uxth	r3, r3
 8014cc0:	b21b      	sxth	r3, r3
 8014cc2:	4619      	mov	r1, r3
 8014cc4:	6878      	ldr	r0, [r7, #4]
 8014cc6:	f7f9 f802 	bl	800dcce <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8014cca:	2103      	movs	r1, #3
 8014ccc:	6878      	ldr	r0, [r7, #4]
 8014cce:	f001 fb45 	bl	801635c <icmp_dest_unreach>
      pbuf_free(p);
 8014cd2:	6878      	ldr	r0, [r7, #4]
 8014cd4:	f7f9 f80e 	bl	800dcf4 <pbuf_free>
  return;
 8014cd8:	e003      	b.n	8014ce2 <udp_input+0x202>
    pbuf_free(p);
 8014cda:	6878      	ldr	r0, [r7, #4]
 8014cdc:	f7f9 f80a 	bl	800dcf4 <pbuf_free>
  return;
 8014ce0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8014ce2:	372c      	adds	r7, #44	@ 0x2c
 8014ce4:	46bd      	mov	sp, r7
 8014ce6:	bd90      	pop	{r4, r7, pc}
 8014ce8:	0801eb74 	.word	0x0801eb74
 8014cec:	0801ec18 	.word	0x0801ec18
 8014cf0:	0801ebc8 	.word	0x0801ebc8
 8014cf4:	0801ec30 	.word	0x0801ec30
 8014cf8:	20063bac 	.word	0x20063bac
 8014cfc:	20066e64 	.word	0x20066e64
 8014d00:	0801ec4c 	.word	0x0801ec4c
 8014d04:	20063bbc 	.word	0x20063bbc

08014d08 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	b088      	sub	sp, #32
 8014d0c:	af02      	add	r7, sp, #8
 8014d0e:	60f8      	str	r0, [r7, #12]
 8014d10:	60b9      	str	r1, [r7, #8]
 8014d12:	607a      	str	r2, [r7, #4]
 8014d14:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8014d16:	68fb      	ldr	r3, [r7, #12]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d109      	bne.n	8014d30 <udp_sendto+0x28>
 8014d1c:	4b23      	ldr	r3, [pc, #140]	@ (8014dac <udp_sendto+0xa4>)
 8014d1e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8014d22:	4923      	ldr	r1, [pc, #140]	@ (8014db0 <udp_sendto+0xa8>)
 8014d24:	4823      	ldr	r0, [pc, #140]	@ (8014db4 <udp_sendto+0xac>)
 8014d26:	f004 f815 	bl	8018d54 <iprintf>
 8014d2a:	f06f 030f 	mvn.w	r3, #15
 8014d2e:	e038      	b.n	8014da2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8014d30:	68bb      	ldr	r3, [r7, #8]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d109      	bne.n	8014d4a <udp_sendto+0x42>
 8014d36:	4b1d      	ldr	r3, [pc, #116]	@ (8014dac <udp_sendto+0xa4>)
 8014d38:	f240 2219 	movw	r2, #537	@ 0x219
 8014d3c:	491e      	ldr	r1, [pc, #120]	@ (8014db8 <udp_sendto+0xb0>)
 8014d3e:	481d      	ldr	r0, [pc, #116]	@ (8014db4 <udp_sendto+0xac>)
 8014d40:	f004 f808 	bl	8018d54 <iprintf>
 8014d44:	f06f 030f 	mvn.w	r3, #15
 8014d48:	e02b      	b.n	8014da2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d109      	bne.n	8014d64 <udp_sendto+0x5c>
 8014d50:	4b16      	ldr	r3, [pc, #88]	@ (8014dac <udp_sendto+0xa4>)
 8014d52:	f240 221a 	movw	r2, #538	@ 0x21a
 8014d56:	4919      	ldr	r1, [pc, #100]	@ (8014dbc <udp_sendto+0xb4>)
 8014d58:	4816      	ldr	r0, [pc, #88]	@ (8014db4 <udp_sendto+0xac>)
 8014d5a:	f003 fffb 	bl	8018d54 <iprintf>
 8014d5e:	f06f 030f 	mvn.w	r3, #15
 8014d62:	e01e      	b.n	8014da2 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	7a1b      	ldrb	r3, [r3, #8]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d006      	beq.n	8014d7a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	7a1b      	ldrb	r3, [r3, #8]
 8014d70:	4618      	mov	r0, r3
 8014d72:	f7f8 fc31 	bl	800d5d8 <netif_get_by_index>
 8014d76:	6178      	str	r0, [r7, #20]
 8014d78:	e003      	b.n	8014d82 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8014d7a:	6878      	ldr	r0, [r7, #4]
 8014d7c:	f001 fb78 	bl	8016470 <ip4_route>
 8014d80:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8014d82:	697b      	ldr	r3, [r7, #20]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d102      	bne.n	8014d8e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8014d88:	f06f 0303 	mvn.w	r3, #3
 8014d8c:	e009      	b.n	8014da2 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8014d8e:	887a      	ldrh	r2, [r7, #2]
 8014d90:	697b      	ldr	r3, [r7, #20]
 8014d92:	9300      	str	r3, [sp, #0]
 8014d94:	4613      	mov	r3, r2
 8014d96:	687a      	ldr	r2, [r7, #4]
 8014d98:	68b9      	ldr	r1, [r7, #8]
 8014d9a:	68f8      	ldr	r0, [r7, #12]
 8014d9c:	f000 f810 	bl	8014dc0 <udp_sendto_if>
 8014da0:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8014da2:	4618      	mov	r0, r3
 8014da4:	3718      	adds	r7, #24
 8014da6:	46bd      	mov	sp, r7
 8014da8:	bd80      	pop	{r7, pc}
 8014daa:	bf00      	nop
 8014dac:	0801eb74 	.word	0x0801eb74
 8014db0:	0801ec98 	.word	0x0801ec98
 8014db4:	0801ebc8 	.word	0x0801ebc8
 8014db8:	0801ecb0 	.word	0x0801ecb0
 8014dbc:	0801eccc 	.word	0x0801eccc

08014dc0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8014dc0:	b580      	push	{r7, lr}
 8014dc2:	b088      	sub	sp, #32
 8014dc4:	af02      	add	r7, sp, #8
 8014dc6:	60f8      	str	r0, [r7, #12]
 8014dc8:	60b9      	str	r1, [r7, #8]
 8014dca:	607a      	str	r2, [r7, #4]
 8014dcc:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d109      	bne.n	8014de8 <udp_sendto_if+0x28>
 8014dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8014e90 <udp_sendto_if+0xd0>)
 8014dd6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014dda:	492e      	ldr	r1, [pc, #184]	@ (8014e94 <udp_sendto_if+0xd4>)
 8014ddc:	482e      	ldr	r0, [pc, #184]	@ (8014e98 <udp_sendto_if+0xd8>)
 8014dde:	f003 ffb9 	bl	8018d54 <iprintf>
 8014de2:	f06f 030f 	mvn.w	r3, #15
 8014de6:	e04f      	b.n	8014e88 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8014de8:	68bb      	ldr	r3, [r7, #8]
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d109      	bne.n	8014e02 <udp_sendto_if+0x42>
 8014dee:	4b28      	ldr	r3, [pc, #160]	@ (8014e90 <udp_sendto_if+0xd0>)
 8014df0:	f240 2281 	movw	r2, #641	@ 0x281
 8014df4:	4929      	ldr	r1, [pc, #164]	@ (8014e9c <udp_sendto_if+0xdc>)
 8014df6:	4828      	ldr	r0, [pc, #160]	@ (8014e98 <udp_sendto_if+0xd8>)
 8014df8:	f003 ffac 	bl	8018d54 <iprintf>
 8014dfc:	f06f 030f 	mvn.w	r3, #15
 8014e00:	e042      	b.n	8014e88 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d109      	bne.n	8014e1c <udp_sendto_if+0x5c>
 8014e08:	4b21      	ldr	r3, [pc, #132]	@ (8014e90 <udp_sendto_if+0xd0>)
 8014e0a:	f240 2282 	movw	r2, #642	@ 0x282
 8014e0e:	4924      	ldr	r1, [pc, #144]	@ (8014ea0 <udp_sendto_if+0xe0>)
 8014e10:	4821      	ldr	r0, [pc, #132]	@ (8014e98 <udp_sendto_if+0xd8>)
 8014e12:	f003 ff9f 	bl	8018d54 <iprintf>
 8014e16:	f06f 030f 	mvn.w	r3, #15
 8014e1a:	e035      	b.n	8014e88 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8014e1c:	6a3b      	ldr	r3, [r7, #32]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d109      	bne.n	8014e36 <udp_sendto_if+0x76>
 8014e22:	4b1b      	ldr	r3, [pc, #108]	@ (8014e90 <udp_sendto_if+0xd0>)
 8014e24:	f240 2283 	movw	r2, #643	@ 0x283
 8014e28:	491e      	ldr	r1, [pc, #120]	@ (8014ea4 <udp_sendto_if+0xe4>)
 8014e2a:	481b      	ldr	r0, [pc, #108]	@ (8014e98 <udp_sendto_if+0xd8>)
 8014e2c:	f003 ff92 	bl	8018d54 <iprintf>
 8014e30:	f06f 030f 	mvn.w	r3, #15
 8014e34:	e028      	b.n	8014e88 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014e36:	68fb      	ldr	r3, [r7, #12]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d009      	beq.n	8014e50 <udp_sendto_if+0x90>
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d005      	beq.n	8014e50 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014e4c:	2be0      	cmp	r3, #224	@ 0xe0
 8014e4e:	d103      	bne.n	8014e58 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8014e50:	6a3b      	ldr	r3, [r7, #32]
 8014e52:	3304      	adds	r3, #4
 8014e54:	617b      	str	r3, [r7, #20]
 8014e56:	e00b      	b.n	8014e70 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	681a      	ldr	r2, [r3, #0]
 8014e5c:	6a3b      	ldr	r3, [r7, #32]
 8014e5e:	3304      	adds	r3, #4
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	429a      	cmp	r2, r3
 8014e64:	d002      	beq.n	8014e6c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8014e66:	f06f 0303 	mvn.w	r3, #3
 8014e6a:	e00d      	b.n	8014e88 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8014e70:	887a      	ldrh	r2, [r7, #2]
 8014e72:	697b      	ldr	r3, [r7, #20]
 8014e74:	9301      	str	r3, [sp, #4]
 8014e76:	6a3b      	ldr	r3, [r7, #32]
 8014e78:	9300      	str	r3, [sp, #0]
 8014e7a:	4613      	mov	r3, r2
 8014e7c:	687a      	ldr	r2, [r7, #4]
 8014e7e:	68b9      	ldr	r1, [r7, #8]
 8014e80:	68f8      	ldr	r0, [r7, #12]
 8014e82:	f000 f811 	bl	8014ea8 <udp_sendto_if_src>
 8014e86:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8014e88:	4618      	mov	r0, r3
 8014e8a:	3718      	adds	r7, #24
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	bd80      	pop	{r7, pc}
 8014e90:	0801eb74 	.word	0x0801eb74
 8014e94:	0801ece8 	.word	0x0801ece8
 8014e98:	0801ebc8 	.word	0x0801ebc8
 8014e9c:	0801ed04 	.word	0x0801ed04
 8014ea0:	0801ed20 	.word	0x0801ed20
 8014ea4:	0801ed40 	.word	0x0801ed40

08014ea8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8014ea8:	b580      	push	{r7, lr}
 8014eaa:	b08c      	sub	sp, #48	@ 0x30
 8014eac:	af04      	add	r7, sp, #16
 8014eae:	60f8      	str	r0, [r7, #12]
 8014eb0:	60b9      	str	r1, [r7, #8]
 8014eb2:	607a      	str	r2, [r7, #4]
 8014eb4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d109      	bne.n	8014ed0 <udp_sendto_if_src+0x28>
 8014ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014ebe:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8014ec2:	496e      	ldr	r1, [pc, #440]	@ (801507c <udp_sendto_if_src+0x1d4>)
 8014ec4:	486e      	ldr	r0, [pc, #440]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014ec6:	f003 ff45 	bl	8018d54 <iprintf>
 8014eca:	f06f 030f 	mvn.w	r3, #15
 8014ece:	e0ce      	b.n	801506e <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8014ed0:	68bb      	ldr	r3, [r7, #8]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d109      	bne.n	8014eea <udp_sendto_if_src+0x42>
 8014ed6:	4b68      	ldr	r3, [pc, #416]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014ed8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8014edc:	4969      	ldr	r1, [pc, #420]	@ (8015084 <udp_sendto_if_src+0x1dc>)
 8014ede:	4868      	ldr	r0, [pc, #416]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014ee0:	f003 ff38 	bl	8018d54 <iprintf>
 8014ee4:	f06f 030f 	mvn.w	r3, #15
 8014ee8:	e0c1      	b.n	801506e <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d109      	bne.n	8014f04 <udp_sendto_if_src+0x5c>
 8014ef0:	4b61      	ldr	r3, [pc, #388]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014ef2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8014ef6:	4964      	ldr	r1, [pc, #400]	@ (8015088 <udp_sendto_if_src+0x1e0>)
 8014ef8:	4861      	ldr	r0, [pc, #388]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014efa:	f003 ff2b 	bl	8018d54 <iprintf>
 8014efe:	f06f 030f 	mvn.w	r3, #15
 8014f02:	e0b4      	b.n	801506e <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8014f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d109      	bne.n	8014f1e <udp_sendto_if_src+0x76>
 8014f0a:	4b5b      	ldr	r3, [pc, #364]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014f0c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8014f10:	495e      	ldr	r1, [pc, #376]	@ (801508c <udp_sendto_if_src+0x1e4>)
 8014f12:	485b      	ldr	r0, [pc, #364]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014f14:	f003 ff1e 	bl	8018d54 <iprintf>
 8014f18:	f06f 030f 	mvn.w	r3, #15
 8014f1c:	e0a7      	b.n	801506e <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8014f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d109      	bne.n	8014f38 <udp_sendto_if_src+0x90>
 8014f24:	4b54      	ldr	r3, [pc, #336]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014f26:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8014f2a:	4959      	ldr	r1, [pc, #356]	@ (8015090 <udp_sendto_if_src+0x1e8>)
 8014f2c:	4854      	ldr	r0, [pc, #336]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014f2e:	f003 ff11 	bl	8018d54 <iprintf>
 8014f32:	f06f 030f 	mvn.w	r3, #15
 8014f36:	e09a      	b.n	801506e <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 8014f38:	68fb      	ldr	r3, [r7, #12]
 8014f3a:	7a5b      	ldrb	r3, [r3, #9]
 8014f3c:	f003 0320 	and.w	r3, r3, #32
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d10b      	bne.n	8014f5c <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	681b      	ldr	r3, [r3, #0]
 8014f48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	f001 fd26 	bl	801699c <ip4_addr_isbroadcast_u32>
 8014f50:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d002      	beq.n	8014f5c <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 8014f56:	f06f 0305 	mvn.w	r3, #5
 8014f5a:	e088      	b.n	801506e <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8014f5c:	68fb      	ldr	r3, [r7, #12]
 8014f5e:	8a5b      	ldrh	r3, [r3, #18]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d10f      	bne.n	8014f84 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8014f64:	68f9      	ldr	r1, [r7, #12]
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	8a5b      	ldrh	r3, [r3, #18]
 8014f6a:	461a      	mov	r2, r3
 8014f6c:	68f8      	ldr	r0, [r7, #12]
 8014f6e:	f000 f893 	bl	8015098 <udp_bind>
 8014f72:	4603      	mov	r3, r0
 8014f74:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8014f76:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d002      	beq.n	8014f84 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8014f7e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014f82:	e074      	b.n	801506e <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	891b      	ldrh	r3, [r3, #8]
 8014f88:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8014f8c:	4293      	cmp	r3, r2
 8014f8e:	d902      	bls.n	8014f96 <udp_sendto_if_src+0xee>
    return ERR_MEM;
 8014f90:	f04f 33ff 	mov.w	r3, #4294967295
 8014f94:	e06b      	b.n	801506e <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8014f96:	2108      	movs	r1, #8
 8014f98:	68b8      	ldr	r0, [r7, #8]
 8014f9a:	f7f8 fe15 	bl	800dbc8 <pbuf_add_header>
 8014f9e:	4603      	mov	r3, r0
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d015      	beq.n	8014fd0 <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8014fa4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014fa8:	2108      	movs	r1, #8
 8014faa:	2022      	movs	r0, #34	@ 0x22
 8014fac:	f7f8 fbbe 	bl	800d72c <pbuf_alloc>
 8014fb0:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8014fb2:	69fb      	ldr	r3, [r7, #28]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d102      	bne.n	8014fbe <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8014fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8014fbc:	e057      	b.n	801506e <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 8014fbe:	68bb      	ldr	r3, [r7, #8]
 8014fc0:	891b      	ldrh	r3, [r3, #8]
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d006      	beq.n	8014fd4 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8014fc6:	68b9      	ldr	r1, [r7, #8]
 8014fc8:	69f8      	ldr	r0, [r7, #28]
 8014fca:	f7f8 ffb7 	bl	800df3c <pbuf_chain>
 8014fce:	e001      	b.n	8014fd4 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8014fd4:	69fb      	ldr	r3, [r7, #28]
 8014fd6:	895b      	ldrh	r3, [r3, #10]
 8014fd8:	2b07      	cmp	r3, #7
 8014fda:	d806      	bhi.n	8014fea <udp_sendto_if_src+0x142>
 8014fdc:	4b26      	ldr	r3, [pc, #152]	@ (8015078 <udp_sendto_if_src+0x1d0>)
 8014fde:	f240 320d 	movw	r2, #781	@ 0x30d
 8014fe2:	492c      	ldr	r1, [pc, #176]	@ (8015094 <udp_sendto_if_src+0x1ec>)
 8014fe4:	4826      	ldr	r0, [pc, #152]	@ (8015080 <udp_sendto_if_src+0x1d8>)
 8014fe6:	f003 feb5 	bl	8018d54 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8014fea:	69fb      	ldr	r3, [r7, #28]
 8014fec:	685b      	ldr	r3, [r3, #4]
 8014fee:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	8a5b      	ldrh	r3, [r3, #18]
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	f7f6 ffc5 	bl	800bf84 <lwip_htons>
 8014ffa:	4603      	mov	r3, r0
 8014ffc:	461a      	mov	r2, r3
 8014ffe:	697b      	ldr	r3, [r7, #20]
 8015000:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8015002:	887b      	ldrh	r3, [r7, #2]
 8015004:	4618      	mov	r0, r3
 8015006:	f7f6 ffbd 	bl	800bf84 <lwip_htons>
 801500a:	4603      	mov	r3, r0
 801500c:	461a      	mov	r2, r3
 801500e:	697b      	ldr	r3, [r7, #20]
 8015010:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8015012:	697b      	ldr	r3, [r7, #20]
 8015014:	2200      	movs	r2, #0
 8015016:	719a      	strb	r2, [r3, #6]
 8015018:	2200      	movs	r2, #0
 801501a:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801501c:	69fb      	ldr	r3, [r7, #28]
 801501e:	891b      	ldrh	r3, [r3, #8]
 8015020:	4618      	mov	r0, r3
 8015022:	f7f6 ffaf 	bl	800bf84 <lwip_htons>
 8015026:	4603      	mov	r3, r0
 8015028:	461a      	mov	r2, r3
 801502a:	697b      	ldr	r3, [r7, #20]
 801502c:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801502e:	2311      	movs	r3, #17
 8015030:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	7adb      	ldrb	r3, [r3, #11]
 8015036:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8015038:	68fb      	ldr	r3, [r7, #12]
 801503a:	7a9b      	ldrb	r3, [r3, #10]
 801503c:	7cb9      	ldrb	r1, [r7, #18]
 801503e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015040:	9202      	str	r2, [sp, #8]
 8015042:	7cfa      	ldrb	r2, [r7, #19]
 8015044:	9201      	str	r2, [sp, #4]
 8015046:	9300      	str	r3, [sp, #0]
 8015048:	460b      	mov	r3, r1
 801504a:	687a      	ldr	r2, [r7, #4]
 801504c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801504e:	69f8      	ldr	r0, [r7, #28]
 8015050:	f001 fbf6 	bl	8016840 <ip4_output_if_src>
 8015054:	4603      	mov	r3, r0
 8015056:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8015058:	69fa      	ldr	r2, [r7, #28]
 801505a:	68bb      	ldr	r3, [r7, #8]
 801505c:	429a      	cmp	r2, r3
 801505e:	d004      	beq.n	801506a <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 8015060:	69f8      	ldr	r0, [r7, #28]
 8015062:	f7f8 fe47 	bl	800dcf4 <pbuf_free>
    q = NULL;
 8015066:	2300      	movs	r3, #0
 8015068:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801506a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801506e:	4618      	mov	r0, r3
 8015070:	3720      	adds	r7, #32
 8015072:	46bd      	mov	sp, r7
 8015074:	bd80      	pop	{r7, pc}
 8015076:	bf00      	nop
 8015078:	0801eb74 	.word	0x0801eb74
 801507c:	0801ed60 	.word	0x0801ed60
 8015080:	0801ebc8 	.word	0x0801ebc8
 8015084:	0801ed80 	.word	0x0801ed80
 8015088:	0801eda0 	.word	0x0801eda0
 801508c:	0801edc4 	.word	0x0801edc4
 8015090:	0801ede8 	.word	0x0801ede8
 8015094:	0801ee0c 	.word	0x0801ee0c

08015098 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b086      	sub	sp, #24
 801509c:	af00      	add	r7, sp, #0
 801509e:	60f8      	str	r0, [r7, #12]
 80150a0:	60b9      	str	r1, [r7, #8]
 80150a2:	4613      	mov	r3, r2
 80150a4:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80150a6:	68bb      	ldr	r3, [r7, #8]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d101      	bne.n	80150b0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80150ac:	4b39      	ldr	r3, [pc, #228]	@ (8015194 <udp_bind+0xfc>)
 80150ae:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d109      	bne.n	80150ca <udp_bind+0x32>
 80150b6:	4b38      	ldr	r3, [pc, #224]	@ (8015198 <udp_bind+0x100>)
 80150b8:	f240 32b7 	movw	r2, #951	@ 0x3b7
 80150bc:	4937      	ldr	r1, [pc, #220]	@ (801519c <udp_bind+0x104>)
 80150be:	4838      	ldr	r0, [pc, #224]	@ (80151a0 <udp_bind+0x108>)
 80150c0:	f003 fe48 	bl	8018d54 <iprintf>
 80150c4:	f06f 030f 	mvn.w	r3, #15
 80150c8:	e060      	b.n	801518c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80150ca:	2300      	movs	r3, #0
 80150cc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80150ce:	4b35      	ldr	r3, [pc, #212]	@ (80151a4 <udp_bind+0x10c>)
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	617b      	str	r3, [r7, #20]
 80150d4:	e009      	b.n	80150ea <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80150d6:	68fa      	ldr	r2, [r7, #12]
 80150d8:	697b      	ldr	r3, [r7, #20]
 80150da:	429a      	cmp	r2, r3
 80150dc:	d102      	bne.n	80150e4 <udp_bind+0x4c>
      rebind = 1;
 80150de:	2301      	movs	r3, #1
 80150e0:	74fb      	strb	r3, [r7, #19]
      break;
 80150e2:	e005      	b.n	80150f0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80150e4:	697b      	ldr	r3, [r7, #20]
 80150e6:	68db      	ldr	r3, [r3, #12]
 80150e8:	617b      	str	r3, [r7, #20]
 80150ea:	697b      	ldr	r3, [r7, #20]
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d1f2      	bne.n	80150d6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80150f0:	88fb      	ldrh	r3, [r7, #6]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d109      	bne.n	801510a <udp_bind+0x72>
    port = udp_new_port();
 80150f6:	f7ff fc51 	bl	801499c <udp_new_port>
 80150fa:	4603      	mov	r3, r0
 80150fc:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80150fe:	88fb      	ldrh	r3, [r7, #6]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d12c      	bne.n	801515e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8015104:	f06f 0307 	mvn.w	r3, #7
 8015108:	e040      	b.n	801518c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801510a:	4b26      	ldr	r3, [pc, #152]	@ (80151a4 <udp_bind+0x10c>)
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	617b      	str	r3, [r7, #20]
 8015110:	e022      	b.n	8015158 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8015112:	68fa      	ldr	r2, [r7, #12]
 8015114:	697b      	ldr	r3, [r7, #20]
 8015116:	429a      	cmp	r2, r3
 8015118:	d01b      	beq.n	8015152 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801511a:	697b      	ldr	r3, [r7, #20]
 801511c:	8a5b      	ldrh	r3, [r3, #18]
 801511e:	88fa      	ldrh	r2, [r7, #6]
 8015120:	429a      	cmp	r2, r3
 8015122:	d116      	bne.n	8015152 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8015124:	697b      	ldr	r3, [r7, #20]
 8015126:	681a      	ldr	r2, [r3, #0]
 8015128:	68bb      	ldr	r3, [r7, #8]
 801512a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801512c:	429a      	cmp	r2, r3
 801512e:	d00d      	beq.n	801514c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8015130:	68bb      	ldr	r3, [r7, #8]
 8015132:	2b00      	cmp	r3, #0
 8015134:	d00a      	beq.n	801514c <udp_bind+0xb4>
 8015136:	68bb      	ldr	r3, [r7, #8]
 8015138:	681b      	ldr	r3, [r3, #0]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d006      	beq.n	801514c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801513e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8015140:	2b00      	cmp	r3, #0
 8015142:	d003      	beq.n	801514c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8015144:	697b      	ldr	r3, [r7, #20]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d102      	bne.n	8015152 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801514c:	f06f 0307 	mvn.w	r3, #7
 8015150:	e01c      	b.n	801518c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8015152:	697b      	ldr	r3, [r7, #20]
 8015154:	68db      	ldr	r3, [r3, #12]
 8015156:	617b      	str	r3, [r7, #20]
 8015158:	697b      	ldr	r3, [r7, #20]
 801515a:	2b00      	cmp	r3, #0
 801515c:	d1d9      	bne.n	8015112 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801515e:	68bb      	ldr	r3, [r7, #8]
 8015160:	2b00      	cmp	r3, #0
 8015162:	d002      	beq.n	801516a <udp_bind+0xd2>
 8015164:	68bb      	ldr	r3, [r7, #8]
 8015166:	681b      	ldr	r3, [r3, #0]
 8015168:	e000      	b.n	801516c <udp_bind+0xd4>
 801516a:	2300      	movs	r3, #0
 801516c:	68fa      	ldr	r2, [r7, #12]
 801516e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	88fa      	ldrh	r2, [r7, #6]
 8015174:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8015176:	7cfb      	ldrb	r3, [r7, #19]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d106      	bne.n	801518a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801517c:	4b09      	ldr	r3, [pc, #36]	@ (80151a4 <udp_bind+0x10c>)
 801517e:	681a      	ldr	r2, [r3, #0]
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8015184:	4a07      	ldr	r2, [pc, #28]	@ (80151a4 <udp_bind+0x10c>)
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801518a:	2300      	movs	r3, #0
}
 801518c:	4618      	mov	r0, r3
 801518e:	3718      	adds	r7, #24
 8015190:	46bd      	mov	sp, r7
 8015192:	bd80      	pop	{r7, pc}
 8015194:	0801f760 	.word	0x0801f760
 8015198:	0801eb74 	.word	0x0801eb74
 801519c:	0801ee3c 	.word	0x0801ee3c
 80151a0:	0801ebc8 	.word	0x0801ebc8
 80151a4:	20066e64 	.word	0x20066e64

080151a8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80151a8:	b580      	push	{r7, lr}
 80151aa:	b084      	sub	sp, #16
 80151ac:	af00      	add	r7, sp, #0
 80151ae:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d107      	bne.n	80151c6 <udp_remove+0x1e>
 80151b6:	4b19      	ldr	r3, [pc, #100]	@ (801521c <udp_remove+0x74>)
 80151b8:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 80151bc:	4918      	ldr	r1, [pc, #96]	@ (8015220 <udp_remove+0x78>)
 80151be:	4819      	ldr	r0, [pc, #100]	@ (8015224 <udp_remove+0x7c>)
 80151c0:	f003 fdc8 	bl	8018d54 <iprintf>
 80151c4:	e026      	b.n	8015214 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80151c6:	4b18      	ldr	r3, [pc, #96]	@ (8015228 <udp_remove+0x80>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	687a      	ldr	r2, [r7, #4]
 80151cc:	429a      	cmp	r2, r3
 80151ce:	d105      	bne.n	80151dc <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80151d0:	4b15      	ldr	r3, [pc, #84]	@ (8015228 <udp_remove+0x80>)
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	68db      	ldr	r3, [r3, #12]
 80151d6:	4a14      	ldr	r2, [pc, #80]	@ (8015228 <udp_remove+0x80>)
 80151d8:	6013      	str	r3, [r2, #0]
 80151da:	e017      	b.n	801520c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80151dc:	4b12      	ldr	r3, [pc, #72]	@ (8015228 <udp_remove+0x80>)
 80151de:	681b      	ldr	r3, [r3, #0]
 80151e0:	60fb      	str	r3, [r7, #12]
 80151e2:	e010      	b.n	8015206 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80151e4:	68fb      	ldr	r3, [r7, #12]
 80151e6:	68db      	ldr	r3, [r3, #12]
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d009      	beq.n	8015200 <udp_remove+0x58>
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	68db      	ldr	r3, [r3, #12]
 80151f0:	687a      	ldr	r2, [r7, #4]
 80151f2:	429a      	cmp	r2, r3
 80151f4:	d104      	bne.n	8015200 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	68da      	ldr	r2, [r3, #12]
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	60da      	str	r2, [r3, #12]
        break;
 80151fe:	e005      	b.n	801520c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	68db      	ldr	r3, [r3, #12]
 8015204:	60fb      	str	r3, [r7, #12]
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	2b00      	cmp	r3, #0
 801520a:	d1eb      	bne.n	80151e4 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801520c:	6879      	ldr	r1, [r7, #4]
 801520e:	2000      	movs	r0, #0
 8015210:	f7f7 fecc 	bl	800cfac <memp_free>
}
 8015214:	3710      	adds	r7, #16
 8015216:	46bd      	mov	sp, r7
 8015218:	bd80      	pop	{r7, pc}
 801521a:	bf00      	nop
 801521c:	0801eb74 	.word	0x0801eb74
 8015220:	0801eec0 	.word	0x0801eec0
 8015224:	0801ebc8 	.word	0x0801ebc8
 8015228:	20066e64 	.word	0x20066e64

0801522c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b082      	sub	sp, #8
 8015230:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8015232:	2000      	movs	r0, #0
 8015234:	f7f7 fe44 	bl	800cec0 <memp_malloc>
 8015238:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d007      	beq.n	8015250 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8015240:	2220      	movs	r2, #32
 8015242:	2100      	movs	r1, #0
 8015244:	6878      	ldr	r0, [r7, #4]
 8015246:	f003 fe5c 	bl	8018f02 <memset>
    pcb->ttl = UDP_TTL;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	22ff      	movs	r2, #255	@ 0xff
 801524e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8015250:	687b      	ldr	r3, [r7, #4]
}
 8015252:	4618      	mov	r0, r3
 8015254:	3708      	adds	r7, #8
 8015256:	46bd      	mov	sp, r7
 8015258:	bd80      	pop	{r7, pc}
	...

0801525c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801525c:	b480      	push	{r7}
 801525e:	b085      	sub	sp, #20
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]
 8015264:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d01e      	beq.n	80152aa <udp_netif_ip_addr_changed+0x4e>
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	681b      	ldr	r3, [r3, #0]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d01a      	beq.n	80152aa <udp_netif_ip_addr_changed+0x4e>
 8015274:	683b      	ldr	r3, [r7, #0]
 8015276:	2b00      	cmp	r3, #0
 8015278:	d017      	beq.n	80152aa <udp_netif_ip_addr_changed+0x4e>
 801527a:	683b      	ldr	r3, [r7, #0]
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d013      	beq.n	80152aa <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8015282:	4b0d      	ldr	r3, [pc, #52]	@ (80152b8 <udp_netif_ip_addr_changed+0x5c>)
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	60fb      	str	r3, [r7, #12]
 8015288:	e00c      	b.n	80152a4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801528a:	68fb      	ldr	r3, [r7, #12]
 801528c:	681a      	ldr	r2, [r3, #0]
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	429a      	cmp	r2, r3
 8015294:	d103      	bne.n	801529e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8015296:	683b      	ldr	r3, [r7, #0]
 8015298:	681a      	ldr	r2, [r3, #0]
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801529e:	68fb      	ldr	r3, [r7, #12]
 80152a0:	68db      	ldr	r3, [r3, #12]
 80152a2:	60fb      	str	r3, [r7, #12]
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d1ef      	bne.n	801528a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80152aa:	bf00      	nop
 80152ac:	3714      	adds	r7, #20
 80152ae:	46bd      	mov	sp, r7
 80152b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b4:	4770      	bx	lr
 80152b6:	bf00      	nop
 80152b8:	20066e64 	.word	0x20066e64

080152bc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	b082      	sub	sp, #8
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80152c4:	4915      	ldr	r1, [pc, #84]	@ (801531c <etharp_free_entry+0x60>)
 80152c6:	687a      	ldr	r2, [r7, #4]
 80152c8:	4613      	mov	r3, r2
 80152ca:	005b      	lsls	r3, r3, #1
 80152cc:	4413      	add	r3, r2
 80152ce:	00db      	lsls	r3, r3, #3
 80152d0:	440b      	add	r3, r1
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d013      	beq.n	8015300 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80152d8:	4910      	ldr	r1, [pc, #64]	@ (801531c <etharp_free_entry+0x60>)
 80152da:	687a      	ldr	r2, [r7, #4]
 80152dc:	4613      	mov	r3, r2
 80152de:	005b      	lsls	r3, r3, #1
 80152e0:	4413      	add	r3, r2
 80152e2:	00db      	lsls	r3, r3, #3
 80152e4:	440b      	add	r3, r1
 80152e6:	681b      	ldr	r3, [r3, #0]
 80152e8:	4618      	mov	r0, r3
 80152ea:	f7f8 fd03 	bl	800dcf4 <pbuf_free>
    arp_table[i].q = NULL;
 80152ee:	490b      	ldr	r1, [pc, #44]	@ (801531c <etharp_free_entry+0x60>)
 80152f0:	687a      	ldr	r2, [r7, #4]
 80152f2:	4613      	mov	r3, r2
 80152f4:	005b      	lsls	r3, r3, #1
 80152f6:	4413      	add	r3, r2
 80152f8:	00db      	lsls	r3, r3, #3
 80152fa:	440b      	add	r3, r1
 80152fc:	2200      	movs	r2, #0
 80152fe:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8015300:	4906      	ldr	r1, [pc, #24]	@ (801531c <etharp_free_entry+0x60>)
 8015302:	687a      	ldr	r2, [r7, #4]
 8015304:	4613      	mov	r3, r2
 8015306:	005b      	lsls	r3, r3, #1
 8015308:	4413      	add	r3, r2
 801530a:	00db      	lsls	r3, r3, #3
 801530c:	440b      	add	r3, r1
 801530e:	3314      	adds	r3, #20
 8015310:	2200      	movs	r2, #0
 8015312:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015314:	bf00      	nop
 8015316:	3708      	adds	r7, #8
 8015318:	46bd      	mov	sp, r7
 801531a:	bd80      	pop	{r7, pc}
 801531c:	20066e68 	.word	0x20066e68

08015320 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8015320:	b580      	push	{r7, lr}
 8015322:	b082      	sub	sp, #8
 8015324:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015326:	2300      	movs	r3, #0
 8015328:	607b      	str	r3, [r7, #4]
 801532a:	e096      	b.n	801545a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801532c:	494f      	ldr	r1, [pc, #316]	@ (801546c <etharp_tmr+0x14c>)
 801532e:	687a      	ldr	r2, [r7, #4]
 8015330:	4613      	mov	r3, r2
 8015332:	005b      	lsls	r3, r3, #1
 8015334:	4413      	add	r3, r2
 8015336:	00db      	lsls	r3, r3, #3
 8015338:	440b      	add	r3, r1
 801533a:	3314      	adds	r3, #20
 801533c:	781b      	ldrb	r3, [r3, #0]
 801533e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8015340:	78fb      	ldrb	r3, [r7, #3]
 8015342:	2b00      	cmp	r3, #0
 8015344:	f000 8086 	beq.w	8015454 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8015348:	4948      	ldr	r1, [pc, #288]	@ (801546c <etharp_tmr+0x14c>)
 801534a:	687a      	ldr	r2, [r7, #4]
 801534c:	4613      	mov	r3, r2
 801534e:	005b      	lsls	r3, r3, #1
 8015350:	4413      	add	r3, r2
 8015352:	00db      	lsls	r3, r3, #3
 8015354:	440b      	add	r3, r1
 8015356:	3312      	adds	r3, #18
 8015358:	881b      	ldrh	r3, [r3, #0]
 801535a:	3301      	adds	r3, #1
 801535c:	b298      	uxth	r0, r3
 801535e:	4943      	ldr	r1, [pc, #268]	@ (801546c <etharp_tmr+0x14c>)
 8015360:	687a      	ldr	r2, [r7, #4]
 8015362:	4613      	mov	r3, r2
 8015364:	005b      	lsls	r3, r3, #1
 8015366:	4413      	add	r3, r2
 8015368:	00db      	lsls	r3, r3, #3
 801536a:	440b      	add	r3, r1
 801536c:	3312      	adds	r3, #18
 801536e:	4602      	mov	r2, r0
 8015370:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8015372:	493e      	ldr	r1, [pc, #248]	@ (801546c <etharp_tmr+0x14c>)
 8015374:	687a      	ldr	r2, [r7, #4]
 8015376:	4613      	mov	r3, r2
 8015378:	005b      	lsls	r3, r3, #1
 801537a:	4413      	add	r3, r2
 801537c:	00db      	lsls	r3, r3, #3
 801537e:	440b      	add	r3, r1
 8015380:	3312      	adds	r3, #18
 8015382:	881b      	ldrh	r3, [r3, #0]
 8015384:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8015388:	d215      	bcs.n	80153b6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801538a:	4938      	ldr	r1, [pc, #224]	@ (801546c <etharp_tmr+0x14c>)
 801538c:	687a      	ldr	r2, [r7, #4]
 801538e:	4613      	mov	r3, r2
 8015390:	005b      	lsls	r3, r3, #1
 8015392:	4413      	add	r3, r2
 8015394:	00db      	lsls	r3, r3, #3
 8015396:	440b      	add	r3, r1
 8015398:	3314      	adds	r3, #20
 801539a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801539c:	2b01      	cmp	r3, #1
 801539e:	d10e      	bne.n	80153be <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80153a0:	4932      	ldr	r1, [pc, #200]	@ (801546c <etharp_tmr+0x14c>)
 80153a2:	687a      	ldr	r2, [r7, #4]
 80153a4:	4613      	mov	r3, r2
 80153a6:	005b      	lsls	r3, r3, #1
 80153a8:	4413      	add	r3, r2
 80153aa:	00db      	lsls	r3, r3, #3
 80153ac:	440b      	add	r3, r1
 80153ae:	3312      	adds	r3, #18
 80153b0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80153b2:	2b04      	cmp	r3, #4
 80153b4:	d903      	bls.n	80153be <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80153b6:	6878      	ldr	r0, [r7, #4]
 80153b8:	f7ff ff80 	bl	80152bc <etharp_free_entry>
 80153bc:	e04a      	b.n	8015454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80153be:	492b      	ldr	r1, [pc, #172]	@ (801546c <etharp_tmr+0x14c>)
 80153c0:	687a      	ldr	r2, [r7, #4]
 80153c2:	4613      	mov	r3, r2
 80153c4:	005b      	lsls	r3, r3, #1
 80153c6:	4413      	add	r3, r2
 80153c8:	00db      	lsls	r3, r3, #3
 80153ca:	440b      	add	r3, r1
 80153cc:	3314      	adds	r3, #20
 80153ce:	781b      	ldrb	r3, [r3, #0]
 80153d0:	2b03      	cmp	r3, #3
 80153d2:	d10a      	bne.n	80153ea <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80153d4:	4925      	ldr	r1, [pc, #148]	@ (801546c <etharp_tmr+0x14c>)
 80153d6:	687a      	ldr	r2, [r7, #4]
 80153d8:	4613      	mov	r3, r2
 80153da:	005b      	lsls	r3, r3, #1
 80153dc:	4413      	add	r3, r2
 80153de:	00db      	lsls	r3, r3, #3
 80153e0:	440b      	add	r3, r1
 80153e2:	3314      	adds	r3, #20
 80153e4:	2204      	movs	r2, #4
 80153e6:	701a      	strb	r2, [r3, #0]
 80153e8:	e034      	b.n	8015454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80153ea:	4920      	ldr	r1, [pc, #128]	@ (801546c <etharp_tmr+0x14c>)
 80153ec:	687a      	ldr	r2, [r7, #4]
 80153ee:	4613      	mov	r3, r2
 80153f0:	005b      	lsls	r3, r3, #1
 80153f2:	4413      	add	r3, r2
 80153f4:	00db      	lsls	r3, r3, #3
 80153f6:	440b      	add	r3, r1
 80153f8:	3314      	adds	r3, #20
 80153fa:	781b      	ldrb	r3, [r3, #0]
 80153fc:	2b04      	cmp	r3, #4
 80153fe:	d10a      	bne.n	8015416 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8015400:	491a      	ldr	r1, [pc, #104]	@ (801546c <etharp_tmr+0x14c>)
 8015402:	687a      	ldr	r2, [r7, #4]
 8015404:	4613      	mov	r3, r2
 8015406:	005b      	lsls	r3, r3, #1
 8015408:	4413      	add	r3, r2
 801540a:	00db      	lsls	r3, r3, #3
 801540c:	440b      	add	r3, r1
 801540e:	3314      	adds	r3, #20
 8015410:	2202      	movs	r2, #2
 8015412:	701a      	strb	r2, [r3, #0]
 8015414:	e01e      	b.n	8015454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015416:	4915      	ldr	r1, [pc, #84]	@ (801546c <etharp_tmr+0x14c>)
 8015418:	687a      	ldr	r2, [r7, #4]
 801541a:	4613      	mov	r3, r2
 801541c:	005b      	lsls	r3, r3, #1
 801541e:	4413      	add	r3, r2
 8015420:	00db      	lsls	r3, r3, #3
 8015422:	440b      	add	r3, r1
 8015424:	3314      	adds	r3, #20
 8015426:	781b      	ldrb	r3, [r3, #0]
 8015428:	2b01      	cmp	r3, #1
 801542a:	d113      	bne.n	8015454 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801542c:	490f      	ldr	r1, [pc, #60]	@ (801546c <etharp_tmr+0x14c>)
 801542e:	687a      	ldr	r2, [r7, #4]
 8015430:	4613      	mov	r3, r2
 8015432:	005b      	lsls	r3, r3, #1
 8015434:	4413      	add	r3, r2
 8015436:	00db      	lsls	r3, r3, #3
 8015438:	440b      	add	r3, r1
 801543a:	3308      	adds	r3, #8
 801543c:	6818      	ldr	r0, [r3, #0]
 801543e:	687a      	ldr	r2, [r7, #4]
 8015440:	4613      	mov	r3, r2
 8015442:	005b      	lsls	r3, r3, #1
 8015444:	4413      	add	r3, r2
 8015446:	00db      	lsls	r3, r3, #3
 8015448:	4a08      	ldr	r2, [pc, #32]	@ (801546c <etharp_tmr+0x14c>)
 801544a:	4413      	add	r3, r2
 801544c:	3304      	adds	r3, #4
 801544e:	4619      	mov	r1, r3
 8015450:	f000 fe6e 	bl	8016130 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	3301      	adds	r3, #1
 8015458:	607b      	str	r3, [r7, #4]
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	2b09      	cmp	r3, #9
 801545e:	f77f af65 	ble.w	801532c <etharp_tmr+0xc>
      }
    }
  }
}
 8015462:	bf00      	nop
 8015464:	bf00      	nop
 8015466:	3708      	adds	r7, #8
 8015468:	46bd      	mov	sp, r7
 801546a:	bd80      	pop	{r7, pc}
 801546c:	20066e68 	.word	0x20066e68

08015470 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b08a      	sub	sp, #40	@ 0x28
 8015474:	af00      	add	r7, sp, #0
 8015476:	60f8      	str	r0, [r7, #12]
 8015478:	460b      	mov	r3, r1
 801547a:	607a      	str	r2, [r7, #4]
 801547c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801547e:	230a      	movs	r3, #10
 8015480:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8015482:	230a      	movs	r3, #10
 8015484:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8015486:	230a      	movs	r3, #10
 8015488:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801548a:	2300      	movs	r3, #0
 801548c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801548e:	230a      	movs	r3, #10
 8015490:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8015492:	2300      	movs	r3, #0
 8015494:	83bb      	strh	r3, [r7, #28]
 8015496:	2300      	movs	r3, #0
 8015498:	837b      	strh	r3, [r7, #26]
 801549a:	2300      	movs	r3, #0
 801549c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801549e:	2300      	movs	r3, #0
 80154a0:	843b      	strh	r3, [r7, #32]
 80154a2:	e0ae      	b.n	8015602 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80154a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80154a8:	49a6      	ldr	r1, [pc, #664]	@ (8015744 <etharp_find_entry+0x2d4>)
 80154aa:	4613      	mov	r3, r2
 80154ac:	005b      	lsls	r3, r3, #1
 80154ae:	4413      	add	r3, r2
 80154b0:	00db      	lsls	r3, r3, #3
 80154b2:	440b      	add	r3, r1
 80154b4:	3314      	adds	r3, #20
 80154b6:	781b      	ldrb	r3, [r3, #0]
 80154b8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80154ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80154be:	2b0a      	cmp	r3, #10
 80154c0:	d105      	bne.n	80154ce <etharp_find_entry+0x5e>
 80154c2:	7dfb      	ldrb	r3, [r7, #23]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d102      	bne.n	80154ce <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80154c8:	8c3b      	ldrh	r3, [r7, #32]
 80154ca:	847b      	strh	r3, [r7, #34]	@ 0x22
 80154cc:	e095      	b.n	80155fa <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80154ce:	7dfb      	ldrb	r3, [r7, #23]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	f000 8092 	beq.w	80155fa <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80154d6:	7dfb      	ldrb	r3, [r7, #23]
 80154d8:	2b01      	cmp	r3, #1
 80154da:	d009      	beq.n	80154f0 <etharp_find_entry+0x80>
 80154dc:	7dfb      	ldrb	r3, [r7, #23]
 80154de:	2b01      	cmp	r3, #1
 80154e0:	d806      	bhi.n	80154f0 <etharp_find_entry+0x80>
 80154e2:	4b99      	ldr	r3, [pc, #612]	@ (8015748 <etharp_find_entry+0x2d8>)
 80154e4:	f240 1223 	movw	r2, #291	@ 0x123
 80154e8:	4998      	ldr	r1, [pc, #608]	@ (801574c <etharp_find_entry+0x2dc>)
 80154ea:	4899      	ldr	r0, [pc, #612]	@ (8015750 <etharp_find_entry+0x2e0>)
 80154ec:	f003 fc32 	bl	8018d54 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d020      	beq.n	8015538 <etharp_find_entry+0xc8>
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	6819      	ldr	r1, [r3, #0]
 80154fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80154fe:	4891      	ldr	r0, [pc, #580]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015500:	4613      	mov	r3, r2
 8015502:	005b      	lsls	r3, r3, #1
 8015504:	4413      	add	r3, r2
 8015506:	00db      	lsls	r3, r3, #3
 8015508:	4403      	add	r3, r0
 801550a:	3304      	adds	r3, #4
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	4299      	cmp	r1, r3
 8015510:	d112      	bne.n	8015538 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	2b00      	cmp	r3, #0
 8015516:	d00c      	beq.n	8015532 <etharp_find_entry+0xc2>
 8015518:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801551c:	4989      	ldr	r1, [pc, #548]	@ (8015744 <etharp_find_entry+0x2d4>)
 801551e:	4613      	mov	r3, r2
 8015520:	005b      	lsls	r3, r3, #1
 8015522:	4413      	add	r3, r2
 8015524:	00db      	lsls	r3, r3, #3
 8015526:	440b      	add	r3, r1
 8015528:	3308      	adds	r3, #8
 801552a:	681b      	ldr	r3, [r3, #0]
 801552c:	687a      	ldr	r2, [r7, #4]
 801552e:	429a      	cmp	r2, r3
 8015530:	d102      	bne.n	8015538 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8015532:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015536:	e100      	b.n	801573a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8015538:	7dfb      	ldrb	r3, [r7, #23]
 801553a:	2b01      	cmp	r3, #1
 801553c:	d140      	bne.n	80155c0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801553e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015542:	4980      	ldr	r1, [pc, #512]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015544:	4613      	mov	r3, r2
 8015546:	005b      	lsls	r3, r3, #1
 8015548:	4413      	add	r3, r2
 801554a:	00db      	lsls	r3, r3, #3
 801554c:	440b      	add	r3, r1
 801554e:	681b      	ldr	r3, [r3, #0]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d01a      	beq.n	801558a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8015554:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015558:	497a      	ldr	r1, [pc, #488]	@ (8015744 <etharp_find_entry+0x2d4>)
 801555a:	4613      	mov	r3, r2
 801555c:	005b      	lsls	r3, r3, #1
 801555e:	4413      	add	r3, r2
 8015560:	00db      	lsls	r3, r3, #3
 8015562:	440b      	add	r3, r1
 8015564:	3312      	adds	r3, #18
 8015566:	881b      	ldrh	r3, [r3, #0]
 8015568:	8bba      	ldrh	r2, [r7, #28]
 801556a:	429a      	cmp	r2, r3
 801556c:	d845      	bhi.n	80155fa <etharp_find_entry+0x18a>
            old_queue = i;
 801556e:	8c3b      	ldrh	r3, [r7, #32]
 8015570:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8015572:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015576:	4973      	ldr	r1, [pc, #460]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015578:	4613      	mov	r3, r2
 801557a:	005b      	lsls	r3, r3, #1
 801557c:	4413      	add	r3, r2
 801557e:	00db      	lsls	r3, r3, #3
 8015580:	440b      	add	r3, r1
 8015582:	3312      	adds	r3, #18
 8015584:	881b      	ldrh	r3, [r3, #0]
 8015586:	83bb      	strh	r3, [r7, #28]
 8015588:	e037      	b.n	80155fa <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801558a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801558e:	496d      	ldr	r1, [pc, #436]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015590:	4613      	mov	r3, r2
 8015592:	005b      	lsls	r3, r3, #1
 8015594:	4413      	add	r3, r2
 8015596:	00db      	lsls	r3, r3, #3
 8015598:	440b      	add	r3, r1
 801559a:	3312      	adds	r3, #18
 801559c:	881b      	ldrh	r3, [r3, #0]
 801559e:	8b7a      	ldrh	r2, [r7, #26]
 80155a0:	429a      	cmp	r2, r3
 80155a2:	d82a      	bhi.n	80155fa <etharp_find_entry+0x18a>
            old_pending = i;
 80155a4:	8c3b      	ldrh	r3, [r7, #32]
 80155a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 80155a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80155ac:	4965      	ldr	r1, [pc, #404]	@ (8015744 <etharp_find_entry+0x2d4>)
 80155ae:	4613      	mov	r3, r2
 80155b0:	005b      	lsls	r3, r3, #1
 80155b2:	4413      	add	r3, r2
 80155b4:	00db      	lsls	r3, r3, #3
 80155b6:	440b      	add	r3, r1
 80155b8:	3312      	adds	r3, #18
 80155ba:	881b      	ldrh	r3, [r3, #0]
 80155bc:	837b      	strh	r3, [r7, #26]
 80155be:	e01c      	b.n	80155fa <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80155c0:	7dfb      	ldrb	r3, [r7, #23]
 80155c2:	2b01      	cmp	r3, #1
 80155c4:	d919      	bls.n	80155fa <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80155c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80155ca:	495e      	ldr	r1, [pc, #376]	@ (8015744 <etharp_find_entry+0x2d4>)
 80155cc:	4613      	mov	r3, r2
 80155ce:	005b      	lsls	r3, r3, #1
 80155d0:	4413      	add	r3, r2
 80155d2:	00db      	lsls	r3, r3, #3
 80155d4:	440b      	add	r3, r1
 80155d6:	3312      	adds	r3, #18
 80155d8:	881b      	ldrh	r3, [r3, #0]
 80155da:	8b3a      	ldrh	r2, [r7, #24]
 80155dc:	429a      	cmp	r2, r3
 80155de:	d80c      	bhi.n	80155fa <etharp_find_entry+0x18a>
            old_stable = i;
 80155e0:	8c3b      	ldrh	r3, [r7, #32]
 80155e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 80155e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80155e8:	4956      	ldr	r1, [pc, #344]	@ (8015744 <etharp_find_entry+0x2d4>)
 80155ea:	4613      	mov	r3, r2
 80155ec:	005b      	lsls	r3, r3, #1
 80155ee:	4413      	add	r3, r2
 80155f0:	00db      	lsls	r3, r3, #3
 80155f2:	440b      	add	r3, r1
 80155f4:	3312      	adds	r3, #18
 80155f6:	881b      	ldrh	r3, [r3, #0]
 80155f8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80155fa:	8c3b      	ldrh	r3, [r7, #32]
 80155fc:	3301      	adds	r3, #1
 80155fe:	b29b      	uxth	r3, r3
 8015600:	843b      	strh	r3, [r7, #32]
 8015602:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015606:	2b09      	cmp	r3, #9
 8015608:	f77f af4c 	ble.w	80154a4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801560c:	7afb      	ldrb	r3, [r7, #11]
 801560e:	f003 0302 	and.w	r3, r3, #2
 8015612:	2b00      	cmp	r3, #0
 8015614:	d108      	bne.n	8015628 <etharp_find_entry+0x1b8>
 8015616:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801561a:	2b0a      	cmp	r3, #10
 801561c:	d107      	bne.n	801562e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801561e:	7afb      	ldrb	r3, [r7, #11]
 8015620:	f003 0301 	and.w	r3, r3, #1
 8015624:	2b00      	cmp	r3, #0
 8015626:	d102      	bne.n	801562e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8015628:	f04f 33ff 	mov.w	r3, #4294967295
 801562c:	e085      	b.n	801573a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801562e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8015632:	2b09      	cmp	r3, #9
 8015634:	dc02      	bgt.n	801563c <etharp_find_entry+0x1cc>
    i = empty;
 8015636:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015638:	843b      	strh	r3, [r7, #32]
 801563a:	e039      	b.n	80156b0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801563c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8015640:	2b09      	cmp	r3, #9
 8015642:	dc14      	bgt.n	801566e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8015644:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015646:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8015648:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801564c:	493d      	ldr	r1, [pc, #244]	@ (8015744 <etharp_find_entry+0x2d4>)
 801564e:	4613      	mov	r3, r2
 8015650:	005b      	lsls	r3, r3, #1
 8015652:	4413      	add	r3, r2
 8015654:	00db      	lsls	r3, r3, #3
 8015656:	440b      	add	r3, r1
 8015658:	681b      	ldr	r3, [r3, #0]
 801565a:	2b00      	cmp	r3, #0
 801565c:	d018      	beq.n	8015690 <etharp_find_entry+0x220>
 801565e:	4b3a      	ldr	r3, [pc, #232]	@ (8015748 <etharp_find_entry+0x2d8>)
 8015660:	f240 126d 	movw	r2, #365	@ 0x16d
 8015664:	493b      	ldr	r1, [pc, #236]	@ (8015754 <etharp_find_entry+0x2e4>)
 8015666:	483a      	ldr	r0, [pc, #232]	@ (8015750 <etharp_find_entry+0x2e0>)
 8015668:	f003 fb74 	bl	8018d54 <iprintf>
 801566c:	e010      	b.n	8015690 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801566e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8015672:	2b09      	cmp	r3, #9
 8015674:	dc02      	bgt.n	801567c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8015676:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015678:	843b      	strh	r3, [r7, #32]
 801567a:	e009      	b.n	8015690 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801567c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8015680:	2b09      	cmp	r3, #9
 8015682:	dc02      	bgt.n	801568a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8015684:	8bfb      	ldrh	r3, [r7, #30]
 8015686:	843b      	strh	r3, [r7, #32]
 8015688:	e002      	b.n	8015690 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801568a:	f04f 33ff 	mov.w	r3, #4294967295
 801568e:	e054      	b.n	801573a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015690:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015694:	2b09      	cmp	r3, #9
 8015696:	dd06      	ble.n	80156a6 <etharp_find_entry+0x236>
 8015698:	4b2b      	ldr	r3, [pc, #172]	@ (8015748 <etharp_find_entry+0x2d8>)
 801569a:	f240 127f 	movw	r2, #383	@ 0x17f
 801569e:	492e      	ldr	r1, [pc, #184]	@ (8015758 <etharp_find_entry+0x2e8>)
 80156a0:	482b      	ldr	r0, [pc, #172]	@ (8015750 <etharp_find_entry+0x2e0>)
 80156a2:	f003 fb57 	bl	8018d54 <iprintf>
    etharp_free_entry(i);
 80156a6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80156aa:	4618      	mov	r0, r3
 80156ac:	f7ff fe06 	bl	80152bc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80156b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80156b4:	2b09      	cmp	r3, #9
 80156b6:	dd06      	ble.n	80156c6 <etharp_find_entry+0x256>
 80156b8:	4b23      	ldr	r3, [pc, #140]	@ (8015748 <etharp_find_entry+0x2d8>)
 80156ba:	f240 1283 	movw	r2, #387	@ 0x183
 80156be:	4926      	ldr	r1, [pc, #152]	@ (8015758 <etharp_find_entry+0x2e8>)
 80156c0:	4823      	ldr	r0, [pc, #140]	@ (8015750 <etharp_find_entry+0x2e0>)
 80156c2:	f003 fb47 	bl	8018d54 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80156c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80156ca:	491e      	ldr	r1, [pc, #120]	@ (8015744 <etharp_find_entry+0x2d4>)
 80156cc:	4613      	mov	r3, r2
 80156ce:	005b      	lsls	r3, r3, #1
 80156d0:	4413      	add	r3, r2
 80156d2:	00db      	lsls	r3, r3, #3
 80156d4:	440b      	add	r3, r1
 80156d6:	3314      	adds	r3, #20
 80156d8:	781b      	ldrb	r3, [r3, #0]
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d006      	beq.n	80156ec <etharp_find_entry+0x27c>
 80156de:	4b1a      	ldr	r3, [pc, #104]	@ (8015748 <etharp_find_entry+0x2d8>)
 80156e0:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80156e4:	491d      	ldr	r1, [pc, #116]	@ (801575c <etharp_find_entry+0x2ec>)
 80156e6:	481a      	ldr	r0, [pc, #104]	@ (8015750 <etharp_find_entry+0x2e0>)
 80156e8:	f003 fb34 	bl	8018d54 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d00b      	beq.n	801570a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80156f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	6819      	ldr	r1, [r3, #0]
 80156fa:	4812      	ldr	r0, [pc, #72]	@ (8015744 <etharp_find_entry+0x2d4>)
 80156fc:	4613      	mov	r3, r2
 80156fe:	005b      	lsls	r3, r3, #1
 8015700:	4413      	add	r3, r2
 8015702:	00db      	lsls	r3, r3, #3
 8015704:	4403      	add	r3, r0
 8015706:	3304      	adds	r3, #4
 8015708:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801570a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801570e:	490d      	ldr	r1, [pc, #52]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015710:	4613      	mov	r3, r2
 8015712:	005b      	lsls	r3, r3, #1
 8015714:	4413      	add	r3, r2
 8015716:	00db      	lsls	r3, r3, #3
 8015718:	440b      	add	r3, r1
 801571a:	3312      	adds	r3, #18
 801571c:	2200      	movs	r2, #0
 801571e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8015720:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015724:	4907      	ldr	r1, [pc, #28]	@ (8015744 <etharp_find_entry+0x2d4>)
 8015726:	4613      	mov	r3, r2
 8015728:	005b      	lsls	r3, r3, #1
 801572a:	4413      	add	r3, r2
 801572c:	00db      	lsls	r3, r3, #3
 801572e:	440b      	add	r3, r1
 8015730:	3308      	adds	r3, #8
 8015732:	687a      	ldr	r2, [r7, #4]
 8015734:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8015736:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801573a:	4618      	mov	r0, r3
 801573c:	3728      	adds	r7, #40	@ 0x28
 801573e:	46bd      	mov	sp, r7
 8015740:	bd80      	pop	{r7, pc}
 8015742:	bf00      	nop
 8015744:	20066e68 	.word	0x20066e68
 8015748:	0801eed8 	.word	0x0801eed8
 801574c:	0801ef10 	.word	0x0801ef10
 8015750:	0801ef50 	.word	0x0801ef50
 8015754:	0801ef78 	.word	0x0801ef78
 8015758:	0801ef90 	.word	0x0801ef90
 801575c:	0801efa4 	.word	0x0801efa4

08015760 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8015760:	b580      	push	{r7, lr}
 8015762:	b088      	sub	sp, #32
 8015764:	af02      	add	r7, sp, #8
 8015766:	60f8      	str	r0, [r7, #12]
 8015768:	60b9      	str	r1, [r7, #8]
 801576a:	607a      	str	r2, [r7, #4]
 801576c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015774:	2b06      	cmp	r3, #6
 8015776:	d006      	beq.n	8015786 <etharp_update_arp_entry+0x26>
 8015778:	4b48      	ldr	r3, [pc, #288]	@ (801589c <etharp_update_arp_entry+0x13c>)
 801577a:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801577e:	4948      	ldr	r1, [pc, #288]	@ (80158a0 <etharp_update_arp_entry+0x140>)
 8015780:	4848      	ldr	r0, [pc, #288]	@ (80158a4 <etharp_update_arp_entry+0x144>)
 8015782:	f003 fae7 	bl	8018d54 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8015786:	68bb      	ldr	r3, [r7, #8]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d012      	beq.n	80157b2 <etharp_update_arp_entry+0x52>
 801578c:	68bb      	ldr	r3, [r7, #8]
 801578e:	681b      	ldr	r3, [r3, #0]
 8015790:	2b00      	cmp	r3, #0
 8015792:	d00e      	beq.n	80157b2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015794:	68bb      	ldr	r3, [r7, #8]
 8015796:	681b      	ldr	r3, [r3, #0]
 8015798:	68f9      	ldr	r1, [r7, #12]
 801579a:	4618      	mov	r0, r3
 801579c:	f001 f8fe 	bl	801699c <ip4_addr_isbroadcast_u32>
 80157a0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d105      	bne.n	80157b2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80157a6:	68bb      	ldr	r3, [r7, #8]
 80157a8:	681b      	ldr	r3, [r3, #0]
 80157aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80157ae:	2be0      	cmp	r3, #224	@ 0xe0
 80157b0:	d102      	bne.n	80157b8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80157b2:	f06f 030f 	mvn.w	r3, #15
 80157b6:	e06c      	b.n	8015892 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80157b8:	78fb      	ldrb	r3, [r7, #3]
 80157ba:	68fa      	ldr	r2, [r7, #12]
 80157bc:	4619      	mov	r1, r3
 80157be:	68b8      	ldr	r0, [r7, #8]
 80157c0:	f7ff fe56 	bl	8015470 <etharp_find_entry>
 80157c4:	4603      	mov	r3, r0
 80157c6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80157c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	da02      	bge.n	80157d6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80157d0:	8afb      	ldrh	r3, [r7, #22]
 80157d2:	b25b      	sxtb	r3, r3
 80157d4:	e05d      	b.n	8015892 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80157d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80157da:	4933      	ldr	r1, [pc, #204]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 80157dc:	4613      	mov	r3, r2
 80157de:	005b      	lsls	r3, r3, #1
 80157e0:	4413      	add	r3, r2
 80157e2:	00db      	lsls	r3, r3, #3
 80157e4:	440b      	add	r3, r1
 80157e6:	3314      	adds	r3, #20
 80157e8:	2202      	movs	r2, #2
 80157ea:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80157ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80157f0:	492d      	ldr	r1, [pc, #180]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 80157f2:	4613      	mov	r3, r2
 80157f4:	005b      	lsls	r3, r3, #1
 80157f6:	4413      	add	r3, r2
 80157f8:	00db      	lsls	r3, r3, #3
 80157fa:	440b      	add	r3, r1
 80157fc:	3308      	adds	r3, #8
 80157fe:	68fa      	ldr	r2, [r7, #12]
 8015800:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8015802:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015806:	4613      	mov	r3, r2
 8015808:	005b      	lsls	r3, r3, #1
 801580a:	4413      	add	r3, r2
 801580c:	00db      	lsls	r3, r3, #3
 801580e:	3308      	adds	r3, #8
 8015810:	4a25      	ldr	r2, [pc, #148]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 8015812:	4413      	add	r3, r2
 8015814:	3304      	adds	r3, #4
 8015816:	2206      	movs	r2, #6
 8015818:	6879      	ldr	r1, [r7, #4]
 801581a:	4618      	mov	r0, r3
 801581c:	f003 fc77 	bl	801910e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8015820:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015824:	4920      	ldr	r1, [pc, #128]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 8015826:	4613      	mov	r3, r2
 8015828:	005b      	lsls	r3, r3, #1
 801582a:	4413      	add	r3, r2
 801582c:	00db      	lsls	r3, r3, #3
 801582e:	440b      	add	r3, r1
 8015830:	3312      	adds	r3, #18
 8015832:	2200      	movs	r2, #0
 8015834:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8015836:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801583a:	491b      	ldr	r1, [pc, #108]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 801583c:	4613      	mov	r3, r2
 801583e:	005b      	lsls	r3, r3, #1
 8015840:	4413      	add	r3, r2
 8015842:	00db      	lsls	r3, r3, #3
 8015844:	440b      	add	r3, r1
 8015846:	681b      	ldr	r3, [r3, #0]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d021      	beq.n	8015890 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801584c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015850:	4915      	ldr	r1, [pc, #84]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 8015852:	4613      	mov	r3, r2
 8015854:	005b      	lsls	r3, r3, #1
 8015856:	4413      	add	r3, r2
 8015858:	00db      	lsls	r3, r3, #3
 801585a:	440b      	add	r3, r1
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8015860:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015864:	4910      	ldr	r1, [pc, #64]	@ (80158a8 <etharp_update_arp_entry+0x148>)
 8015866:	4613      	mov	r3, r2
 8015868:	005b      	lsls	r3, r3, #1
 801586a:	4413      	add	r3, r2
 801586c:	00db      	lsls	r3, r3, #3
 801586e:	440b      	add	r3, r1
 8015870:	2200      	movs	r2, #0
 8015872:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8015874:	68fb      	ldr	r3, [r7, #12]
 8015876:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801587a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801587e:	9300      	str	r3, [sp, #0]
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	6939      	ldr	r1, [r7, #16]
 8015884:	68f8      	ldr	r0, [r7, #12]
 8015886:	f002 f951 	bl	8017b2c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801588a:	6938      	ldr	r0, [r7, #16]
 801588c:	f7f8 fa32 	bl	800dcf4 <pbuf_free>
  }
  return ERR_OK;
 8015890:	2300      	movs	r3, #0
}
 8015892:	4618      	mov	r0, r3
 8015894:	3718      	adds	r7, #24
 8015896:	46bd      	mov	sp, r7
 8015898:	bd80      	pop	{r7, pc}
 801589a:	bf00      	nop
 801589c:	0801eed8 	.word	0x0801eed8
 80158a0:	0801efd0 	.word	0x0801efd0
 80158a4:	0801ef50 	.word	0x0801ef50
 80158a8:	20066e68 	.word	0x20066e68

080158ac <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80158ac:	b580      	push	{r7, lr}
 80158ae:	b084      	sub	sp, #16
 80158b0:	af00      	add	r7, sp, #0
 80158b2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80158b4:	2300      	movs	r3, #0
 80158b6:	60fb      	str	r3, [r7, #12]
 80158b8:	e01e      	b.n	80158f8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80158ba:	4913      	ldr	r1, [pc, #76]	@ (8015908 <etharp_cleanup_netif+0x5c>)
 80158bc:	68fa      	ldr	r2, [r7, #12]
 80158be:	4613      	mov	r3, r2
 80158c0:	005b      	lsls	r3, r3, #1
 80158c2:	4413      	add	r3, r2
 80158c4:	00db      	lsls	r3, r3, #3
 80158c6:	440b      	add	r3, r1
 80158c8:	3314      	adds	r3, #20
 80158ca:	781b      	ldrb	r3, [r3, #0]
 80158cc:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80158ce:	7afb      	ldrb	r3, [r7, #11]
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d00e      	beq.n	80158f2 <etharp_cleanup_netif+0x46>
 80158d4:	490c      	ldr	r1, [pc, #48]	@ (8015908 <etharp_cleanup_netif+0x5c>)
 80158d6:	68fa      	ldr	r2, [r7, #12]
 80158d8:	4613      	mov	r3, r2
 80158da:	005b      	lsls	r3, r3, #1
 80158dc:	4413      	add	r3, r2
 80158de:	00db      	lsls	r3, r3, #3
 80158e0:	440b      	add	r3, r1
 80158e2:	3308      	adds	r3, #8
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	687a      	ldr	r2, [r7, #4]
 80158e8:	429a      	cmp	r2, r3
 80158ea:	d102      	bne.n	80158f2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80158ec:	68f8      	ldr	r0, [r7, #12]
 80158ee:	f7ff fce5 	bl	80152bc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	3301      	adds	r3, #1
 80158f6:	60fb      	str	r3, [r7, #12]
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	2b09      	cmp	r3, #9
 80158fc:	dddd      	ble.n	80158ba <etharp_cleanup_netif+0xe>
    }
  }
}
 80158fe:	bf00      	nop
 8015900:	bf00      	nop
 8015902:	3710      	adds	r7, #16
 8015904:	46bd      	mov	sp, r7
 8015906:	bd80      	pop	{r7, pc}
 8015908:	20066e68 	.word	0x20066e68

0801590c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801590c:	b5b0      	push	{r4, r5, r7, lr}
 801590e:	b08a      	sub	sp, #40	@ 0x28
 8015910:	af04      	add	r7, sp, #16
 8015912:	6078      	str	r0, [r7, #4]
 8015914:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8015916:	683b      	ldr	r3, [r7, #0]
 8015918:	2b00      	cmp	r3, #0
 801591a:	d107      	bne.n	801592c <etharp_input+0x20>
 801591c:	4b3d      	ldr	r3, [pc, #244]	@ (8015a14 <etharp_input+0x108>)
 801591e:	f240 228a 	movw	r2, #650	@ 0x28a
 8015922:	493d      	ldr	r1, [pc, #244]	@ (8015a18 <etharp_input+0x10c>)
 8015924:	483d      	ldr	r0, [pc, #244]	@ (8015a1c <etharp_input+0x110>)
 8015926:	f003 fa15 	bl	8018d54 <iprintf>
 801592a:	e06f      	b.n	8015a0c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	685b      	ldr	r3, [r3, #4]
 8015930:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015932:	693b      	ldr	r3, [r7, #16]
 8015934:	881b      	ldrh	r3, [r3, #0]
 8015936:	b29b      	uxth	r3, r3
 8015938:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801593c:	d10c      	bne.n	8015958 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801593e:	693b      	ldr	r3, [r7, #16]
 8015940:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015942:	2b06      	cmp	r3, #6
 8015944:	d108      	bne.n	8015958 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015946:	693b      	ldr	r3, [r7, #16]
 8015948:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801594a:	2b04      	cmp	r3, #4
 801594c:	d104      	bne.n	8015958 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801594e:	693b      	ldr	r3, [r7, #16]
 8015950:	885b      	ldrh	r3, [r3, #2]
 8015952:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8015954:	2b08      	cmp	r3, #8
 8015956:	d003      	beq.n	8015960 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8015958:	6878      	ldr	r0, [r7, #4]
 801595a:	f7f8 f9cb 	bl	800dcf4 <pbuf_free>
    return;
 801595e:	e055      	b.n	8015a0c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8015960:	693b      	ldr	r3, [r7, #16]
 8015962:	330e      	adds	r3, #14
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8015968:	693b      	ldr	r3, [r7, #16]
 801596a:	3318      	adds	r3, #24
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8015970:	683b      	ldr	r3, [r7, #0]
 8015972:	3304      	adds	r3, #4
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	2b00      	cmp	r3, #0
 8015978:	d102      	bne.n	8015980 <etharp_input+0x74>
    for_us = 0;
 801597a:	2300      	movs	r3, #0
 801597c:	75fb      	strb	r3, [r7, #23]
 801597e:	e009      	b.n	8015994 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8015980:	68ba      	ldr	r2, [r7, #8]
 8015982:	683b      	ldr	r3, [r7, #0]
 8015984:	3304      	adds	r3, #4
 8015986:	681b      	ldr	r3, [r3, #0]
 8015988:	429a      	cmp	r2, r3
 801598a:	bf0c      	ite	eq
 801598c:	2301      	moveq	r3, #1
 801598e:	2300      	movne	r3, #0
 8015990:	b2db      	uxtb	r3, r3
 8015992:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8015994:	693b      	ldr	r3, [r7, #16]
 8015996:	f103 0208 	add.w	r2, r3, #8
 801599a:	7dfb      	ldrb	r3, [r7, #23]
 801599c:	2b00      	cmp	r3, #0
 801599e:	d001      	beq.n	80159a4 <etharp_input+0x98>
 80159a0:	2301      	movs	r3, #1
 80159a2:	e000      	b.n	80159a6 <etharp_input+0x9a>
 80159a4:	2302      	movs	r3, #2
 80159a6:	f107 010c 	add.w	r1, r7, #12
 80159aa:	6838      	ldr	r0, [r7, #0]
 80159ac:	f7ff fed8 	bl	8015760 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80159b0:	693b      	ldr	r3, [r7, #16]
 80159b2:	88db      	ldrh	r3, [r3, #6]
 80159b4:	b29b      	uxth	r3, r3
 80159b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80159ba:	d003      	beq.n	80159c4 <etharp_input+0xb8>
 80159bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80159c0:	d01e      	beq.n	8015a00 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80159c2:	e020      	b.n	8015a06 <etharp_input+0xfa>
      if (for_us) {
 80159c4:	7dfb      	ldrb	r3, [r7, #23]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d01c      	beq.n	8015a04 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80159ca:	683b      	ldr	r3, [r7, #0]
 80159cc:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80159d0:	693b      	ldr	r3, [r7, #16]
 80159d2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80159d6:	683b      	ldr	r3, [r7, #0]
 80159d8:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 80159dc:	683b      	ldr	r3, [r7, #0]
 80159de:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80159e0:	693a      	ldr	r2, [r7, #16]
 80159e2:	3208      	adds	r2, #8
        etharp_raw(netif,
 80159e4:	2102      	movs	r1, #2
 80159e6:	9103      	str	r1, [sp, #12]
 80159e8:	f107 010c 	add.w	r1, r7, #12
 80159ec:	9102      	str	r1, [sp, #8]
 80159ee:	9201      	str	r2, [sp, #4]
 80159f0:	9300      	str	r3, [sp, #0]
 80159f2:	462b      	mov	r3, r5
 80159f4:	4622      	mov	r2, r4
 80159f6:	4601      	mov	r1, r0
 80159f8:	6838      	ldr	r0, [r7, #0]
 80159fa:	f000 faeb 	bl	8015fd4 <etharp_raw>
      break;
 80159fe:	e001      	b.n	8015a04 <etharp_input+0xf8>
      break;
 8015a00:	bf00      	nop
 8015a02:	e000      	b.n	8015a06 <etharp_input+0xfa>
      break;
 8015a04:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8015a06:	6878      	ldr	r0, [r7, #4]
 8015a08:	f7f8 f974 	bl	800dcf4 <pbuf_free>
}
 8015a0c:	3718      	adds	r7, #24
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	bdb0      	pop	{r4, r5, r7, pc}
 8015a12:	bf00      	nop
 8015a14:	0801eed8 	.word	0x0801eed8
 8015a18:	0801f028 	.word	0x0801f028
 8015a1c:	0801ef50 	.word	0x0801ef50

08015a20 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8015a20:	b580      	push	{r7, lr}
 8015a22:	b086      	sub	sp, #24
 8015a24:	af02      	add	r7, sp, #8
 8015a26:	60f8      	str	r0, [r7, #12]
 8015a28:	60b9      	str	r1, [r7, #8]
 8015a2a:	4613      	mov	r3, r2
 8015a2c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8015a2e:	79fa      	ldrb	r2, [r7, #7]
 8015a30:	4944      	ldr	r1, [pc, #272]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015a32:	4613      	mov	r3, r2
 8015a34:	005b      	lsls	r3, r3, #1
 8015a36:	4413      	add	r3, r2
 8015a38:	00db      	lsls	r3, r3, #3
 8015a3a:	440b      	add	r3, r1
 8015a3c:	3314      	adds	r3, #20
 8015a3e:	781b      	ldrb	r3, [r3, #0]
 8015a40:	2b01      	cmp	r3, #1
 8015a42:	d806      	bhi.n	8015a52 <etharp_output_to_arp_index+0x32>
 8015a44:	4b40      	ldr	r3, [pc, #256]	@ (8015b48 <etharp_output_to_arp_index+0x128>)
 8015a46:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8015a4a:	4940      	ldr	r1, [pc, #256]	@ (8015b4c <etharp_output_to_arp_index+0x12c>)
 8015a4c:	4840      	ldr	r0, [pc, #256]	@ (8015b50 <etharp_output_to_arp_index+0x130>)
 8015a4e:	f003 f981 	bl	8018d54 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8015a52:	79fa      	ldrb	r2, [r7, #7]
 8015a54:	493b      	ldr	r1, [pc, #236]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015a56:	4613      	mov	r3, r2
 8015a58:	005b      	lsls	r3, r3, #1
 8015a5a:	4413      	add	r3, r2
 8015a5c:	00db      	lsls	r3, r3, #3
 8015a5e:	440b      	add	r3, r1
 8015a60:	3314      	adds	r3, #20
 8015a62:	781b      	ldrb	r3, [r3, #0]
 8015a64:	2b02      	cmp	r3, #2
 8015a66:	d153      	bne.n	8015b10 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8015a68:	79fa      	ldrb	r2, [r7, #7]
 8015a6a:	4936      	ldr	r1, [pc, #216]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015a6c:	4613      	mov	r3, r2
 8015a6e:	005b      	lsls	r3, r3, #1
 8015a70:	4413      	add	r3, r2
 8015a72:	00db      	lsls	r3, r3, #3
 8015a74:	440b      	add	r3, r1
 8015a76:	3312      	adds	r3, #18
 8015a78:	881b      	ldrh	r3, [r3, #0]
 8015a7a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8015a7e:	d919      	bls.n	8015ab4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8015a80:	79fa      	ldrb	r2, [r7, #7]
 8015a82:	4613      	mov	r3, r2
 8015a84:	005b      	lsls	r3, r3, #1
 8015a86:	4413      	add	r3, r2
 8015a88:	00db      	lsls	r3, r3, #3
 8015a8a:	4a2e      	ldr	r2, [pc, #184]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015a8c:	4413      	add	r3, r2
 8015a8e:	3304      	adds	r3, #4
 8015a90:	4619      	mov	r1, r3
 8015a92:	68f8      	ldr	r0, [r7, #12]
 8015a94:	f000 fb4c 	bl	8016130 <etharp_request>
 8015a98:	4603      	mov	r3, r0
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d138      	bne.n	8015b10 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015a9e:	79fa      	ldrb	r2, [r7, #7]
 8015aa0:	4928      	ldr	r1, [pc, #160]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015aa2:	4613      	mov	r3, r2
 8015aa4:	005b      	lsls	r3, r3, #1
 8015aa6:	4413      	add	r3, r2
 8015aa8:	00db      	lsls	r3, r3, #3
 8015aaa:	440b      	add	r3, r1
 8015aac:	3314      	adds	r3, #20
 8015aae:	2203      	movs	r2, #3
 8015ab0:	701a      	strb	r2, [r3, #0]
 8015ab2:	e02d      	b.n	8015b10 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8015ab4:	79fa      	ldrb	r2, [r7, #7]
 8015ab6:	4923      	ldr	r1, [pc, #140]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015ab8:	4613      	mov	r3, r2
 8015aba:	005b      	lsls	r3, r3, #1
 8015abc:	4413      	add	r3, r2
 8015abe:	00db      	lsls	r3, r3, #3
 8015ac0:	440b      	add	r3, r1
 8015ac2:	3312      	adds	r3, #18
 8015ac4:	881b      	ldrh	r3, [r3, #0]
 8015ac6:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8015aca:	d321      	bcc.n	8015b10 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8015acc:	79fa      	ldrb	r2, [r7, #7]
 8015ace:	4613      	mov	r3, r2
 8015ad0:	005b      	lsls	r3, r3, #1
 8015ad2:	4413      	add	r3, r2
 8015ad4:	00db      	lsls	r3, r3, #3
 8015ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015ad8:	4413      	add	r3, r2
 8015ada:	1d19      	adds	r1, r3, #4
 8015adc:	79fa      	ldrb	r2, [r7, #7]
 8015ade:	4613      	mov	r3, r2
 8015ae0:	005b      	lsls	r3, r3, #1
 8015ae2:	4413      	add	r3, r2
 8015ae4:	00db      	lsls	r3, r3, #3
 8015ae6:	3308      	adds	r3, #8
 8015ae8:	4a16      	ldr	r2, [pc, #88]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015aea:	4413      	add	r3, r2
 8015aec:	3304      	adds	r3, #4
 8015aee:	461a      	mov	r2, r3
 8015af0:	68f8      	ldr	r0, [r7, #12]
 8015af2:	f000 fafb 	bl	80160ec <etharp_request_dst>
 8015af6:	4603      	mov	r3, r0
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d109      	bne.n	8015b10 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015afc:	79fa      	ldrb	r2, [r7, #7]
 8015afe:	4911      	ldr	r1, [pc, #68]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015b00:	4613      	mov	r3, r2
 8015b02:	005b      	lsls	r3, r3, #1
 8015b04:	4413      	add	r3, r2
 8015b06:	00db      	lsls	r3, r3, #3
 8015b08:	440b      	add	r3, r1
 8015b0a:	3314      	adds	r3, #20
 8015b0c:	2203      	movs	r2, #3
 8015b0e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8015b16:	79fa      	ldrb	r2, [r7, #7]
 8015b18:	4613      	mov	r3, r2
 8015b1a:	005b      	lsls	r3, r3, #1
 8015b1c:	4413      	add	r3, r2
 8015b1e:	00db      	lsls	r3, r3, #3
 8015b20:	3308      	adds	r3, #8
 8015b22:	4a08      	ldr	r2, [pc, #32]	@ (8015b44 <etharp_output_to_arp_index+0x124>)
 8015b24:	4413      	add	r3, r2
 8015b26:	3304      	adds	r3, #4
 8015b28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015b2c:	9200      	str	r2, [sp, #0]
 8015b2e:	460a      	mov	r2, r1
 8015b30:	68b9      	ldr	r1, [r7, #8]
 8015b32:	68f8      	ldr	r0, [r7, #12]
 8015b34:	f001 fffa 	bl	8017b2c <ethernet_output>
 8015b38:	4603      	mov	r3, r0
}
 8015b3a:	4618      	mov	r0, r3
 8015b3c:	3710      	adds	r7, #16
 8015b3e:	46bd      	mov	sp, r7
 8015b40:	bd80      	pop	{r7, pc}
 8015b42:	bf00      	nop
 8015b44:	20066e68 	.word	0x20066e68
 8015b48:	0801eed8 	.word	0x0801eed8
 8015b4c:	0801f048 	.word	0x0801f048
 8015b50:	0801ef50 	.word	0x0801ef50

08015b54 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8015b54:	b580      	push	{r7, lr}
 8015b56:	b08a      	sub	sp, #40	@ 0x28
 8015b58:	af02      	add	r7, sp, #8
 8015b5a:	60f8      	str	r0, [r7, #12]
 8015b5c:	60b9      	str	r1, [r7, #8]
 8015b5e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015b64:	68fb      	ldr	r3, [r7, #12]
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d106      	bne.n	8015b78 <etharp_output+0x24>
 8015b6a:	4b73      	ldr	r3, [pc, #460]	@ (8015d38 <etharp_output+0x1e4>)
 8015b6c:	f240 321e 	movw	r2, #798	@ 0x31e
 8015b70:	4972      	ldr	r1, [pc, #456]	@ (8015d3c <etharp_output+0x1e8>)
 8015b72:	4873      	ldr	r0, [pc, #460]	@ (8015d40 <etharp_output+0x1ec>)
 8015b74:	f003 f8ee 	bl	8018d54 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8015b78:	68bb      	ldr	r3, [r7, #8]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d106      	bne.n	8015b8c <etharp_output+0x38>
 8015b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8015d38 <etharp_output+0x1e4>)
 8015b80:	f240 321f 	movw	r2, #799	@ 0x31f
 8015b84:	496f      	ldr	r1, [pc, #444]	@ (8015d44 <etharp_output+0x1f0>)
 8015b86:	486e      	ldr	r0, [pc, #440]	@ (8015d40 <etharp_output+0x1ec>)
 8015b88:	f003 f8e4 	bl	8018d54 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d106      	bne.n	8015ba0 <etharp_output+0x4c>
 8015b92:	4b69      	ldr	r3, [pc, #420]	@ (8015d38 <etharp_output+0x1e4>)
 8015b94:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8015b98:	496b      	ldr	r1, [pc, #428]	@ (8015d48 <etharp_output+0x1f4>)
 8015b9a:	4869      	ldr	r0, [pc, #420]	@ (8015d40 <etharp_output+0x1ec>)
 8015b9c:	f003 f8da 	bl	8018d54 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	68f9      	ldr	r1, [r7, #12]
 8015ba6:	4618      	mov	r0, r3
 8015ba8:	f000 fef8 	bl	801699c <ip4_addr_isbroadcast_u32>
 8015bac:	4603      	mov	r3, r0
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d002      	beq.n	8015bb8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8015bb2:	4b66      	ldr	r3, [pc, #408]	@ (8015d4c <etharp_output+0x1f8>)
 8015bb4:	61fb      	str	r3, [r7, #28]
 8015bb6:	e0af      	b.n	8015d18 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015bc0:	2be0      	cmp	r3, #224	@ 0xe0
 8015bc2:	d118      	bne.n	8015bf6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8015bc4:	2301      	movs	r3, #1
 8015bc6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8015bc8:	2300      	movs	r3, #0
 8015bca:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8015bcc:	235e      	movs	r3, #94	@ 0x5e
 8015bce:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	3301      	adds	r3, #1
 8015bd4:	781b      	ldrb	r3, [r3, #0]
 8015bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015bda:	b2db      	uxtb	r3, r3
 8015bdc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	3302      	adds	r3, #2
 8015be2:	781b      	ldrb	r3, [r3, #0]
 8015be4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	3303      	adds	r3, #3
 8015bea:	781b      	ldrb	r3, [r3, #0]
 8015bec:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8015bee:	f107 0310 	add.w	r3, r7, #16
 8015bf2:	61fb      	str	r3, [r7, #28]
 8015bf4:	e090      	b.n	8015d18 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	681a      	ldr	r2, [r3, #0]
 8015bfa:	68fb      	ldr	r3, [r7, #12]
 8015bfc:	3304      	adds	r3, #4
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	405a      	eors	r2, r3
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	3308      	adds	r3, #8
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	4013      	ands	r3, r2
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d012      	beq.n	8015c34 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	681b      	ldr	r3, [r3, #0]
 8015c12:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015c14:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8015c18:	4293      	cmp	r3, r2
 8015c1a:	d00b      	beq.n	8015c34 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	330c      	adds	r3, #12
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d003      	beq.n	8015c2e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	330c      	adds	r3, #12
 8015c2a:	61bb      	str	r3, [r7, #24]
 8015c2c:	e002      	b.n	8015c34 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8015c2e:	f06f 0303 	mvn.w	r3, #3
 8015c32:	e07d      	b.n	8015d30 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015c34:	4b46      	ldr	r3, [pc, #280]	@ (8015d50 <etharp_output+0x1fc>)
 8015c36:	781b      	ldrb	r3, [r3, #0]
 8015c38:	4619      	mov	r1, r3
 8015c3a:	4a46      	ldr	r2, [pc, #280]	@ (8015d54 <etharp_output+0x200>)
 8015c3c:	460b      	mov	r3, r1
 8015c3e:	005b      	lsls	r3, r3, #1
 8015c40:	440b      	add	r3, r1
 8015c42:	00db      	lsls	r3, r3, #3
 8015c44:	4413      	add	r3, r2
 8015c46:	3314      	adds	r3, #20
 8015c48:	781b      	ldrb	r3, [r3, #0]
 8015c4a:	2b01      	cmp	r3, #1
 8015c4c:	d925      	bls.n	8015c9a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015c4e:	4b40      	ldr	r3, [pc, #256]	@ (8015d50 <etharp_output+0x1fc>)
 8015c50:	781b      	ldrb	r3, [r3, #0]
 8015c52:	4619      	mov	r1, r3
 8015c54:	4a3f      	ldr	r2, [pc, #252]	@ (8015d54 <etharp_output+0x200>)
 8015c56:	460b      	mov	r3, r1
 8015c58:	005b      	lsls	r3, r3, #1
 8015c5a:	440b      	add	r3, r1
 8015c5c:	00db      	lsls	r3, r3, #3
 8015c5e:	4413      	add	r3, r2
 8015c60:	3308      	adds	r3, #8
 8015c62:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015c64:	68fa      	ldr	r2, [r7, #12]
 8015c66:	429a      	cmp	r2, r3
 8015c68:	d117      	bne.n	8015c9a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8015c6a:	69bb      	ldr	r3, [r7, #24]
 8015c6c:	681a      	ldr	r2, [r3, #0]
 8015c6e:	4b38      	ldr	r3, [pc, #224]	@ (8015d50 <etharp_output+0x1fc>)
 8015c70:	781b      	ldrb	r3, [r3, #0]
 8015c72:	4618      	mov	r0, r3
 8015c74:	4937      	ldr	r1, [pc, #220]	@ (8015d54 <etharp_output+0x200>)
 8015c76:	4603      	mov	r3, r0
 8015c78:	005b      	lsls	r3, r3, #1
 8015c7a:	4403      	add	r3, r0
 8015c7c:	00db      	lsls	r3, r3, #3
 8015c7e:	440b      	add	r3, r1
 8015c80:	3304      	adds	r3, #4
 8015c82:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015c84:	429a      	cmp	r2, r3
 8015c86:	d108      	bne.n	8015c9a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8015c88:	4b31      	ldr	r3, [pc, #196]	@ (8015d50 <etharp_output+0x1fc>)
 8015c8a:	781b      	ldrb	r3, [r3, #0]
 8015c8c:	461a      	mov	r2, r3
 8015c8e:	68b9      	ldr	r1, [r7, #8]
 8015c90:	68f8      	ldr	r0, [r7, #12]
 8015c92:	f7ff fec5 	bl	8015a20 <etharp_output_to_arp_index>
 8015c96:	4603      	mov	r3, r0
 8015c98:	e04a      	b.n	8015d30 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	75fb      	strb	r3, [r7, #23]
 8015c9e:	e031      	b.n	8015d04 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015ca0:	7dfa      	ldrb	r2, [r7, #23]
 8015ca2:	492c      	ldr	r1, [pc, #176]	@ (8015d54 <etharp_output+0x200>)
 8015ca4:	4613      	mov	r3, r2
 8015ca6:	005b      	lsls	r3, r3, #1
 8015ca8:	4413      	add	r3, r2
 8015caa:	00db      	lsls	r3, r3, #3
 8015cac:	440b      	add	r3, r1
 8015cae:	3314      	adds	r3, #20
 8015cb0:	781b      	ldrb	r3, [r3, #0]
 8015cb2:	2b01      	cmp	r3, #1
 8015cb4:	d923      	bls.n	8015cfe <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8015cb6:	7dfa      	ldrb	r2, [r7, #23]
 8015cb8:	4926      	ldr	r1, [pc, #152]	@ (8015d54 <etharp_output+0x200>)
 8015cba:	4613      	mov	r3, r2
 8015cbc:	005b      	lsls	r3, r3, #1
 8015cbe:	4413      	add	r3, r2
 8015cc0:	00db      	lsls	r3, r3, #3
 8015cc2:	440b      	add	r3, r1
 8015cc4:	3308      	adds	r3, #8
 8015cc6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015cc8:	68fa      	ldr	r2, [r7, #12]
 8015cca:	429a      	cmp	r2, r3
 8015ccc:	d117      	bne.n	8015cfe <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8015cce:	69bb      	ldr	r3, [r7, #24]
 8015cd0:	6819      	ldr	r1, [r3, #0]
 8015cd2:	7dfa      	ldrb	r2, [r7, #23]
 8015cd4:	481f      	ldr	r0, [pc, #124]	@ (8015d54 <etharp_output+0x200>)
 8015cd6:	4613      	mov	r3, r2
 8015cd8:	005b      	lsls	r3, r3, #1
 8015cda:	4413      	add	r3, r2
 8015cdc:	00db      	lsls	r3, r3, #3
 8015cde:	4403      	add	r3, r0
 8015ce0:	3304      	adds	r3, #4
 8015ce2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8015ce4:	4299      	cmp	r1, r3
 8015ce6:	d10a      	bne.n	8015cfe <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8015ce8:	4a19      	ldr	r2, [pc, #100]	@ (8015d50 <etharp_output+0x1fc>)
 8015cea:	7dfb      	ldrb	r3, [r7, #23]
 8015cec:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8015cee:	7dfb      	ldrb	r3, [r7, #23]
 8015cf0:	461a      	mov	r2, r3
 8015cf2:	68b9      	ldr	r1, [r7, #8]
 8015cf4:	68f8      	ldr	r0, [r7, #12]
 8015cf6:	f7ff fe93 	bl	8015a20 <etharp_output_to_arp_index>
 8015cfa:	4603      	mov	r3, r0
 8015cfc:	e018      	b.n	8015d30 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015cfe:	7dfb      	ldrb	r3, [r7, #23]
 8015d00:	3301      	adds	r3, #1
 8015d02:	75fb      	strb	r3, [r7, #23]
 8015d04:	7dfb      	ldrb	r3, [r7, #23]
 8015d06:	2b09      	cmp	r3, #9
 8015d08:	d9ca      	bls.n	8015ca0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8015d0a:	68ba      	ldr	r2, [r7, #8]
 8015d0c:	69b9      	ldr	r1, [r7, #24]
 8015d0e:	68f8      	ldr	r0, [r7, #12]
 8015d10:	f000 f822 	bl	8015d58 <etharp_query>
 8015d14:	4603      	mov	r3, r0
 8015d16:	e00b      	b.n	8015d30 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8015d1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8015d22:	9300      	str	r3, [sp, #0]
 8015d24:	69fb      	ldr	r3, [r7, #28]
 8015d26:	68b9      	ldr	r1, [r7, #8]
 8015d28:	68f8      	ldr	r0, [r7, #12]
 8015d2a:	f001 feff 	bl	8017b2c <ethernet_output>
 8015d2e:	4603      	mov	r3, r0
}
 8015d30:	4618      	mov	r0, r3
 8015d32:	3720      	adds	r7, #32
 8015d34:	46bd      	mov	sp, r7
 8015d36:	bd80      	pop	{r7, pc}
 8015d38:	0801eed8 	.word	0x0801eed8
 8015d3c:	0801f028 	.word	0x0801f028
 8015d40:	0801ef50 	.word	0x0801ef50
 8015d44:	0801f078 	.word	0x0801f078
 8015d48:	0801f018 	.word	0x0801f018
 8015d4c:	0801f764 	.word	0x0801f764
 8015d50:	20066f58 	.word	0x20066f58
 8015d54:	20066e68 	.word	0x20066e68

08015d58 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b08c      	sub	sp, #48	@ 0x30
 8015d5c:	af02      	add	r7, sp, #8
 8015d5e:	60f8      	str	r0, [r7, #12]
 8015d60:	60b9      	str	r1, [r7, #8]
 8015d62:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	3326      	adds	r3, #38	@ 0x26
 8015d68:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8015d6a:	23ff      	movs	r3, #255	@ 0xff
 8015d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8015d70:	2300      	movs	r3, #0
 8015d72:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015d74:	68bb      	ldr	r3, [r7, #8]
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	68f9      	ldr	r1, [r7, #12]
 8015d7a:	4618      	mov	r0, r3
 8015d7c:	f000 fe0e 	bl	801699c <ip4_addr_isbroadcast_u32>
 8015d80:	4603      	mov	r3, r0
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d10c      	bne.n	8015da0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015d86:	68bb      	ldr	r3, [r7, #8]
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015d8e:	2be0      	cmp	r3, #224	@ 0xe0
 8015d90:	d006      	beq.n	8015da0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015d92:	68bb      	ldr	r3, [r7, #8]
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d003      	beq.n	8015da0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8015d98:	68bb      	ldr	r3, [r7, #8]
 8015d9a:	681b      	ldr	r3, [r3, #0]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d102      	bne.n	8015da6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015da0:	f06f 030f 	mvn.w	r3, #15
 8015da4:	e101      	b.n	8015faa <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8015da6:	68fa      	ldr	r2, [r7, #12]
 8015da8:	2101      	movs	r1, #1
 8015daa:	68b8      	ldr	r0, [r7, #8]
 8015dac:	f7ff fb60 	bl	8015470 <etharp_find_entry>
 8015db0:	4603      	mov	r3, r0
 8015db2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8015db4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	da02      	bge.n	8015dc2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8015dbc:	8a7b      	ldrh	r3, [r7, #18]
 8015dbe:	b25b      	sxtb	r3, r3
 8015dc0:	e0f3      	b.n	8015faa <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8015dc2:	8a7b      	ldrh	r3, [r7, #18]
 8015dc4:	2b7e      	cmp	r3, #126	@ 0x7e
 8015dc6:	d906      	bls.n	8015dd6 <etharp_query+0x7e>
 8015dc8:	4b7a      	ldr	r3, [pc, #488]	@ (8015fb4 <etharp_query+0x25c>)
 8015dca:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8015dce:	497a      	ldr	r1, [pc, #488]	@ (8015fb8 <etharp_query+0x260>)
 8015dd0:	487a      	ldr	r0, [pc, #488]	@ (8015fbc <etharp_query+0x264>)
 8015dd2:	f002 ffbf 	bl	8018d54 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8015dd6:	8a7b      	ldrh	r3, [r7, #18]
 8015dd8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8015dda:	7c7a      	ldrb	r2, [r7, #17]
 8015ddc:	4978      	ldr	r1, [pc, #480]	@ (8015fc0 <etharp_query+0x268>)
 8015dde:	4613      	mov	r3, r2
 8015de0:	005b      	lsls	r3, r3, #1
 8015de2:	4413      	add	r3, r2
 8015de4:	00db      	lsls	r3, r3, #3
 8015de6:	440b      	add	r3, r1
 8015de8:	3314      	adds	r3, #20
 8015dea:	781b      	ldrb	r3, [r3, #0]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d115      	bne.n	8015e1c <etharp_query+0xc4>
    is_new_entry = 1;
 8015df0:	2301      	movs	r3, #1
 8015df2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8015df4:	7c7a      	ldrb	r2, [r7, #17]
 8015df6:	4972      	ldr	r1, [pc, #456]	@ (8015fc0 <etharp_query+0x268>)
 8015df8:	4613      	mov	r3, r2
 8015dfa:	005b      	lsls	r3, r3, #1
 8015dfc:	4413      	add	r3, r2
 8015dfe:	00db      	lsls	r3, r3, #3
 8015e00:	440b      	add	r3, r1
 8015e02:	3314      	adds	r3, #20
 8015e04:	2201      	movs	r2, #1
 8015e06:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8015e08:	7c7a      	ldrb	r2, [r7, #17]
 8015e0a:	496d      	ldr	r1, [pc, #436]	@ (8015fc0 <etharp_query+0x268>)
 8015e0c:	4613      	mov	r3, r2
 8015e0e:	005b      	lsls	r3, r3, #1
 8015e10:	4413      	add	r3, r2
 8015e12:	00db      	lsls	r3, r3, #3
 8015e14:	440b      	add	r3, r1
 8015e16:	3308      	adds	r3, #8
 8015e18:	68fa      	ldr	r2, [r7, #12]
 8015e1a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8015e1c:	7c7a      	ldrb	r2, [r7, #17]
 8015e1e:	4968      	ldr	r1, [pc, #416]	@ (8015fc0 <etharp_query+0x268>)
 8015e20:	4613      	mov	r3, r2
 8015e22:	005b      	lsls	r3, r3, #1
 8015e24:	4413      	add	r3, r2
 8015e26:	00db      	lsls	r3, r3, #3
 8015e28:	440b      	add	r3, r1
 8015e2a:	3314      	adds	r3, #20
 8015e2c:	781b      	ldrb	r3, [r3, #0]
 8015e2e:	2b01      	cmp	r3, #1
 8015e30:	d011      	beq.n	8015e56 <etharp_query+0xfe>
 8015e32:	7c7a      	ldrb	r2, [r7, #17]
 8015e34:	4962      	ldr	r1, [pc, #392]	@ (8015fc0 <etharp_query+0x268>)
 8015e36:	4613      	mov	r3, r2
 8015e38:	005b      	lsls	r3, r3, #1
 8015e3a:	4413      	add	r3, r2
 8015e3c:	00db      	lsls	r3, r3, #3
 8015e3e:	440b      	add	r3, r1
 8015e40:	3314      	adds	r3, #20
 8015e42:	781b      	ldrb	r3, [r3, #0]
 8015e44:	2b01      	cmp	r3, #1
 8015e46:	d806      	bhi.n	8015e56 <etharp_query+0xfe>
 8015e48:	4b5a      	ldr	r3, [pc, #360]	@ (8015fb4 <etharp_query+0x25c>)
 8015e4a:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8015e4e:	495d      	ldr	r1, [pc, #372]	@ (8015fc4 <etharp_query+0x26c>)
 8015e50:	485a      	ldr	r0, [pc, #360]	@ (8015fbc <etharp_query+0x264>)
 8015e52:	f002 ff7f 	bl	8018d54 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8015e56:	6a3b      	ldr	r3, [r7, #32]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d102      	bne.n	8015e62 <etharp_query+0x10a>
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d10c      	bne.n	8015e7c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8015e62:	68b9      	ldr	r1, [r7, #8]
 8015e64:	68f8      	ldr	r0, [r7, #12]
 8015e66:	f000 f963 	bl	8016130 <etharp_request>
 8015e6a:	4603      	mov	r3, r0
 8015e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d102      	bne.n	8015e7c <etharp_query+0x124>
      return result;
 8015e76:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015e7a:	e096      	b.n	8015faa <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d106      	bne.n	8015e90 <etharp_query+0x138>
 8015e82:	4b4c      	ldr	r3, [pc, #304]	@ (8015fb4 <etharp_query+0x25c>)
 8015e84:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8015e88:	494f      	ldr	r1, [pc, #316]	@ (8015fc8 <etharp_query+0x270>)
 8015e8a:	484c      	ldr	r0, [pc, #304]	@ (8015fbc <etharp_query+0x264>)
 8015e8c:	f002 ff62 	bl	8018d54 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8015e90:	7c7a      	ldrb	r2, [r7, #17]
 8015e92:	494b      	ldr	r1, [pc, #300]	@ (8015fc0 <etharp_query+0x268>)
 8015e94:	4613      	mov	r3, r2
 8015e96:	005b      	lsls	r3, r3, #1
 8015e98:	4413      	add	r3, r2
 8015e9a:	00db      	lsls	r3, r3, #3
 8015e9c:	440b      	add	r3, r1
 8015e9e:	3314      	adds	r3, #20
 8015ea0:	781b      	ldrb	r3, [r3, #0]
 8015ea2:	2b01      	cmp	r3, #1
 8015ea4:	d917      	bls.n	8015ed6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8015ea6:	4a49      	ldr	r2, [pc, #292]	@ (8015fcc <etharp_query+0x274>)
 8015ea8:	7c7b      	ldrb	r3, [r7, #17]
 8015eaa:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8015eac:	7c7a      	ldrb	r2, [r7, #17]
 8015eae:	4613      	mov	r3, r2
 8015eb0:	005b      	lsls	r3, r3, #1
 8015eb2:	4413      	add	r3, r2
 8015eb4:	00db      	lsls	r3, r3, #3
 8015eb6:	3308      	adds	r3, #8
 8015eb8:	4a41      	ldr	r2, [pc, #260]	@ (8015fc0 <etharp_query+0x268>)
 8015eba:	4413      	add	r3, r2
 8015ebc:	3304      	adds	r3, #4
 8015ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015ec2:	9200      	str	r2, [sp, #0]
 8015ec4:	697a      	ldr	r2, [r7, #20]
 8015ec6:	6879      	ldr	r1, [r7, #4]
 8015ec8:	68f8      	ldr	r0, [r7, #12]
 8015eca:	f001 fe2f 	bl	8017b2c <ethernet_output>
 8015ece:	4603      	mov	r3, r0
 8015ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015ed4:	e067      	b.n	8015fa6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015ed6:	7c7a      	ldrb	r2, [r7, #17]
 8015ed8:	4939      	ldr	r1, [pc, #228]	@ (8015fc0 <etharp_query+0x268>)
 8015eda:	4613      	mov	r3, r2
 8015edc:	005b      	lsls	r3, r3, #1
 8015ede:	4413      	add	r3, r2
 8015ee0:	00db      	lsls	r3, r3, #3
 8015ee2:	440b      	add	r3, r1
 8015ee4:	3314      	adds	r3, #20
 8015ee6:	781b      	ldrb	r3, [r3, #0]
 8015ee8:	2b01      	cmp	r3, #1
 8015eea:	d15c      	bne.n	8015fa6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8015eec:	2300      	movs	r3, #0
 8015eee:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015ef4:	e01c      	b.n	8015f30 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8015ef6:	69fb      	ldr	r3, [r7, #28]
 8015ef8:	895a      	ldrh	r2, [r3, #10]
 8015efa:	69fb      	ldr	r3, [r7, #28]
 8015efc:	891b      	ldrh	r3, [r3, #8]
 8015efe:	429a      	cmp	r2, r3
 8015f00:	d10a      	bne.n	8015f18 <etharp_query+0x1c0>
 8015f02:	69fb      	ldr	r3, [r7, #28]
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d006      	beq.n	8015f18 <etharp_query+0x1c0>
 8015f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8015fb4 <etharp_query+0x25c>)
 8015f0c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8015f10:	492f      	ldr	r1, [pc, #188]	@ (8015fd0 <etharp_query+0x278>)
 8015f12:	482a      	ldr	r0, [pc, #168]	@ (8015fbc <etharp_query+0x264>)
 8015f14:	f002 ff1e 	bl	8018d54 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8015f18:	69fb      	ldr	r3, [r7, #28]
 8015f1a:	7b1b      	ldrb	r3, [r3, #12]
 8015f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d002      	beq.n	8015f2a <etharp_query+0x1d2>
        copy_needed = 1;
 8015f24:	2301      	movs	r3, #1
 8015f26:	61bb      	str	r3, [r7, #24]
        break;
 8015f28:	e005      	b.n	8015f36 <etharp_query+0x1de>
      }
      p = p->next;
 8015f2a:	69fb      	ldr	r3, [r7, #28]
 8015f2c:	681b      	ldr	r3, [r3, #0]
 8015f2e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015f30:	69fb      	ldr	r3, [r7, #28]
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d1df      	bne.n	8015ef6 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8015f36:	69bb      	ldr	r3, [r7, #24]
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d007      	beq.n	8015f4c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8015f3c:	687a      	ldr	r2, [r7, #4]
 8015f3e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8015f42:	200e      	movs	r0, #14
 8015f44:	f7f8 fa86 	bl	800e454 <pbuf_clone>
 8015f48:	61f8      	str	r0, [r7, #28]
 8015f4a:	e004      	b.n	8015f56 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8015f50:	69f8      	ldr	r0, [r7, #28]
 8015f52:	f7f7 ff75 	bl	800de40 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8015f56:	69fb      	ldr	r3, [r7, #28]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d021      	beq.n	8015fa0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8015f5c:	7c7a      	ldrb	r2, [r7, #17]
 8015f5e:	4918      	ldr	r1, [pc, #96]	@ (8015fc0 <etharp_query+0x268>)
 8015f60:	4613      	mov	r3, r2
 8015f62:	005b      	lsls	r3, r3, #1
 8015f64:	4413      	add	r3, r2
 8015f66:	00db      	lsls	r3, r3, #3
 8015f68:	440b      	add	r3, r1
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d00a      	beq.n	8015f86 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8015f70:	7c7a      	ldrb	r2, [r7, #17]
 8015f72:	4913      	ldr	r1, [pc, #76]	@ (8015fc0 <etharp_query+0x268>)
 8015f74:	4613      	mov	r3, r2
 8015f76:	005b      	lsls	r3, r3, #1
 8015f78:	4413      	add	r3, r2
 8015f7a:	00db      	lsls	r3, r3, #3
 8015f7c:	440b      	add	r3, r1
 8015f7e:	681b      	ldr	r3, [r3, #0]
 8015f80:	4618      	mov	r0, r3
 8015f82:	f7f7 feb7 	bl	800dcf4 <pbuf_free>
      }
      arp_table[i].q = p;
 8015f86:	7c7a      	ldrb	r2, [r7, #17]
 8015f88:	490d      	ldr	r1, [pc, #52]	@ (8015fc0 <etharp_query+0x268>)
 8015f8a:	4613      	mov	r3, r2
 8015f8c:	005b      	lsls	r3, r3, #1
 8015f8e:	4413      	add	r3, r2
 8015f90:	00db      	lsls	r3, r3, #3
 8015f92:	440b      	add	r3, r1
 8015f94:	69fa      	ldr	r2, [r7, #28]
 8015f96:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8015f98:	2300      	movs	r3, #0
 8015f9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015f9e:	e002      	b.n	8015fa6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8015fa0:	23ff      	movs	r3, #255	@ 0xff
 8015fa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8015fa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8015faa:	4618      	mov	r0, r3
 8015fac:	3728      	adds	r7, #40	@ 0x28
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	bd80      	pop	{r7, pc}
 8015fb2:	bf00      	nop
 8015fb4:	0801eed8 	.word	0x0801eed8
 8015fb8:	0801f084 	.word	0x0801f084
 8015fbc:	0801ef50 	.word	0x0801ef50
 8015fc0:	20066e68 	.word	0x20066e68
 8015fc4:	0801f094 	.word	0x0801f094
 8015fc8:	0801f078 	.word	0x0801f078
 8015fcc:	20066f58 	.word	0x20066f58
 8015fd0:	0801f0bc 	.word	0x0801f0bc

08015fd4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8015fd4:	b580      	push	{r7, lr}
 8015fd6:	b08a      	sub	sp, #40	@ 0x28
 8015fd8:	af02      	add	r7, sp, #8
 8015fda:	60f8      	str	r0, [r7, #12]
 8015fdc:	60b9      	str	r1, [r7, #8]
 8015fde:	607a      	str	r2, [r7, #4]
 8015fe0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8015fe2:	2300      	movs	r3, #0
 8015fe4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015fe6:	68fb      	ldr	r3, [r7, #12]
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	d106      	bne.n	8015ffa <etharp_raw+0x26>
 8015fec:	4b3a      	ldr	r3, [pc, #232]	@ (80160d8 <etharp_raw+0x104>)
 8015fee:	f240 4257 	movw	r2, #1111	@ 0x457
 8015ff2:	493a      	ldr	r1, [pc, #232]	@ (80160dc <etharp_raw+0x108>)
 8015ff4:	483a      	ldr	r0, [pc, #232]	@ (80160e0 <etharp_raw+0x10c>)
 8015ff6:	f002 fead 	bl	8018d54 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8015ffa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015ffe:	211c      	movs	r1, #28
 8016000:	200e      	movs	r0, #14
 8016002:	f7f7 fb93 	bl	800d72c <pbuf_alloc>
 8016006:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8016008:	69bb      	ldr	r3, [r7, #24]
 801600a:	2b00      	cmp	r3, #0
 801600c:	d102      	bne.n	8016014 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801600e:	f04f 33ff 	mov.w	r3, #4294967295
 8016012:	e05d      	b.n	80160d0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8016014:	69bb      	ldr	r3, [r7, #24]
 8016016:	895b      	ldrh	r3, [r3, #10]
 8016018:	2b1b      	cmp	r3, #27
 801601a:	d806      	bhi.n	801602a <etharp_raw+0x56>
 801601c:	4b2e      	ldr	r3, [pc, #184]	@ (80160d8 <etharp_raw+0x104>)
 801601e:	f240 4262 	movw	r2, #1122	@ 0x462
 8016022:	4930      	ldr	r1, [pc, #192]	@ (80160e4 <etharp_raw+0x110>)
 8016024:	482e      	ldr	r0, [pc, #184]	@ (80160e0 <etharp_raw+0x10c>)
 8016026:	f002 fe95 	bl	8018d54 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801602a:	69bb      	ldr	r3, [r7, #24]
 801602c:	685b      	ldr	r3, [r3, #4]
 801602e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8016030:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8016032:	4618      	mov	r0, r3
 8016034:	f7f5 ffa6 	bl	800bf84 <lwip_htons>
 8016038:	4603      	mov	r3, r0
 801603a:	461a      	mov	r2, r3
 801603c:	697b      	ldr	r3, [r7, #20]
 801603e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8016046:	2b06      	cmp	r3, #6
 8016048:	d006      	beq.n	8016058 <etharp_raw+0x84>
 801604a:	4b23      	ldr	r3, [pc, #140]	@ (80160d8 <etharp_raw+0x104>)
 801604c:	f240 4269 	movw	r2, #1129	@ 0x469
 8016050:	4925      	ldr	r1, [pc, #148]	@ (80160e8 <etharp_raw+0x114>)
 8016052:	4823      	ldr	r0, [pc, #140]	@ (80160e0 <etharp_raw+0x10c>)
 8016054:	f002 fe7e 	bl	8018d54 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8016058:	697b      	ldr	r3, [r7, #20]
 801605a:	3308      	adds	r3, #8
 801605c:	2206      	movs	r2, #6
 801605e:	6839      	ldr	r1, [r7, #0]
 8016060:	4618      	mov	r0, r3
 8016062:	f003 f854 	bl	801910e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8016066:	697b      	ldr	r3, [r7, #20]
 8016068:	3312      	adds	r3, #18
 801606a:	2206      	movs	r2, #6
 801606c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801606e:	4618      	mov	r0, r3
 8016070:	f003 f84d 	bl	801910e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8016074:	697b      	ldr	r3, [r7, #20]
 8016076:	330e      	adds	r3, #14
 8016078:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801607a:	6812      	ldr	r2, [r2, #0]
 801607c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801607e:	697b      	ldr	r3, [r7, #20]
 8016080:	3318      	adds	r3, #24
 8016082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016084:	6812      	ldr	r2, [r2, #0]
 8016086:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8016088:	697b      	ldr	r3, [r7, #20]
 801608a:	2200      	movs	r2, #0
 801608c:	701a      	strb	r2, [r3, #0]
 801608e:	2200      	movs	r2, #0
 8016090:	f042 0201 	orr.w	r2, r2, #1
 8016094:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8016096:	697b      	ldr	r3, [r7, #20]
 8016098:	2200      	movs	r2, #0
 801609a:	f042 0208 	orr.w	r2, r2, #8
 801609e:	709a      	strb	r2, [r3, #2]
 80160a0:	2200      	movs	r2, #0
 80160a2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80160a4:	697b      	ldr	r3, [r7, #20]
 80160a6:	2206      	movs	r2, #6
 80160a8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80160aa:	697b      	ldr	r3, [r7, #20]
 80160ac:	2204      	movs	r2, #4
 80160ae:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80160b0:	f640 0306 	movw	r3, #2054	@ 0x806
 80160b4:	9300      	str	r3, [sp, #0]
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	68ba      	ldr	r2, [r7, #8]
 80160ba:	69b9      	ldr	r1, [r7, #24]
 80160bc:	68f8      	ldr	r0, [r7, #12]
 80160be:	f001 fd35 	bl	8017b2c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80160c2:	69b8      	ldr	r0, [r7, #24]
 80160c4:	f7f7 fe16 	bl	800dcf4 <pbuf_free>
  p = NULL;
 80160c8:	2300      	movs	r3, #0
 80160ca:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80160cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80160d0:	4618      	mov	r0, r3
 80160d2:	3720      	adds	r7, #32
 80160d4:	46bd      	mov	sp, r7
 80160d6:	bd80      	pop	{r7, pc}
 80160d8:	0801eed8 	.word	0x0801eed8
 80160dc:	0801f028 	.word	0x0801f028
 80160e0:	0801ef50 	.word	0x0801ef50
 80160e4:	0801f0d8 	.word	0x0801f0d8
 80160e8:	0801f10c 	.word	0x0801f10c

080160ec <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80160ec:	b580      	push	{r7, lr}
 80160ee:	b088      	sub	sp, #32
 80160f0:	af04      	add	r7, sp, #16
 80160f2:	60f8      	str	r0, [r7, #12]
 80160f4:	60b9      	str	r1, [r7, #8]
 80160f6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016108:	2201      	movs	r2, #1
 801610a:	9203      	str	r2, [sp, #12]
 801610c:	68ba      	ldr	r2, [r7, #8]
 801610e:	9202      	str	r2, [sp, #8]
 8016110:	4a06      	ldr	r2, [pc, #24]	@ (801612c <etharp_request_dst+0x40>)
 8016112:	9201      	str	r2, [sp, #4]
 8016114:	9300      	str	r3, [sp, #0]
 8016116:	4603      	mov	r3, r0
 8016118:	687a      	ldr	r2, [r7, #4]
 801611a:	68f8      	ldr	r0, [r7, #12]
 801611c:	f7ff ff5a 	bl	8015fd4 <etharp_raw>
 8016120:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8016122:	4618      	mov	r0, r3
 8016124:	3710      	adds	r7, #16
 8016126:	46bd      	mov	sp, r7
 8016128:	bd80      	pop	{r7, pc}
 801612a:	bf00      	nop
 801612c:	0801f76c 	.word	0x0801f76c

08016130 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016130:	b580      	push	{r7, lr}
 8016132:	b082      	sub	sp, #8
 8016134:	af00      	add	r7, sp, #0
 8016136:	6078      	str	r0, [r7, #4]
 8016138:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801613a:	4a05      	ldr	r2, [pc, #20]	@ (8016150 <etharp_request+0x20>)
 801613c:	6839      	ldr	r1, [r7, #0]
 801613e:	6878      	ldr	r0, [r7, #4]
 8016140:	f7ff ffd4 	bl	80160ec <etharp_request_dst>
 8016144:	4603      	mov	r3, r0
}
 8016146:	4618      	mov	r0, r3
 8016148:	3708      	adds	r7, #8
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}
 801614e:	bf00      	nop
 8016150:	0801f764 	.word	0x0801f764

08016154 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b08e      	sub	sp, #56	@ 0x38
 8016158:	af04      	add	r7, sp, #16
 801615a:	6078      	str	r0, [r7, #4]
 801615c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801615e:	4b79      	ldr	r3, [pc, #484]	@ (8016344 <icmp_input+0x1f0>)
 8016160:	689b      	ldr	r3, [r3, #8]
 8016162:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8016164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016166:	781b      	ldrb	r3, [r3, #0]
 8016168:	f003 030f 	and.w	r3, r3, #15
 801616c:	b2db      	uxtb	r3, r3
 801616e:	009b      	lsls	r3, r3, #2
 8016170:	b2db      	uxtb	r3, r3
 8016172:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8016174:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016176:	2b13      	cmp	r3, #19
 8016178:	f240 80cd 	bls.w	8016316 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	895b      	ldrh	r3, [r3, #10]
 8016180:	2b03      	cmp	r3, #3
 8016182:	f240 80ca 	bls.w	801631a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	685b      	ldr	r3, [r3, #4]
 801618a:	781b      	ldrb	r3, [r3, #0]
 801618c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8016190:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8016194:	2b00      	cmp	r3, #0
 8016196:	f000 80b7 	beq.w	8016308 <icmp_input+0x1b4>
 801619a:	2b08      	cmp	r3, #8
 801619c:	f040 80b7 	bne.w	801630e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80161a0:	4b69      	ldr	r3, [pc, #420]	@ (8016348 <icmp_input+0x1f4>)
 80161a2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80161a4:	4b67      	ldr	r3, [pc, #412]	@ (8016344 <icmp_input+0x1f0>)
 80161a6:	695b      	ldr	r3, [r3, #20]
 80161a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80161ac:	2be0      	cmp	r3, #224	@ 0xe0
 80161ae:	f000 80bb 	beq.w	8016328 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80161b2:	4b64      	ldr	r3, [pc, #400]	@ (8016344 <icmp_input+0x1f0>)
 80161b4:	695b      	ldr	r3, [r3, #20]
 80161b6:	4a63      	ldr	r2, [pc, #396]	@ (8016344 <icmp_input+0x1f0>)
 80161b8:	6812      	ldr	r2, [r2, #0]
 80161ba:	4611      	mov	r1, r2
 80161bc:	4618      	mov	r0, r3
 80161be:	f000 fbed 	bl	801699c <ip4_addr_isbroadcast_u32>
 80161c2:	4603      	mov	r3, r0
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	f040 80b1 	bne.w	801632c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	891b      	ldrh	r3, [r3, #8]
 80161ce:	2b07      	cmp	r3, #7
 80161d0:	f240 80a5 	bls.w	801631e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80161d4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80161d6:	330e      	adds	r3, #14
 80161d8:	4619      	mov	r1, r3
 80161da:	6878      	ldr	r0, [r7, #4]
 80161dc:	f7f7 fcf4 	bl	800dbc8 <pbuf_add_header>
 80161e0:	4603      	mov	r3, r0
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	d04b      	beq.n	801627e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	891a      	ldrh	r2, [r3, #8]
 80161ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80161ec:	4413      	add	r3, r2
 80161ee:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	891b      	ldrh	r3, [r3, #8]
 80161f4:	8b7a      	ldrh	r2, [r7, #26]
 80161f6:	429a      	cmp	r2, r3
 80161f8:	f0c0 809a 	bcc.w	8016330 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80161fc:	8b7b      	ldrh	r3, [r7, #26]
 80161fe:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016202:	4619      	mov	r1, r3
 8016204:	200e      	movs	r0, #14
 8016206:	f7f7 fa91 	bl	800d72c <pbuf_alloc>
 801620a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801620c:	697b      	ldr	r3, [r7, #20]
 801620e:	2b00      	cmp	r3, #0
 8016210:	f000 8090 	beq.w	8016334 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8016214:	697b      	ldr	r3, [r7, #20]
 8016216:	895b      	ldrh	r3, [r3, #10]
 8016218:	461a      	mov	r2, r3
 801621a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801621c:	3308      	adds	r3, #8
 801621e:	429a      	cmp	r2, r3
 8016220:	d203      	bcs.n	801622a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8016222:	6978      	ldr	r0, [r7, #20]
 8016224:	f7f7 fd66 	bl	800dcf4 <pbuf_free>
          goto icmperr;
 8016228:	e085      	b.n	8016336 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801622a:	697b      	ldr	r3, [r7, #20]
 801622c:	685b      	ldr	r3, [r3, #4]
 801622e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8016230:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016232:	4618      	mov	r0, r3
 8016234:	f002 ff6b 	bl	801910e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8016238:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801623a:	4619      	mov	r1, r3
 801623c:	6978      	ldr	r0, [r7, #20]
 801623e:	f7f7 fcd3 	bl	800dbe8 <pbuf_remove_header>
 8016242:	4603      	mov	r3, r0
 8016244:	2b00      	cmp	r3, #0
 8016246:	d009      	beq.n	801625c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8016248:	4b40      	ldr	r3, [pc, #256]	@ (801634c <icmp_input+0x1f8>)
 801624a:	22b6      	movs	r2, #182	@ 0xb6
 801624c:	4940      	ldr	r1, [pc, #256]	@ (8016350 <icmp_input+0x1fc>)
 801624e:	4841      	ldr	r0, [pc, #260]	@ (8016354 <icmp_input+0x200>)
 8016250:	f002 fd80 	bl	8018d54 <iprintf>
          pbuf_free(r);
 8016254:	6978      	ldr	r0, [r7, #20]
 8016256:	f7f7 fd4d 	bl	800dcf4 <pbuf_free>
          goto icmperr;
 801625a:	e06c      	b.n	8016336 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801625c:	6879      	ldr	r1, [r7, #4]
 801625e:	6978      	ldr	r0, [r7, #20]
 8016260:	f7f7 fe7c 	bl	800df5c <pbuf_copy>
 8016264:	4603      	mov	r3, r0
 8016266:	2b00      	cmp	r3, #0
 8016268:	d003      	beq.n	8016272 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801626a:	6978      	ldr	r0, [r7, #20]
 801626c:	f7f7 fd42 	bl	800dcf4 <pbuf_free>
          goto icmperr;
 8016270:	e061      	b.n	8016336 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8016272:	6878      	ldr	r0, [r7, #4]
 8016274:	f7f7 fd3e 	bl	800dcf4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8016278:	697b      	ldr	r3, [r7, #20]
 801627a:	607b      	str	r3, [r7, #4]
 801627c:	e00f      	b.n	801629e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801627e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016280:	330e      	adds	r3, #14
 8016282:	4619      	mov	r1, r3
 8016284:	6878      	ldr	r0, [r7, #4]
 8016286:	f7f7 fcaf 	bl	800dbe8 <pbuf_remove_header>
 801628a:	4603      	mov	r3, r0
 801628c:	2b00      	cmp	r3, #0
 801628e:	d006      	beq.n	801629e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8016290:	4b2e      	ldr	r3, [pc, #184]	@ (801634c <icmp_input+0x1f8>)
 8016292:	22c7      	movs	r2, #199	@ 0xc7
 8016294:	4930      	ldr	r1, [pc, #192]	@ (8016358 <icmp_input+0x204>)
 8016296:	482f      	ldr	r0, [pc, #188]	@ (8016354 <icmp_input+0x200>)
 8016298:	f002 fd5c 	bl	8018d54 <iprintf>
          goto icmperr;
 801629c:	e04b      	b.n	8016336 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	685b      	ldr	r3, [r3, #4]
 80162a2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80162a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80162a6:	4619      	mov	r1, r3
 80162a8:	6878      	ldr	r0, [r7, #4]
 80162aa:	f7f7 fc8d 	bl	800dbc8 <pbuf_add_header>
 80162ae:	4603      	mov	r3, r0
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d12b      	bne.n	801630c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	685b      	ldr	r3, [r3, #4]
 80162b8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80162ba:	69fb      	ldr	r3, [r7, #28]
 80162bc:	681a      	ldr	r2, [r3, #0]
 80162be:	68fb      	ldr	r3, [r7, #12]
 80162c0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80162c2:	4b20      	ldr	r3, [pc, #128]	@ (8016344 <icmp_input+0x1f0>)
 80162c4:	691a      	ldr	r2, [r3, #16]
 80162c6:	68fb      	ldr	r3, [r7, #12]
 80162c8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80162ca:	693b      	ldr	r3, [r7, #16]
 80162cc:	2200      	movs	r2, #0
 80162ce:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80162d0:	693b      	ldr	r3, [r7, #16]
 80162d2:	2200      	movs	r2, #0
 80162d4:	709a      	strb	r2, [r3, #2]
 80162d6:	2200      	movs	r2, #0
 80162d8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80162da:	68fb      	ldr	r3, [r7, #12]
 80162dc:	22ff      	movs	r2, #255	@ 0xff
 80162de:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	2200      	movs	r2, #0
 80162e4:	729a      	strb	r2, [r3, #10]
 80162e6:	2200      	movs	r2, #0
 80162e8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80162ea:	683b      	ldr	r3, [r7, #0]
 80162ec:	9302      	str	r3, [sp, #8]
 80162ee:	2301      	movs	r3, #1
 80162f0:	9301      	str	r3, [sp, #4]
 80162f2:	2300      	movs	r3, #0
 80162f4:	9300      	str	r3, [sp, #0]
 80162f6:	23ff      	movs	r3, #255	@ 0xff
 80162f8:	2200      	movs	r2, #0
 80162fa:	69f9      	ldr	r1, [r7, #28]
 80162fc:	6878      	ldr	r0, [r7, #4]
 80162fe:	f000 fa75 	bl	80167ec <ip4_output_if>
 8016302:	4603      	mov	r3, r0
 8016304:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8016306:	e001      	b.n	801630c <icmp_input+0x1b8>
      break;
 8016308:	bf00      	nop
 801630a:	e000      	b.n	801630e <icmp_input+0x1ba>
      break;
 801630c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801630e:	6878      	ldr	r0, [r7, #4]
 8016310:	f7f7 fcf0 	bl	800dcf4 <pbuf_free>
  return;
 8016314:	e013      	b.n	801633e <icmp_input+0x1ea>
    goto lenerr;
 8016316:	bf00      	nop
 8016318:	e002      	b.n	8016320 <icmp_input+0x1cc>
    goto lenerr;
 801631a:	bf00      	nop
 801631c:	e000      	b.n	8016320 <icmp_input+0x1cc>
        goto lenerr;
 801631e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016320:	6878      	ldr	r0, [r7, #4]
 8016322:	f7f7 fce7 	bl	800dcf4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016326:	e00a      	b.n	801633e <icmp_input+0x1ea>
        goto icmperr;
 8016328:	bf00      	nop
 801632a:	e004      	b.n	8016336 <icmp_input+0x1e2>
        goto icmperr;
 801632c:	bf00      	nop
 801632e:	e002      	b.n	8016336 <icmp_input+0x1e2>
          goto icmperr;
 8016330:	bf00      	nop
 8016332:	e000      	b.n	8016336 <icmp_input+0x1e2>
          goto icmperr;
 8016334:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8016336:	6878      	ldr	r0, [r7, #4]
 8016338:	f7f7 fcdc 	bl	800dcf4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801633c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801633e:	3728      	adds	r7, #40	@ 0x28
 8016340:	46bd      	mov	sp, r7
 8016342:	bd80      	pop	{r7, pc}
 8016344:	20063bac 	.word	0x20063bac
 8016348:	20063bc0 	.word	0x20063bc0
 801634c:	0801f150 	.word	0x0801f150
 8016350:	0801f188 	.word	0x0801f188
 8016354:	0801f1c0 	.word	0x0801f1c0
 8016358:	0801f1e8 	.word	0x0801f1e8

0801635c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801635c:	b580      	push	{r7, lr}
 801635e:	b082      	sub	sp, #8
 8016360:	af00      	add	r7, sp, #0
 8016362:	6078      	str	r0, [r7, #4]
 8016364:	460b      	mov	r3, r1
 8016366:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8016368:	78fb      	ldrb	r3, [r7, #3]
 801636a:	461a      	mov	r2, r3
 801636c:	2103      	movs	r1, #3
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	f000 f814 	bl	801639c <icmp_send_response>
}
 8016374:	bf00      	nop
 8016376:	3708      	adds	r7, #8
 8016378:	46bd      	mov	sp, r7
 801637a:	bd80      	pop	{r7, pc}

0801637c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801637c:	b580      	push	{r7, lr}
 801637e:	b082      	sub	sp, #8
 8016380:	af00      	add	r7, sp, #0
 8016382:	6078      	str	r0, [r7, #4]
 8016384:	460b      	mov	r3, r1
 8016386:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8016388:	78fb      	ldrb	r3, [r7, #3]
 801638a:	461a      	mov	r2, r3
 801638c:	210b      	movs	r1, #11
 801638e:	6878      	ldr	r0, [r7, #4]
 8016390:	f000 f804 	bl	801639c <icmp_send_response>
}
 8016394:	bf00      	nop
 8016396:	3708      	adds	r7, #8
 8016398:	46bd      	mov	sp, r7
 801639a:	bd80      	pop	{r7, pc}

0801639c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801639c:	b580      	push	{r7, lr}
 801639e:	b08c      	sub	sp, #48	@ 0x30
 80163a0:	af04      	add	r7, sp, #16
 80163a2:	6078      	str	r0, [r7, #4]
 80163a4:	460b      	mov	r3, r1
 80163a6:	70fb      	strb	r3, [r7, #3]
 80163a8:	4613      	mov	r3, r2
 80163aa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80163ac:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80163b0:	2124      	movs	r1, #36	@ 0x24
 80163b2:	2022      	movs	r0, #34	@ 0x22
 80163b4:	f7f7 f9ba 	bl	800d72c <pbuf_alloc>
 80163b8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80163ba:	69fb      	ldr	r3, [r7, #28]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d04c      	beq.n	801645a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80163c0:	69fb      	ldr	r3, [r7, #28]
 80163c2:	895b      	ldrh	r3, [r3, #10]
 80163c4:	2b23      	cmp	r3, #35	@ 0x23
 80163c6:	d806      	bhi.n	80163d6 <icmp_send_response+0x3a>
 80163c8:	4b26      	ldr	r3, [pc, #152]	@ (8016464 <icmp_send_response+0xc8>)
 80163ca:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80163ce:	4926      	ldr	r1, [pc, #152]	@ (8016468 <icmp_send_response+0xcc>)
 80163d0:	4826      	ldr	r0, [pc, #152]	@ (801646c <icmp_send_response+0xd0>)
 80163d2:	f002 fcbf 	bl	8018d54 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	685b      	ldr	r3, [r3, #4]
 80163da:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80163dc:	69fb      	ldr	r3, [r7, #28]
 80163de:	685b      	ldr	r3, [r3, #4]
 80163e0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80163e2:	697b      	ldr	r3, [r7, #20]
 80163e4:	78fa      	ldrb	r2, [r7, #3]
 80163e6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80163e8:	697b      	ldr	r3, [r7, #20]
 80163ea:	78ba      	ldrb	r2, [r7, #2]
 80163ec:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80163ee:	697b      	ldr	r3, [r7, #20]
 80163f0:	2200      	movs	r2, #0
 80163f2:	711a      	strb	r2, [r3, #4]
 80163f4:	2200      	movs	r2, #0
 80163f6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80163f8:	697b      	ldr	r3, [r7, #20]
 80163fa:	2200      	movs	r2, #0
 80163fc:	719a      	strb	r2, [r3, #6]
 80163fe:	2200      	movs	r2, #0
 8016400:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8016402:	69fb      	ldr	r3, [r7, #28]
 8016404:	685b      	ldr	r3, [r3, #4]
 8016406:	f103 0008 	add.w	r0, r3, #8
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	685b      	ldr	r3, [r3, #4]
 801640e:	221c      	movs	r2, #28
 8016410:	4619      	mov	r1, r3
 8016412:	f002 fe7c 	bl	801910e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8016416:	69bb      	ldr	r3, [r7, #24]
 8016418:	68db      	ldr	r3, [r3, #12]
 801641a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801641c:	f107 030c 	add.w	r3, r7, #12
 8016420:	4618      	mov	r0, r3
 8016422:	f000 f825 	bl	8016470 <ip4_route>
 8016426:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8016428:	693b      	ldr	r3, [r7, #16]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d011      	beq.n	8016452 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801642e:	697b      	ldr	r3, [r7, #20]
 8016430:	2200      	movs	r2, #0
 8016432:	709a      	strb	r2, [r3, #2]
 8016434:	2200      	movs	r2, #0
 8016436:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8016438:	f107 020c 	add.w	r2, r7, #12
 801643c:	693b      	ldr	r3, [r7, #16]
 801643e:	9302      	str	r3, [sp, #8]
 8016440:	2301      	movs	r3, #1
 8016442:	9301      	str	r3, [sp, #4]
 8016444:	2300      	movs	r3, #0
 8016446:	9300      	str	r3, [sp, #0]
 8016448:	23ff      	movs	r3, #255	@ 0xff
 801644a:	2100      	movs	r1, #0
 801644c:	69f8      	ldr	r0, [r7, #28]
 801644e:	f000 f9cd 	bl	80167ec <ip4_output_if>
  }
  pbuf_free(q);
 8016452:	69f8      	ldr	r0, [r7, #28]
 8016454:	f7f7 fc4e 	bl	800dcf4 <pbuf_free>
 8016458:	e000      	b.n	801645c <icmp_send_response+0xc0>
    return;
 801645a:	bf00      	nop
}
 801645c:	3720      	adds	r7, #32
 801645e:	46bd      	mov	sp, r7
 8016460:	bd80      	pop	{r7, pc}
 8016462:	bf00      	nop
 8016464:	0801f150 	.word	0x0801f150
 8016468:	0801f21c 	.word	0x0801f21c
 801646c:	0801f1c0 	.word	0x0801f1c0

08016470 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8016470:	b480      	push	{r7}
 8016472:	b085      	sub	sp, #20
 8016474:	af00      	add	r7, sp, #0
 8016476:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8016478:	4b33      	ldr	r3, [pc, #204]	@ (8016548 <ip4_route+0xd8>)
 801647a:	681b      	ldr	r3, [r3, #0]
 801647c:	60fb      	str	r3, [r7, #12]
 801647e:	e036      	b.n	80164ee <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016486:	f003 0301 	and.w	r3, r3, #1
 801648a:	b2db      	uxtb	r3, r3
 801648c:	2b00      	cmp	r3, #0
 801648e:	d02b      	beq.n	80164e8 <ip4_route+0x78>
 8016490:	68fb      	ldr	r3, [r7, #12]
 8016492:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016496:	089b      	lsrs	r3, r3, #2
 8016498:	f003 0301 	and.w	r3, r3, #1
 801649c:	b2db      	uxtb	r3, r3
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d022      	beq.n	80164e8 <ip4_route+0x78>
 80164a2:	68fb      	ldr	r3, [r7, #12]
 80164a4:	3304      	adds	r3, #4
 80164a6:	681b      	ldr	r3, [r3, #0]
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d01d      	beq.n	80164e8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	681a      	ldr	r2, [r3, #0]
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	3304      	adds	r3, #4
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	405a      	eors	r2, r3
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	3308      	adds	r3, #8
 80164bc:	681b      	ldr	r3, [r3, #0]
 80164be:	4013      	ands	r3, r2
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d101      	bne.n	80164c8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	e038      	b.n	801653a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80164ce:	f003 0302 	and.w	r3, r3, #2
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d108      	bne.n	80164e8 <ip4_route+0x78>
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	681a      	ldr	r2, [r3, #0]
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	330c      	adds	r3, #12
 80164de:	681b      	ldr	r3, [r3, #0]
 80164e0:	429a      	cmp	r2, r3
 80164e2:	d101      	bne.n	80164e8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	e028      	b.n	801653a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	681b      	ldr	r3, [r3, #0]
 80164ec:	60fb      	str	r3, [r7, #12]
 80164ee:	68fb      	ldr	r3, [r7, #12]
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d1c5      	bne.n	8016480 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80164f4:	4b15      	ldr	r3, [pc, #84]	@ (801654c <ip4_route+0xdc>)
 80164f6:	681b      	ldr	r3, [r3, #0]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d01a      	beq.n	8016532 <ip4_route+0xc2>
 80164fc:	4b13      	ldr	r3, [pc, #76]	@ (801654c <ip4_route+0xdc>)
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016504:	f003 0301 	and.w	r3, r3, #1
 8016508:	2b00      	cmp	r3, #0
 801650a:	d012      	beq.n	8016532 <ip4_route+0xc2>
 801650c:	4b0f      	ldr	r3, [pc, #60]	@ (801654c <ip4_route+0xdc>)
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016514:	f003 0304 	and.w	r3, r3, #4
 8016518:	2b00      	cmp	r3, #0
 801651a:	d00a      	beq.n	8016532 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801651c:	4b0b      	ldr	r3, [pc, #44]	@ (801654c <ip4_route+0xdc>)
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	3304      	adds	r3, #4
 8016522:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016524:	2b00      	cmp	r3, #0
 8016526:	d004      	beq.n	8016532 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	b2db      	uxtb	r3, r3
 801652e:	2b7f      	cmp	r3, #127	@ 0x7f
 8016530:	d101      	bne.n	8016536 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8016532:	2300      	movs	r3, #0
 8016534:	e001      	b.n	801653a <ip4_route+0xca>
  }

  return netif_default;
 8016536:	4b05      	ldr	r3, [pc, #20]	@ (801654c <ip4_route+0xdc>)
 8016538:	681b      	ldr	r3, [r3, #0]
}
 801653a:	4618      	mov	r0, r3
 801653c:	3714      	adds	r7, #20
 801653e:	46bd      	mov	sp, r7
 8016540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016544:	4770      	bx	lr
 8016546:	bf00      	nop
 8016548:	20066dfc 	.word	0x20066dfc
 801654c:	20066e00 	.word	0x20066e00

08016550 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b082      	sub	sp, #8
 8016554:	af00      	add	r7, sp, #0
 8016556:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801655e:	f003 0301 	and.w	r3, r3, #1
 8016562:	b2db      	uxtb	r3, r3
 8016564:	2b00      	cmp	r3, #0
 8016566:	d016      	beq.n	8016596 <ip4_input_accept+0x46>
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	3304      	adds	r3, #4
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	2b00      	cmp	r3, #0
 8016570:	d011      	beq.n	8016596 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016572:	4b0b      	ldr	r3, [pc, #44]	@ (80165a0 <ip4_input_accept+0x50>)
 8016574:	695a      	ldr	r2, [r3, #20]
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	3304      	adds	r3, #4
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	429a      	cmp	r2, r3
 801657e:	d008      	beq.n	8016592 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8016580:	4b07      	ldr	r3, [pc, #28]	@ (80165a0 <ip4_input_accept+0x50>)
 8016582:	695b      	ldr	r3, [r3, #20]
 8016584:	6879      	ldr	r1, [r7, #4]
 8016586:	4618      	mov	r0, r3
 8016588:	f000 fa08 	bl	801699c <ip4_addr_isbroadcast_u32>
 801658c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801658e:	2b00      	cmp	r3, #0
 8016590:	d001      	beq.n	8016596 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8016592:	2301      	movs	r3, #1
 8016594:	e000      	b.n	8016598 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8016596:	2300      	movs	r3, #0
}
 8016598:	4618      	mov	r0, r3
 801659a:	3708      	adds	r7, #8
 801659c:	46bd      	mov	sp, r7
 801659e:	bd80      	pop	{r7, pc}
 80165a0:	20063bac 	.word	0x20063bac

080165a4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80165a4:	b580      	push	{r7, lr}
 80165a6:	b086      	sub	sp, #24
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	6078      	str	r0, [r7, #4]
 80165ac:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	685b      	ldr	r3, [r3, #4]
 80165b2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80165b4:	697b      	ldr	r3, [r7, #20]
 80165b6:	781b      	ldrb	r3, [r3, #0]
 80165b8:	091b      	lsrs	r3, r3, #4
 80165ba:	b2db      	uxtb	r3, r3
 80165bc:	2b04      	cmp	r3, #4
 80165be:	d004      	beq.n	80165ca <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80165c0:	6878      	ldr	r0, [r7, #4]
 80165c2:	f7f7 fb97 	bl	800dcf4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80165c6:	2300      	movs	r3, #0
 80165c8:	e107      	b.n	80167da <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80165ca:	697b      	ldr	r3, [r7, #20]
 80165cc:	781b      	ldrb	r3, [r3, #0]
 80165ce:	f003 030f 	and.w	r3, r3, #15
 80165d2:	b2db      	uxtb	r3, r3
 80165d4:	009b      	lsls	r3, r3, #2
 80165d6:	b2db      	uxtb	r3, r3
 80165d8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80165da:	697b      	ldr	r3, [r7, #20]
 80165dc:	885b      	ldrh	r3, [r3, #2]
 80165de:	b29b      	uxth	r3, r3
 80165e0:	4618      	mov	r0, r3
 80165e2:	f7f5 fccf 	bl	800bf84 <lwip_htons>
 80165e6:	4603      	mov	r3, r0
 80165e8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	891b      	ldrh	r3, [r3, #8]
 80165ee:	89ba      	ldrh	r2, [r7, #12]
 80165f0:	429a      	cmp	r2, r3
 80165f2:	d204      	bcs.n	80165fe <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80165f4:	89bb      	ldrh	r3, [r7, #12]
 80165f6:	4619      	mov	r1, r3
 80165f8:	6878      	ldr	r0, [r7, #4]
 80165fa:	f7f7 f9f5 	bl	800d9e8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	895b      	ldrh	r3, [r3, #10]
 8016602:	89fa      	ldrh	r2, [r7, #14]
 8016604:	429a      	cmp	r2, r3
 8016606:	d807      	bhi.n	8016618 <ip4_input+0x74>
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	891b      	ldrh	r3, [r3, #8]
 801660c:	89ba      	ldrh	r2, [r7, #12]
 801660e:	429a      	cmp	r2, r3
 8016610:	d802      	bhi.n	8016618 <ip4_input+0x74>
 8016612:	89fb      	ldrh	r3, [r7, #14]
 8016614:	2b13      	cmp	r3, #19
 8016616:	d804      	bhi.n	8016622 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8016618:	6878      	ldr	r0, [r7, #4]
 801661a:	f7f7 fb6b 	bl	800dcf4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801661e:	2300      	movs	r3, #0
 8016620:	e0db      	b.n	80167da <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8016622:	697b      	ldr	r3, [r7, #20]
 8016624:	691b      	ldr	r3, [r3, #16]
 8016626:	4a6f      	ldr	r2, [pc, #444]	@ (80167e4 <ip4_input+0x240>)
 8016628:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801662a:	697b      	ldr	r3, [r7, #20]
 801662c:	68db      	ldr	r3, [r3, #12]
 801662e:	4a6d      	ldr	r2, [pc, #436]	@ (80167e4 <ip4_input+0x240>)
 8016630:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016632:	4b6c      	ldr	r3, [pc, #432]	@ (80167e4 <ip4_input+0x240>)
 8016634:	695b      	ldr	r3, [r3, #20]
 8016636:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801663a:	2be0      	cmp	r3, #224	@ 0xe0
 801663c:	d112      	bne.n	8016664 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801663e:	683b      	ldr	r3, [r7, #0]
 8016640:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016644:	f003 0301 	and.w	r3, r3, #1
 8016648:	b2db      	uxtb	r3, r3
 801664a:	2b00      	cmp	r3, #0
 801664c:	d007      	beq.n	801665e <ip4_input+0xba>
 801664e:	683b      	ldr	r3, [r7, #0]
 8016650:	3304      	adds	r3, #4
 8016652:	681b      	ldr	r3, [r3, #0]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d002      	beq.n	801665e <ip4_input+0xba>
      netif = inp;
 8016658:	683b      	ldr	r3, [r7, #0]
 801665a:	613b      	str	r3, [r7, #16]
 801665c:	e02a      	b.n	80166b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801665e:	2300      	movs	r3, #0
 8016660:	613b      	str	r3, [r7, #16]
 8016662:	e027      	b.n	80166b4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8016664:	6838      	ldr	r0, [r7, #0]
 8016666:	f7ff ff73 	bl	8016550 <ip4_input_accept>
 801666a:	4603      	mov	r3, r0
 801666c:	2b00      	cmp	r3, #0
 801666e:	d002      	beq.n	8016676 <ip4_input+0xd2>
      netif = inp;
 8016670:	683b      	ldr	r3, [r7, #0]
 8016672:	613b      	str	r3, [r7, #16]
 8016674:	e01e      	b.n	80166b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8016676:	2300      	movs	r3, #0
 8016678:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801667a:	4b5a      	ldr	r3, [pc, #360]	@ (80167e4 <ip4_input+0x240>)
 801667c:	695b      	ldr	r3, [r3, #20]
 801667e:	b2db      	uxtb	r3, r3
 8016680:	2b7f      	cmp	r3, #127	@ 0x7f
 8016682:	d017      	beq.n	80166b4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8016684:	4b58      	ldr	r3, [pc, #352]	@ (80167e8 <ip4_input+0x244>)
 8016686:	681b      	ldr	r3, [r3, #0]
 8016688:	613b      	str	r3, [r7, #16]
 801668a:	e00e      	b.n	80166aa <ip4_input+0x106>
          if (netif == inp) {
 801668c:	693a      	ldr	r2, [r7, #16]
 801668e:	683b      	ldr	r3, [r7, #0]
 8016690:	429a      	cmp	r2, r3
 8016692:	d006      	beq.n	80166a2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8016694:	6938      	ldr	r0, [r7, #16]
 8016696:	f7ff ff5b 	bl	8016550 <ip4_input_accept>
 801669a:	4603      	mov	r3, r0
 801669c:	2b00      	cmp	r3, #0
 801669e:	d108      	bne.n	80166b2 <ip4_input+0x10e>
 80166a0:	e000      	b.n	80166a4 <ip4_input+0x100>
            continue;
 80166a2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80166a4:	693b      	ldr	r3, [r7, #16]
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	613b      	str	r3, [r7, #16]
 80166aa:	693b      	ldr	r3, [r7, #16]
 80166ac:	2b00      	cmp	r3, #0
 80166ae:	d1ed      	bne.n	801668c <ip4_input+0xe8>
 80166b0:	e000      	b.n	80166b4 <ip4_input+0x110>
            break;
 80166b2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80166b4:	4b4b      	ldr	r3, [pc, #300]	@ (80167e4 <ip4_input+0x240>)
 80166b6:	691b      	ldr	r3, [r3, #16]
 80166b8:	6839      	ldr	r1, [r7, #0]
 80166ba:	4618      	mov	r0, r3
 80166bc:	f000 f96e 	bl	801699c <ip4_addr_isbroadcast_u32>
 80166c0:	4603      	mov	r3, r0
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d105      	bne.n	80166d2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80166c6:	4b47      	ldr	r3, [pc, #284]	@ (80167e4 <ip4_input+0x240>)
 80166c8:	691b      	ldr	r3, [r3, #16]
 80166ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80166ce:	2be0      	cmp	r3, #224	@ 0xe0
 80166d0:	d104      	bne.n	80166dc <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80166d2:	6878      	ldr	r0, [r7, #4]
 80166d4:	f7f7 fb0e 	bl	800dcf4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80166d8:	2300      	movs	r3, #0
 80166da:	e07e      	b.n	80167da <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80166dc:	693b      	ldr	r3, [r7, #16]
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d104      	bne.n	80166ec <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80166e2:	6878      	ldr	r0, [r7, #4]
 80166e4:	f7f7 fb06 	bl	800dcf4 <pbuf_free>
    return ERR_OK;
 80166e8:	2300      	movs	r3, #0
 80166ea:	e076      	b.n	80167da <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80166ec:	697b      	ldr	r3, [r7, #20]
 80166ee:	88db      	ldrh	r3, [r3, #6]
 80166f0:	b29b      	uxth	r3, r3
 80166f2:	461a      	mov	r2, r3
 80166f4:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 80166f8:	4013      	ands	r3, r2
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d00b      	beq.n	8016716 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80166fe:	6878      	ldr	r0, [r7, #4]
 8016700:	f000 fe4c 	bl	801739c <ip4_reass>
 8016704:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	2b00      	cmp	r3, #0
 801670a:	d101      	bne.n	8016710 <ip4_input+0x16c>
      return ERR_OK;
 801670c:	2300      	movs	r3, #0
 801670e:	e064      	b.n	80167da <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	685b      	ldr	r3, [r3, #4]
 8016714:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8016716:	4a33      	ldr	r2, [pc, #204]	@ (80167e4 <ip4_input+0x240>)
 8016718:	693b      	ldr	r3, [r7, #16]
 801671a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801671c:	4a31      	ldr	r2, [pc, #196]	@ (80167e4 <ip4_input+0x240>)
 801671e:	683b      	ldr	r3, [r7, #0]
 8016720:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8016722:	4a30      	ldr	r2, [pc, #192]	@ (80167e4 <ip4_input+0x240>)
 8016724:	697b      	ldr	r3, [r7, #20]
 8016726:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8016728:	697b      	ldr	r3, [r7, #20]
 801672a:	781b      	ldrb	r3, [r3, #0]
 801672c:	f003 030f 	and.w	r3, r3, #15
 8016730:	b2db      	uxtb	r3, r3
 8016732:	009b      	lsls	r3, r3, #2
 8016734:	b2db      	uxtb	r3, r3
 8016736:	461a      	mov	r2, r3
 8016738:	4b2a      	ldr	r3, [pc, #168]	@ (80167e4 <ip4_input+0x240>)
 801673a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801673c:	89fb      	ldrh	r3, [r7, #14]
 801673e:	4619      	mov	r1, r3
 8016740:	6878      	ldr	r0, [r7, #4]
 8016742:	f7f7 fa51 	bl	800dbe8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8016746:	697b      	ldr	r3, [r7, #20]
 8016748:	7a5b      	ldrb	r3, [r3, #9]
 801674a:	2b11      	cmp	r3, #17
 801674c:	d006      	beq.n	801675c <ip4_input+0x1b8>
 801674e:	2b11      	cmp	r3, #17
 8016750:	dc13      	bgt.n	801677a <ip4_input+0x1d6>
 8016752:	2b01      	cmp	r3, #1
 8016754:	d00c      	beq.n	8016770 <ip4_input+0x1cc>
 8016756:	2b06      	cmp	r3, #6
 8016758:	d005      	beq.n	8016766 <ip4_input+0x1c2>
 801675a:	e00e      	b.n	801677a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801675c:	6839      	ldr	r1, [r7, #0]
 801675e:	6878      	ldr	r0, [r7, #4]
 8016760:	f7fe f9be 	bl	8014ae0 <udp_input>
        break;
 8016764:	e026      	b.n	80167b4 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8016766:	6839      	ldr	r1, [r7, #0]
 8016768:	6878      	ldr	r0, [r7, #4]
 801676a:	f7f9 fd77 	bl	801025c <tcp_input>
        break;
 801676e:	e021      	b.n	80167b4 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8016770:	6839      	ldr	r1, [r7, #0]
 8016772:	6878      	ldr	r0, [r7, #4]
 8016774:	f7ff fcee 	bl	8016154 <icmp_input>
        break;
 8016778:	e01c      	b.n	80167b4 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801677a:	4b1a      	ldr	r3, [pc, #104]	@ (80167e4 <ip4_input+0x240>)
 801677c:	695b      	ldr	r3, [r3, #20]
 801677e:	6939      	ldr	r1, [r7, #16]
 8016780:	4618      	mov	r0, r3
 8016782:	f000 f90b 	bl	801699c <ip4_addr_isbroadcast_u32>
 8016786:	4603      	mov	r3, r0
 8016788:	2b00      	cmp	r3, #0
 801678a:	d10f      	bne.n	80167ac <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801678c:	4b15      	ldr	r3, [pc, #84]	@ (80167e4 <ip4_input+0x240>)
 801678e:	695b      	ldr	r3, [r3, #20]
 8016790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016794:	2be0      	cmp	r3, #224	@ 0xe0
 8016796:	d009      	beq.n	80167ac <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8016798:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801679c:	4619      	mov	r1, r3
 801679e:	6878      	ldr	r0, [r7, #4]
 80167a0:	f7f7 fa95 	bl	800dcce <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80167a4:	2102      	movs	r1, #2
 80167a6:	6878      	ldr	r0, [r7, #4]
 80167a8:	f7ff fdd8 	bl	801635c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80167ac:	6878      	ldr	r0, [r7, #4]
 80167ae:	f7f7 faa1 	bl	800dcf4 <pbuf_free>
        break;
 80167b2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80167b4:	4b0b      	ldr	r3, [pc, #44]	@ (80167e4 <ip4_input+0x240>)
 80167b6:	2200      	movs	r2, #0
 80167b8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80167ba:	4b0a      	ldr	r3, [pc, #40]	@ (80167e4 <ip4_input+0x240>)
 80167bc:	2200      	movs	r2, #0
 80167be:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80167c0:	4b08      	ldr	r3, [pc, #32]	@ (80167e4 <ip4_input+0x240>)
 80167c2:	2200      	movs	r2, #0
 80167c4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80167c6:	4b07      	ldr	r3, [pc, #28]	@ (80167e4 <ip4_input+0x240>)
 80167c8:	2200      	movs	r2, #0
 80167ca:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80167cc:	4b05      	ldr	r3, [pc, #20]	@ (80167e4 <ip4_input+0x240>)
 80167ce:	2200      	movs	r2, #0
 80167d0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80167d2:	4b04      	ldr	r3, [pc, #16]	@ (80167e4 <ip4_input+0x240>)
 80167d4:	2200      	movs	r2, #0
 80167d6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80167d8:	2300      	movs	r3, #0
}
 80167da:	4618      	mov	r0, r3
 80167dc:	3718      	adds	r7, #24
 80167de:	46bd      	mov	sp, r7
 80167e0:	bd80      	pop	{r7, pc}
 80167e2:	bf00      	nop
 80167e4:	20063bac 	.word	0x20063bac
 80167e8:	20066dfc 	.word	0x20066dfc

080167ec <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80167ec:	b580      	push	{r7, lr}
 80167ee:	b08a      	sub	sp, #40	@ 0x28
 80167f0:	af04      	add	r7, sp, #16
 80167f2:	60f8      	str	r0, [r7, #12]
 80167f4:	60b9      	str	r1, [r7, #8]
 80167f6:	607a      	str	r2, [r7, #4]
 80167f8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80167fa:	68bb      	ldr	r3, [r7, #8]
 80167fc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	2b00      	cmp	r3, #0
 8016802:	d009      	beq.n	8016818 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8016804:	68bb      	ldr	r3, [r7, #8]
 8016806:	2b00      	cmp	r3, #0
 8016808:	d003      	beq.n	8016812 <ip4_output_if+0x26>
 801680a:	68bb      	ldr	r3, [r7, #8]
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d102      	bne.n	8016818 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8016812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016814:	3304      	adds	r3, #4
 8016816:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8016818:	78fa      	ldrb	r2, [r7, #3]
 801681a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801681c:	9302      	str	r3, [sp, #8]
 801681e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016822:	9301      	str	r3, [sp, #4]
 8016824:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016828:	9300      	str	r3, [sp, #0]
 801682a:	4613      	mov	r3, r2
 801682c:	687a      	ldr	r2, [r7, #4]
 801682e:	6979      	ldr	r1, [r7, #20]
 8016830:	68f8      	ldr	r0, [r7, #12]
 8016832:	f000 f805 	bl	8016840 <ip4_output_if_src>
 8016836:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8016838:	4618      	mov	r0, r3
 801683a:	3718      	adds	r7, #24
 801683c:	46bd      	mov	sp, r7
 801683e:	bd80      	pop	{r7, pc}

08016840 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8016840:	b580      	push	{r7, lr}
 8016842:	b088      	sub	sp, #32
 8016844:	af00      	add	r7, sp, #0
 8016846:	60f8      	str	r0, [r7, #12]
 8016848:	60b9      	str	r1, [r7, #8]
 801684a:	607a      	str	r2, [r7, #4]
 801684c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	7b9b      	ldrb	r3, [r3, #14]
 8016852:	2b01      	cmp	r3, #1
 8016854:	d006      	beq.n	8016864 <ip4_output_if_src+0x24>
 8016856:	4b4b      	ldr	r3, [pc, #300]	@ (8016984 <ip4_output_if_src+0x144>)
 8016858:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801685c:	494a      	ldr	r1, [pc, #296]	@ (8016988 <ip4_output_if_src+0x148>)
 801685e:	484b      	ldr	r0, [pc, #300]	@ (801698c <ip4_output_if_src+0x14c>)
 8016860:	f002 fa78 	bl	8018d54 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	2b00      	cmp	r3, #0
 8016868:	d060      	beq.n	801692c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801686a:	2314      	movs	r3, #20
 801686c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801686e:	2114      	movs	r1, #20
 8016870:	68f8      	ldr	r0, [r7, #12]
 8016872:	f7f7 f9a9 	bl	800dbc8 <pbuf_add_header>
 8016876:	4603      	mov	r3, r0
 8016878:	2b00      	cmp	r3, #0
 801687a:	d002      	beq.n	8016882 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801687c:	f06f 0301 	mvn.w	r3, #1
 8016880:	e07c      	b.n	801697c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	685b      	ldr	r3, [r3, #4]
 8016886:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8016888:	68fb      	ldr	r3, [r7, #12]
 801688a:	895b      	ldrh	r3, [r3, #10]
 801688c:	2b13      	cmp	r3, #19
 801688e:	d806      	bhi.n	801689e <ip4_output_if_src+0x5e>
 8016890:	4b3c      	ldr	r3, [pc, #240]	@ (8016984 <ip4_output_if_src+0x144>)
 8016892:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8016896:	493e      	ldr	r1, [pc, #248]	@ (8016990 <ip4_output_if_src+0x150>)
 8016898:	483c      	ldr	r0, [pc, #240]	@ (801698c <ip4_output_if_src+0x14c>)
 801689a:	f002 fa5b 	bl	8018d54 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801689e:	69fb      	ldr	r3, [r7, #28]
 80168a0:	78fa      	ldrb	r2, [r7, #3]
 80168a2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80168a4:	69fb      	ldr	r3, [r7, #28]
 80168a6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80168aa:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	681a      	ldr	r2, [r3, #0]
 80168b0:	69fb      	ldr	r3, [r7, #28]
 80168b2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80168b4:	8b7b      	ldrh	r3, [r7, #26]
 80168b6:	089b      	lsrs	r3, r3, #2
 80168b8:	b29b      	uxth	r3, r3
 80168ba:	b2db      	uxtb	r3, r3
 80168bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80168c0:	b2da      	uxtb	r2, r3
 80168c2:	69fb      	ldr	r3, [r7, #28]
 80168c4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80168c6:	69fb      	ldr	r3, [r7, #28]
 80168c8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80168cc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80168ce:	68fb      	ldr	r3, [r7, #12]
 80168d0:	891b      	ldrh	r3, [r3, #8]
 80168d2:	4618      	mov	r0, r3
 80168d4:	f7f5 fb56 	bl	800bf84 <lwip_htons>
 80168d8:	4603      	mov	r3, r0
 80168da:	461a      	mov	r2, r3
 80168dc:	69fb      	ldr	r3, [r7, #28]
 80168de:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80168e0:	69fb      	ldr	r3, [r7, #28]
 80168e2:	2200      	movs	r2, #0
 80168e4:	719a      	strb	r2, [r3, #6]
 80168e6:	2200      	movs	r2, #0
 80168e8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80168ea:	4b2a      	ldr	r3, [pc, #168]	@ (8016994 <ip4_output_if_src+0x154>)
 80168ec:	881b      	ldrh	r3, [r3, #0]
 80168ee:	4618      	mov	r0, r3
 80168f0:	f7f5 fb48 	bl	800bf84 <lwip_htons>
 80168f4:	4603      	mov	r3, r0
 80168f6:	461a      	mov	r2, r3
 80168f8:	69fb      	ldr	r3, [r7, #28]
 80168fa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80168fc:	4b25      	ldr	r3, [pc, #148]	@ (8016994 <ip4_output_if_src+0x154>)
 80168fe:	881b      	ldrh	r3, [r3, #0]
 8016900:	3301      	adds	r3, #1
 8016902:	b29a      	uxth	r2, r3
 8016904:	4b23      	ldr	r3, [pc, #140]	@ (8016994 <ip4_output_if_src+0x154>)
 8016906:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8016908:	68bb      	ldr	r3, [r7, #8]
 801690a:	2b00      	cmp	r3, #0
 801690c:	d104      	bne.n	8016918 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801690e:	4b22      	ldr	r3, [pc, #136]	@ (8016998 <ip4_output_if_src+0x158>)
 8016910:	681a      	ldr	r2, [r3, #0]
 8016912:	69fb      	ldr	r3, [r7, #28]
 8016914:	60da      	str	r2, [r3, #12]
 8016916:	e003      	b.n	8016920 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8016918:	68bb      	ldr	r3, [r7, #8]
 801691a:	681a      	ldr	r2, [r3, #0]
 801691c:	69fb      	ldr	r3, [r7, #28]
 801691e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8016920:	69fb      	ldr	r3, [r7, #28]
 8016922:	2200      	movs	r2, #0
 8016924:	729a      	strb	r2, [r3, #10]
 8016926:	2200      	movs	r2, #0
 8016928:	72da      	strb	r2, [r3, #11]
 801692a:	e00f      	b.n	801694c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	895b      	ldrh	r3, [r3, #10]
 8016930:	2b13      	cmp	r3, #19
 8016932:	d802      	bhi.n	801693a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016934:	f06f 0301 	mvn.w	r3, #1
 8016938:	e020      	b.n	801697c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	685b      	ldr	r3, [r3, #4]
 801693e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8016940:	69fb      	ldr	r3, [r7, #28]
 8016942:	691b      	ldr	r3, [r3, #16]
 8016944:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8016946:	f107 0314 	add.w	r3, r7, #20
 801694a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801694e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016950:	2b00      	cmp	r3, #0
 8016952:	d00c      	beq.n	801696e <ip4_output_if_src+0x12e>
 8016954:	68fb      	ldr	r3, [r7, #12]
 8016956:	891a      	ldrh	r2, [r3, #8]
 8016958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801695a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801695c:	429a      	cmp	r2, r3
 801695e:	d906      	bls.n	801696e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8016960:	687a      	ldr	r2, [r7, #4]
 8016962:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016964:	68f8      	ldr	r0, [r7, #12]
 8016966:	f000 ff0d 	bl	8017784 <ip4_frag>
 801696a:	4603      	mov	r3, r0
 801696c:	e006      	b.n	801697c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801696e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016970:	695b      	ldr	r3, [r3, #20]
 8016972:	687a      	ldr	r2, [r7, #4]
 8016974:	68f9      	ldr	r1, [r7, #12]
 8016976:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016978:	4798      	blx	r3
 801697a:	4603      	mov	r3, r0
}
 801697c:	4618      	mov	r0, r3
 801697e:	3720      	adds	r7, #32
 8016980:	46bd      	mov	sp, r7
 8016982:	bd80      	pop	{r7, pc}
 8016984:	0801f248 	.word	0x0801f248
 8016988:	0801f27c 	.word	0x0801f27c
 801698c:	0801f288 	.word	0x0801f288
 8016990:	0801f2b0 	.word	0x0801f2b0
 8016994:	20066f5a 	.word	0x20066f5a
 8016998:	0801f760 	.word	0x0801f760

0801699c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801699c:	b480      	push	{r7}
 801699e:	b085      	sub	sp, #20
 80169a0:	af00      	add	r7, sp, #0
 80169a2:	6078      	str	r0, [r7, #4]
 80169a4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169b0:	d002      	beq.n	80169b8 <ip4_addr_isbroadcast_u32+0x1c>
 80169b2:	687b      	ldr	r3, [r7, #4]
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	d101      	bne.n	80169bc <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80169b8:	2301      	movs	r3, #1
 80169ba:	e02a      	b.n	8016a12 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80169bc:	683b      	ldr	r3, [r7, #0]
 80169be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80169c2:	f003 0302 	and.w	r3, r3, #2
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d101      	bne.n	80169ce <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80169ca:	2300      	movs	r3, #0
 80169cc:	e021      	b.n	8016a12 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80169ce:	683b      	ldr	r3, [r7, #0]
 80169d0:	3304      	adds	r3, #4
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	687a      	ldr	r2, [r7, #4]
 80169d6:	429a      	cmp	r2, r3
 80169d8:	d101      	bne.n	80169de <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80169da:	2300      	movs	r3, #0
 80169dc:	e019      	b.n	8016a12 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80169de:	68fa      	ldr	r2, [r7, #12]
 80169e0:	683b      	ldr	r3, [r7, #0]
 80169e2:	3304      	adds	r3, #4
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	405a      	eors	r2, r3
 80169e8:	683b      	ldr	r3, [r7, #0]
 80169ea:	3308      	adds	r3, #8
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	4013      	ands	r3, r2
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d10d      	bne.n	8016a10 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80169f4:	683b      	ldr	r3, [r7, #0]
 80169f6:	3308      	adds	r3, #8
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	43da      	mvns	r2, r3
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8016a00:	683b      	ldr	r3, [r7, #0]
 8016a02:	3308      	adds	r3, #8
 8016a04:	681b      	ldr	r3, [r3, #0]
 8016a06:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016a08:	429a      	cmp	r2, r3
 8016a0a:	d101      	bne.n	8016a10 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8016a0c:	2301      	movs	r3, #1
 8016a0e:	e000      	b.n	8016a12 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8016a10:	2300      	movs	r3, #0
  }
}
 8016a12:	4618      	mov	r0, r3
 8016a14:	3714      	adds	r7, #20
 8016a16:	46bd      	mov	sp, r7
 8016a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a1c:	4770      	bx	lr
	...

08016a20 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8016a20:	b580      	push	{r7, lr}
 8016a22:	b08a      	sub	sp, #40	@ 0x28
 8016a24:	af00      	add	r7, sp, #0
 8016a26:	6078      	str	r0, [r7, #4]
 8016a28:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 8016a2a:	f107 030c 	add.w	r3, r7, #12
 8016a2e:	61fb      	str	r3, [r7, #28]

  c = *cp;
 8016a30:	687b      	ldr	r3, [r7, #4]
 8016a32:	781b      	ldrb	r3, [r3, #0]
 8016a34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8016a38:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016a3c:	3301      	adds	r3, #1
 8016a3e:	4a89      	ldr	r2, [pc, #548]	@ (8016c64 <ip4addr_aton+0x244>)
 8016a40:	4413      	add	r3, r2
 8016a42:	781b      	ldrb	r3, [r3, #0]
 8016a44:	f003 0304 	and.w	r3, r3, #4
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	d101      	bne.n	8016a50 <ip4addr_aton+0x30>
      return 0;
 8016a4c:	2300      	movs	r3, #0
 8016a4e:	e105      	b.n	8016c5c <ip4addr_aton+0x23c>
    }
    val = 0;
 8016a50:	2300      	movs	r3, #0
 8016a52:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 8016a54:	230a      	movs	r3, #10
 8016a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 8016a5a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016a5e:	2b30      	cmp	r3, #48	@ 0x30
 8016a60:	d11c      	bne.n	8016a9c <ip4addr_aton+0x7c>
      c = *++cp;
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	3301      	adds	r3, #1
 8016a66:	607b      	str	r3, [r7, #4]
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	781b      	ldrb	r3, [r3, #0]
 8016a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 8016a70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016a74:	2b78      	cmp	r3, #120	@ 0x78
 8016a76:	d003      	beq.n	8016a80 <ip4addr_aton+0x60>
 8016a78:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016a7c:	2b58      	cmp	r3, #88	@ 0x58
 8016a7e:	d10a      	bne.n	8016a96 <ip4addr_aton+0x76>
        base = 16;
 8016a80:	2310      	movs	r3, #16
 8016a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	3301      	adds	r3, #1
 8016a8a:	607b      	str	r3, [r7, #4]
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	781b      	ldrb	r3, [r3, #0]
 8016a90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016a94:	e002      	b.n	8016a9c <ip4addr_aton+0x7c>
      } else {
        base = 8;
 8016a96:	2308      	movs	r3, #8
 8016a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8016a9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016aa0:	3301      	adds	r3, #1
 8016aa2:	4a70      	ldr	r2, [pc, #448]	@ (8016c64 <ip4addr_aton+0x244>)
 8016aa4:	4413      	add	r3, r2
 8016aa6:	781b      	ldrb	r3, [r3, #0]
 8016aa8:	f003 0304 	and.w	r3, r3, #4
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d011      	beq.n	8016ad4 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 8016ab0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016ab6:	fb03 f202 	mul.w	r2, r3, r2
 8016aba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016abe:	4413      	add	r3, r2
 8016ac0:	3b30      	subs	r3, #48	@ 0x30
 8016ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	3301      	adds	r3, #1
 8016ac8:	607b      	str	r3, [r7, #4]
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	781b      	ldrb	r3, [r3, #0]
 8016ace:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016ad2:	e7e3      	b.n	8016a9c <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8016ad4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016ad8:	2b10      	cmp	r3, #16
 8016ada:	d127      	bne.n	8016b2c <ip4addr_aton+0x10c>
 8016adc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016ae0:	3301      	adds	r3, #1
 8016ae2:	4a60      	ldr	r2, [pc, #384]	@ (8016c64 <ip4addr_aton+0x244>)
 8016ae4:	4413      	add	r3, r2
 8016ae6:	781b      	ldrb	r3, [r3, #0]
 8016ae8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d01d      	beq.n	8016b2c <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8016af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016af2:	011b      	lsls	r3, r3, #4
 8016af4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016af8:	f102 010a 	add.w	r1, r2, #10
 8016afc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016b00:	3201      	adds	r2, #1
 8016b02:	4858      	ldr	r0, [pc, #352]	@ (8016c64 <ip4addr_aton+0x244>)
 8016b04:	4402      	add	r2, r0
 8016b06:	7812      	ldrb	r2, [r2, #0]
 8016b08:	f002 0203 	and.w	r2, r2, #3
 8016b0c:	2a02      	cmp	r2, #2
 8016b0e:	d101      	bne.n	8016b14 <ip4addr_aton+0xf4>
 8016b10:	2261      	movs	r2, #97	@ 0x61
 8016b12:	e000      	b.n	8016b16 <ip4addr_aton+0xf6>
 8016b14:	2241      	movs	r2, #65	@ 0x41
 8016b16:	1a8a      	subs	r2, r1, r2
 8016b18:	4313      	orrs	r3, r2
 8016b1a:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	3301      	adds	r3, #1
 8016b20:	607b      	str	r3, [r7, #4]
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	781b      	ldrb	r3, [r3, #0]
 8016b26:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 8016b2a:	e7b7      	b.n	8016a9c <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 8016b2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016b30:	2b2e      	cmp	r3, #46	@ 0x2e
 8016b32:	d114      	bne.n	8016b5e <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8016b34:	f107 030c 	add.w	r3, r7, #12
 8016b38:	330c      	adds	r3, #12
 8016b3a:	69fa      	ldr	r2, [r7, #28]
 8016b3c:	429a      	cmp	r2, r3
 8016b3e:	d301      	bcc.n	8016b44 <ip4addr_aton+0x124>
        return 0;
 8016b40:	2300      	movs	r3, #0
 8016b42:	e08b      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 8016b44:	69fb      	ldr	r3, [r7, #28]
 8016b46:	1d1a      	adds	r2, r3, #4
 8016b48:	61fa      	str	r2, [r7, #28]
 8016b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016b4c:	601a      	str	r2, [r3, #0]
      c = *++cp;
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	3301      	adds	r3, #1
 8016b52:	607b      	str	r3, [r7, #4]
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	781b      	ldrb	r3, [r3, #0]
 8016b58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 8016b5c:	e76c      	b.n	8016a38 <ip4addr_aton+0x18>
    } else {
      break;
 8016b5e:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8016b60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d00b      	beq.n	8016b80 <ip4addr_aton+0x160>
 8016b68:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016b6c:	3301      	adds	r3, #1
 8016b6e:	4a3d      	ldr	r2, [pc, #244]	@ (8016c64 <ip4addr_aton+0x244>)
 8016b70:	4413      	add	r3, r2
 8016b72:	781b      	ldrb	r3, [r3, #0]
 8016b74:	f003 0308 	and.w	r3, r3, #8
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d101      	bne.n	8016b80 <ip4addr_aton+0x160>
    return 0;
 8016b7c:	2300      	movs	r3, #0
 8016b7e:	e06d      	b.n	8016c5c <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8016b80:	f107 030c 	add.w	r3, r7, #12
 8016b84:	69fa      	ldr	r2, [r7, #28]
 8016b86:	1ad3      	subs	r3, r2, r3
 8016b88:	109b      	asrs	r3, r3, #2
 8016b8a:	3301      	adds	r3, #1
 8016b8c:	2b04      	cmp	r3, #4
 8016b8e:	d853      	bhi.n	8016c38 <ip4addr_aton+0x218>
 8016b90:	a201      	add	r2, pc, #4	@ (adr r2, 8016b98 <ip4addr_aton+0x178>)
 8016b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b96:	bf00      	nop
 8016b98:	08016bad 	.word	0x08016bad
 8016b9c:	08016c47 	.word	0x08016c47
 8016ba0:	08016bb1 	.word	0x08016bb1
 8016ba4:	08016bd3 	.word	0x08016bd3
 8016ba8:	08016c01 	.word	0x08016c01

    case 0:
      return 0;       /* initial nondigit */
 8016bac:	2300      	movs	r3, #0
 8016bae:	e055      	b.n	8016c5c <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8016bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016bb6:	d301      	bcc.n	8016bbc <ip4addr_aton+0x19c>
        return 0;
 8016bb8:	2300      	movs	r3, #0
 8016bba:	e04f      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 8016bbc:	68fb      	ldr	r3, [r7, #12]
 8016bbe:	2bff      	cmp	r3, #255	@ 0xff
 8016bc0:	d901      	bls.n	8016bc6 <ip4addr_aton+0x1a6>
        return 0;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	e04a      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	061b      	lsls	r3, r3, #24
 8016bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bcc:	4313      	orrs	r3, r2
 8016bce:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8016bd0:	e03a      	b.n	8016c48 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 8016bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016bd8:	d301      	bcc.n	8016bde <ip4addr_aton+0x1be>
        return 0;
 8016bda:	2300      	movs	r3, #0
 8016bdc:	e03e      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8016bde:	68fb      	ldr	r3, [r7, #12]
 8016be0:	2bff      	cmp	r3, #255	@ 0xff
 8016be2:	d802      	bhi.n	8016bea <ip4addr_aton+0x1ca>
 8016be4:	693b      	ldr	r3, [r7, #16]
 8016be6:	2bff      	cmp	r3, #255	@ 0xff
 8016be8:	d901      	bls.n	8016bee <ip4addr_aton+0x1ce>
        return 0;
 8016bea:	2300      	movs	r3, #0
 8016bec:	e036      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 8016bee:	68fb      	ldr	r3, [r7, #12]
 8016bf0:	061a      	lsls	r2, r3, #24
 8016bf2:	693b      	ldr	r3, [r7, #16]
 8016bf4:	041b      	lsls	r3, r3, #16
 8016bf6:	4313      	orrs	r3, r2
 8016bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bfa:	4313      	orrs	r3, r2
 8016bfc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8016bfe:	e023      	b.n	8016c48 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 8016c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c02:	2bff      	cmp	r3, #255	@ 0xff
 8016c04:	d901      	bls.n	8016c0a <ip4addr_aton+0x1ea>
        return 0;
 8016c06:	2300      	movs	r3, #0
 8016c08:	e028      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 8016c0a:	68fb      	ldr	r3, [r7, #12]
 8016c0c:	2bff      	cmp	r3, #255	@ 0xff
 8016c0e:	d805      	bhi.n	8016c1c <ip4addr_aton+0x1fc>
 8016c10:	693b      	ldr	r3, [r7, #16]
 8016c12:	2bff      	cmp	r3, #255	@ 0xff
 8016c14:	d802      	bhi.n	8016c1c <ip4addr_aton+0x1fc>
 8016c16:	697b      	ldr	r3, [r7, #20]
 8016c18:	2bff      	cmp	r3, #255	@ 0xff
 8016c1a:	d901      	bls.n	8016c20 <ip4addr_aton+0x200>
        return 0;
 8016c1c:	2300      	movs	r3, #0
 8016c1e:	e01d      	b.n	8016c5c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	061a      	lsls	r2, r3, #24
 8016c24:	693b      	ldr	r3, [r7, #16]
 8016c26:	041b      	lsls	r3, r3, #16
 8016c28:	431a      	orrs	r2, r3
 8016c2a:	697b      	ldr	r3, [r7, #20]
 8016c2c:	021b      	lsls	r3, r3, #8
 8016c2e:	4313      	orrs	r3, r2
 8016c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016c32:	4313      	orrs	r3, r2
 8016c34:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8016c36:	e007      	b.n	8016c48 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 8016c38:	4b0b      	ldr	r3, [pc, #44]	@ (8016c68 <ip4addr_aton+0x248>)
 8016c3a:	22f9      	movs	r2, #249	@ 0xf9
 8016c3c:	490b      	ldr	r1, [pc, #44]	@ (8016c6c <ip4addr_aton+0x24c>)
 8016c3e:	480c      	ldr	r0, [pc, #48]	@ (8016c70 <ip4addr_aton+0x250>)
 8016c40:	f002 f888 	bl	8018d54 <iprintf>
      break;
 8016c44:	e000      	b.n	8016c48 <ip4addr_aton+0x228>
      break;
 8016c46:	bf00      	nop
  }
  if (addr) {
 8016c48:	683b      	ldr	r3, [r7, #0]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d005      	beq.n	8016c5a <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8016c4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016c50:	f7f5 f9ae 	bl	800bfb0 <lwip_htonl>
 8016c54:	4602      	mov	r2, r0
 8016c56:	683b      	ldr	r3, [r7, #0]
 8016c58:	601a      	str	r2, [r3, #0]
  }
  return 1;
 8016c5a:	2301      	movs	r3, #1
}
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	3728      	adds	r7, #40	@ 0x28
 8016c60:	46bd      	mov	sp, r7
 8016c62:	bd80      	pop	{r7, pc}
 8016c64:	0801f9aa 	.word	0x0801f9aa
 8016c68:	0801f2e0 	.word	0x0801f2e0
 8016c6c:	0801f31c 	.word	0x0801f31c
 8016c70:	0801f328 	.word	0x0801f328

08016c74 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8016c74:	b580      	push	{r7, lr}
 8016c76:	b082      	sub	sp, #8
 8016c78:	af00      	add	r7, sp, #0
 8016c7a:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 8016c7c:	2210      	movs	r2, #16
 8016c7e:	4904      	ldr	r1, [pc, #16]	@ (8016c90 <ip4addr_ntoa+0x1c>)
 8016c80:	6878      	ldr	r0, [r7, #4]
 8016c82:	f000 f807 	bl	8016c94 <ip4addr_ntoa_r>
 8016c86:	4603      	mov	r3, r0
}
 8016c88:	4618      	mov	r0, r3
 8016c8a:	3708      	adds	r7, #8
 8016c8c:	46bd      	mov	sp, r7
 8016c8e:	bd80      	pop	{r7, pc}
 8016c90:	20066f5c 	.word	0x20066f5c

08016c94 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8016c94:	b480      	push	{r7}
 8016c96:	b08d      	sub	sp, #52	@ 0x34
 8016c98:	af00      	add	r7, sp, #0
 8016c9a:	60f8      	str	r0, [r7, #12]
 8016c9c:	60b9      	str	r1, [r7, #8]
 8016c9e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8016ca4:	68fb      	ldr	r3, [r7, #12]
 8016ca6:	681b      	ldr	r3, [r3, #0]
 8016ca8:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8016caa:	68bb      	ldr	r3, [r7, #8]
 8016cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 8016cae:	f107 0318 	add.w	r3, r7, #24
 8016cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016cba:	e058      	b.n	8016d6e <ip4addr_ntoa_r+0xda>
    i = 0;
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8016cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cc4:	781a      	ldrb	r2, [r3, #0]
 8016cc6:	4b32      	ldr	r3, [pc, #200]	@ (8016d90 <ip4addr_ntoa_r+0xfc>)
 8016cc8:	fba3 1302 	umull	r1, r3, r3, r2
 8016ccc:	08d9      	lsrs	r1, r3, #3
 8016cce:	460b      	mov	r3, r1
 8016cd0:	009b      	lsls	r3, r3, #2
 8016cd2:	440b      	add	r3, r1
 8016cd4:	005b      	lsls	r3, r3, #1
 8016cd6:	1ad3      	subs	r3, r2, r3
 8016cd8:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8016cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cdc:	781b      	ldrb	r3, [r3, #0]
 8016cde:	4a2c      	ldr	r2, [pc, #176]	@ (8016d90 <ip4addr_ntoa_r+0xfc>)
 8016ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8016ce4:	08db      	lsrs	r3, r3, #3
 8016ce6:	b2da      	uxtb	r2, r3
 8016ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cea:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8016cec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016cf0:	1c5a      	adds	r2, r3, #1
 8016cf2:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8016cf6:	4619      	mov	r1, r3
 8016cf8:	7ffb      	ldrb	r3, [r7, #31]
 8016cfa:	3330      	adds	r3, #48	@ 0x30
 8016cfc:	b2da      	uxtb	r2, r3
 8016cfe:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 8016d02:	443b      	add	r3, r7
 8016d04:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8016d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d0a:	781b      	ldrb	r3, [r3, #0]
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d1d8      	bne.n	8016cc2 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8016d10:	e011      	b.n	8016d36 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 8016d12:	6a3b      	ldr	r3, [r7, #32]
 8016d14:	1c5a      	adds	r2, r3, #1
 8016d16:	623a      	str	r2, [r7, #32]
 8016d18:	687a      	ldr	r2, [r7, #4]
 8016d1a:	429a      	cmp	r2, r3
 8016d1c:	dc01      	bgt.n	8016d22 <ip4addr_ntoa_r+0x8e>
        return NULL;
 8016d1e:	2300      	movs	r3, #0
 8016d20:	e030      	b.n	8016d84 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8016d22:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d28:	1c59      	adds	r1, r3, #1
 8016d2a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8016d2c:	3230      	adds	r2, #48	@ 0x30
 8016d2e:	443a      	add	r2, r7
 8016d30:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8016d34:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8016d36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016d3a:	1e5a      	subs	r2, r3, #1
 8016d3c:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d1e6      	bne.n	8016d12 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8016d44:	6a3b      	ldr	r3, [r7, #32]
 8016d46:	1c5a      	adds	r2, r3, #1
 8016d48:	623a      	str	r2, [r7, #32]
 8016d4a:	687a      	ldr	r2, [r7, #4]
 8016d4c:	429a      	cmp	r2, r3
 8016d4e:	dc01      	bgt.n	8016d54 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8016d50:	2300      	movs	r3, #0
 8016d52:	e017      	b.n	8016d84 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8016d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d56:	1c5a      	adds	r2, r3, #1
 8016d58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016d5a:	222e      	movs	r2, #46	@ 0x2e
 8016d5c:	701a      	strb	r2, [r3, #0]
    ap++;
 8016d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d60:	3301      	adds	r3, #1
 8016d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8016d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d68:	3301      	adds	r3, #1
 8016d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d72:	2b03      	cmp	r3, #3
 8016d74:	d9a2      	bls.n	8016cbc <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8016d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d78:	3b01      	subs	r3, #1
 8016d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d7e:	2200      	movs	r2, #0
 8016d80:	701a      	strb	r2, [r3, #0]
  return buf;
 8016d82:	68bb      	ldr	r3, [r7, #8]
}
 8016d84:	4618      	mov	r0, r3
 8016d86:	3734      	adds	r7, #52	@ 0x34
 8016d88:	46bd      	mov	sp, r7
 8016d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d8e:	4770      	bx	lr
 8016d90:	cccccccd 	.word	0xcccccccd

08016d94 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8016d94:	b580      	push	{r7, lr}
 8016d96:	b084      	sub	sp, #16
 8016d98:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8016d9a:	2300      	movs	r3, #0
 8016d9c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8016d9e:	4b12      	ldr	r3, [pc, #72]	@ (8016de8 <ip_reass_tmr+0x54>)
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8016da4:	e018      	b.n	8016dd8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	7fdb      	ldrb	r3, [r3, #31]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d00b      	beq.n	8016dc6 <ip_reass_tmr+0x32>
      r->timer--;
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	7fdb      	ldrb	r3, [r3, #31]
 8016db2:	3b01      	subs	r3, #1
 8016db4:	b2da      	uxtb	r2, r3
 8016db6:	68fb      	ldr	r3, [r7, #12]
 8016db8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8016dbe:	68fb      	ldr	r3, [r7, #12]
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	60fb      	str	r3, [r7, #12]
 8016dc4:	e008      	b.n	8016dd8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8016dca:	68fb      	ldr	r3, [r7, #12]
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8016dd0:	68b9      	ldr	r1, [r7, #8]
 8016dd2:	6878      	ldr	r0, [r7, #4]
 8016dd4:	f000 f80a 	bl	8016dec <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8016dd8:	68fb      	ldr	r3, [r7, #12]
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d1e3      	bne.n	8016da6 <ip_reass_tmr+0x12>
    }
  }
}
 8016dde:	bf00      	nop
 8016de0:	bf00      	nop
 8016de2:	3710      	adds	r7, #16
 8016de4:	46bd      	mov	sp, r7
 8016de6:	bd80      	pop	{r7, pc}
 8016de8:	20066f6c 	.word	0x20066f6c

08016dec <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016dec:	b580      	push	{r7, lr}
 8016dee:	b088      	sub	sp, #32
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	6078      	str	r0, [r7, #4]
 8016df4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8016df6:	2300      	movs	r3, #0
 8016df8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8016dfa:	683a      	ldr	r2, [r7, #0]
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	429a      	cmp	r2, r3
 8016e00:	d105      	bne.n	8016e0e <ip_reass_free_complete_datagram+0x22>
 8016e02:	4b45      	ldr	r3, [pc, #276]	@ (8016f18 <ip_reass_free_complete_datagram+0x12c>)
 8016e04:	22ab      	movs	r2, #171	@ 0xab
 8016e06:	4945      	ldr	r1, [pc, #276]	@ (8016f1c <ip_reass_free_complete_datagram+0x130>)
 8016e08:	4845      	ldr	r0, [pc, #276]	@ (8016f20 <ip_reass_free_complete_datagram+0x134>)
 8016e0a:	f001 ffa3 	bl	8018d54 <iprintf>
  if (prev != NULL) {
 8016e0e:	683b      	ldr	r3, [r7, #0]
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d00a      	beq.n	8016e2a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8016e14:	683b      	ldr	r3, [r7, #0]
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	687a      	ldr	r2, [r7, #4]
 8016e1a:	429a      	cmp	r2, r3
 8016e1c:	d005      	beq.n	8016e2a <ip_reass_free_complete_datagram+0x3e>
 8016e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8016f18 <ip_reass_free_complete_datagram+0x12c>)
 8016e20:	22ad      	movs	r2, #173	@ 0xad
 8016e22:	4940      	ldr	r1, [pc, #256]	@ (8016f24 <ip_reass_free_complete_datagram+0x138>)
 8016e24:	483e      	ldr	r0, [pc, #248]	@ (8016f20 <ip_reass_free_complete_datagram+0x134>)
 8016e26:	f001 ff95 	bl	8018d54 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	685b      	ldr	r3, [r3, #4]
 8016e2e:	685b      	ldr	r3, [r3, #4]
 8016e30:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8016e32:	697b      	ldr	r3, [r7, #20]
 8016e34:	889b      	ldrh	r3, [r3, #4]
 8016e36:	b29b      	uxth	r3, r3
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	d12a      	bne.n	8016e92 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	685b      	ldr	r3, [r3, #4]
 8016e40:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8016e42:	697b      	ldr	r3, [r7, #20]
 8016e44:	681a      	ldr	r2, [r3, #0]
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8016e4a:	69bb      	ldr	r3, [r7, #24]
 8016e4c:	6858      	ldr	r0, [r3, #4]
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	3308      	adds	r3, #8
 8016e52:	2214      	movs	r2, #20
 8016e54:	4619      	mov	r1, r3
 8016e56:	f002 f95a 	bl	801910e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8016e5a:	2101      	movs	r1, #1
 8016e5c:	69b8      	ldr	r0, [r7, #24]
 8016e5e:	f7ff fa8d 	bl	801637c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8016e62:	69b8      	ldr	r0, [r7, #24]
 8016e64:	f7f6 ffd4 	bl	800de10 <pbuf_clen>
 8016e68:	4603      	mov	r3, r0
 8016e6a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016e6c:	8bfa      	ldrh	r2, [r7, #30]
 8016e6e:	8a7b      	ldrh	r3, [r7, #18]
 8016e70:	4413      	add	r3, r2
 8016e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016e76:	db05      	blt.n	8016e84 <ip_reass_free_complete_datagram+0x98>
 8016e78:	4b27      	ldr	r3, [pc, #156]	@ (8016f18 <ip_reass_free_complete_datagram+0x12c>)
 8016e7a:	22bc      	movs	r2, #188	@ 0xbc
 8016e7c:	492a      	ldr	r1, [pc, #168]	@ (8016f28 <ip_reass_free_complete_datagram+0x13c>)
 8016e7e:	4828      	ldr	r0, [pc, #160]	@ (8016f20 <ip_reass_free_complete_datagram+0x134>)
 8016e80:	f001 ff68 	bl	8018d54 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016e84:	8bfa      	ldrh	r2, [r7, #30]
 8016e86:	8a7b      	ldrh	r3, [r7, #18]
 8016e88:	4413      	add	r3, r2
 8016e8a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8016e8c:	69b8      	ldr	r0, [r7, #24]
 8016e8e:	f7f6 ff31 	bl	800dcf4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	685b      	ldr	r3, [r3, #4]
 8016e96:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8016e98:	e01f      	b.n	8016eda <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8016e9a:	69bb      	ldr	r3, [r7, #24]
 8016e9c:	685b      	ldr	r3, [r3, #4]
 8016e9e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8016ea0:	69bb      	ldr	r3, [r7, #24]
 8016ea2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8016ea4:	697b      	ldr	r3, [r7, #20]
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8016eaa:	68f8      	ldr	r0, [r7, #12]
 8016eac:	f7f6 ffb0 	bl	800de10 <pbuf_clen>
 8016eb0:	4603      	mov	r3, r0
 8016eb2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016eb4:	8bfa      	ldrh	r2, [r7, #30]
 8016eb6:	8a7b      	ldrh	r3, [r7, #18]
 8016eb8:	4413      	add	r3, r2
 8016eba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016ebe:	db05      	blt.n	8016ecc <ip_reass_free_complete_datagram+0xe0>
 8016ec0:	4b15      	ldr	r3, [pc, #84]	@ (8016f18 <ip_reass_free_complete_datagram+0x12c>)
 8016ec2:	22cc      	movs	r2, #204	@ 0xcc
 8016ec4:	4918      	ldr	r1, [pc, #96]	@ (8016f28 <ip_reass_free_complete_datagram+0x13c>)
 8016ec6:	4816      	ldr	r0, [pc, #88]	@ (8016f20 <ip_reass_free_complete_datagram+0x134>)
 8016ec8:	f001 ff44 	bl	8018d54 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016ecc:	8bfa      	ldrh	r2, [r7, #30]
 8016ece:	8a7b      	ldrh	r3, [r7, #18]
 8016ed0:	4413      	add	r3, r2
 8016ed2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8016ed4:	68f8      	ldr	r0, [r7, #12]
 8016ed6:	f7f6 ff0d 	bl	800dcf4 <pbuf_free>
  while (p != NULL) {
 8016eda:	69bb      	ldr	r3, [r7, #24]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d1dc      	bne.n	8016e9a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8016ee0:	6839      	ldr	r1, [r7, #0]
 8016ee2:	6878      	ldr	r0, [r7, #4]
 8016ee4:	f000 f8c2 	bl	801706c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8016ee8:	4b10      	ldr	r3, [pc, #64]	@ (8016f2c <ip_reass_free_complete_datagram+0x140>)
 8016eea:	881b      	ldrh	r3, [r3, #0]
 8016eec:	8bfa      	ldrh	r2, [r7, #30]
 8016eee:	429a      	cmp	r2, r3
 8016ef0:	d905      	bls.n	8016efe <ip_reass_free_complete_datagram+0x112>
 8016ef2:	4b09      	ldr	r3, [pc, #36]	@ (8016f18 <ip_reass_free_complete_datagram+0x12c>)
 8016ef4:	22d2      	movs	r2, #210	@ 0xd2
 8016ef6:	490e      	ldr	r1, [pc, #56]	@ (8016f30 <ip_reass_free_complete_datagram+0x144>)
 8016ef8:	4809      	ldr	r0, [pc, #36]	@ (8016f20 <ip_reass_free_complete_datagram+0x134>)
 8016efa:	f001 ff2b 	bl	8018d54 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8016efe:	4b0b      	ldr	r3, [pc, #44]	@ (8016f2c <ip_reass_free_complete_datagram+0x140>)
 8016f00:	881a      	ldrh	r2, [r3, #0]
 8016f02:	8bfb      	ldrh	r3, [r7, #30]
 8016f04:	1ad3      	subs	r3, r2, r3
 8016f06:	b29a      	uxth	r2, r3
 8016f08:	4b08      	ldr	r3, [pc, #32]	@ (8016f2c <ip_reass_free_complete_datagram+0x140>)
 8016f0a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8016f0c:	8bfb      	ldrh	r3, [r7, #30]
}
 8016f0e:	4618      	mov	r0, r3
 8016f10:	3720      	adds	r7, #32
 8016f12:	46bd      	mov	sp, r7
 8016f14:	bd80      	pop	{r7, pc}
 8016f16:	bf00      	nop
 8016f18:	0801f350 	.word	0x0801f350
 8016f1c:	0801f38c 	.word	0x0801f38c
 8016f20:	0801f398 	.word	0x0801f398
 8016f24:	0801f3c0 	.word	0x0801f3c0
 8016f28:	0801f3d4 	.word	0x0801f3d4
 8016f2c:	20066f70 	.word	0x20066f70
 8016f30:	0801f3f4 	.word	0x0801f3f4

08016f34 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b08a      	sub	sp, #40	@ 0x28
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	6078      	str	r0, [r7, #4]
 8016f3c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8016f3e:	2300      	movs	r3, #0
 8016f40:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8016f42:	2300      	movs	r3, #0
 8016f44:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8016f46:	2300      	movs	r3, #0
 8016f48:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8016f4a:	2300      	movs	r3, #0
 8016f4c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8016f4e:	2300      	movs	r3, #0
 8016f50:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8016f52:	4b28      	ldr	r3, [pc, #160]	@ (8016ff4 <ip_reass_remove_oldest_datagram+0xc0>)
 8016f54:	681b      	ldr	r3, [r3, #0]
 8016f56:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8016f58:	e030      	b.n	8016fbc <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8016f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f5c:	695a      	ldr	r2, [r3, #20]
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	68db      	ldr	r3, [r3, #12]
 8016f62:	429a      	cmp	r2, r3
 8016f64:	d10c      	bne.n	8016f80 <ip_reass_remove_oldest_datagram+0x4c>
 8016f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f68:	699a      	ldr	r2, [r3, #24]
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	691b      	ldr	r3, [r3, #16]
 8016f6e:	429a      	cmp	r2, r3
 8016f70:	d106      	bne.n	8016f80 <ip_reass_remove_oldest_datagram+0x4c>
 8016f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f74:	899a      	ldrh	r2, [r3, #12]
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	889b      	ldrh	r3, [r3, #4]
 8016f7a:	b29b      	uxth	r3, r3
 8016f7c:	429a      	cmp	r2, r3
 8016f7e:	d014      	beq.n	8016faa <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8016f80:	693b      	ldr	r3, [r7, #16]
 8016f82:	3301      	adds	r3, #1
 8016f84:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8016f86:	6a3b      	ldr	r3, [r7, #32]
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d104      	bne.n	8016f96 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8016f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f8e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016f90:	69fb      	ldr	r3, [r7, #28]
 8016f92:	61bb      	str	r3, [r7, #24]
 8016f94:	e009      	b.n	8016faa <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8016f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f98:	7fda      	ldrb	r2, [r3, #31]
 8016f9a:	6a3b      	ldr	r3, [r7, #32]
 8016f9c:	7fdb      	ldrb	r3, [r3, #31]
 8016f9e:	429a      	cmp	r2, r3
 8016fa0:	d803      	bhi.n	8016faa <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8016fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fa4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016fa6:	69fb      	ldr	r3, [r7, #28]
 8016fa8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8016faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d001      	beq.n	8016fb6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8016fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fb4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8016fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fb8:	681b      	ldr	r3, [r3, #0]
 8016fba:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8016fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d1cb      	bne.n	8016f5a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8016fc2:	6a3b      	ldr	r3, [r7, #32]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d008      	beq.n	8016fda <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8016fc8:	69b9      	ldr	r1, [r7, #24]
 8016fca:	6a38      	ldr	r0, [r7, #32]
 8016fcc:	f7ff ff0e 	bl	8016dec <ip_reass_free_complete_datagram>
 8016fd0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8016fd2:	697a      	ldr	r2, [r7, #20]
 8016fd4:	68fb      	ldr	r3, [r7, #12]
 8016fd6:	4413      	add	r3, r2
 8016fd8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8016fda:	697a      	ldr	r2, [r7, #20]
 8016fdc:	683b      	ldr	r3, [r7, #0]
 8016fde:	429a      	cmp	r2, r3
 8016fe0:	da02      	bge.n	8016fe8 <ip_reass_remove_oldest_datagram+0xb4>
 8016fe2:	693b      	ldr	r3, [r7, #16]
 8016fe4:	2b01      	cmp	r3, #1
 8016fe6:	dcac      	bgt.n	8016f42 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8016fe8:	697b      	ldr	r3, [r7, #20]
}
 8016fea:	4618      	mov	r0, r3
 8016fec:	3728      	adds	r7, #40	@ 0x28
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	bd80      	pop	{r7, pc}
 8016ff2:	bf00      	nop
 8016ff4:	20066f6c 	.word	0x20066f6c

08016ff8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8016ff8:	b580      	push	{r7, lr}
 8016ffa:	b084      	sub	sp, #16
 8016ffc:	af00      	add	r7, sp, #0
 8016ffe:	6078      	str	r0, [r7, #4]
 8017000:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8017002:	2004      	movs	r0, #4
 8017004:	f7f5 ff5c 	bl	800cec0 <memp_malloc>
 8017008:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	2b00      	cmp	r3, #0
 801700e:	d110      	bne.n	8017032 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8017010:	6839      	ldr	r1, [r7, #0]
 8017012:	6878      	ldr	r0, [r7, #4]
 8017014:	f7ff ff8e 	bl	8016f34 <ip_reass_remove_oldest_datagram>
 8017018:	4602      	mov	r2, r0
 801701a:	683b      	ldr	r3, [r7, #0]
 801701c:	4293      	cmp	r3, r2
 801701e:	dc03      	bgt.n	8017028 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8017020:	2004      	movs	r0, #4
 8017022:	f7f5 ff4d 	bl	800cec0 <memp_malloc>
 8017026:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	2b00      	cmp	r3, #0
 801702c:	d101      	bne.n	8017032 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801702e:	2300      	movs	r3, #0
 8017030:	e016      	b.n	8017060 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8017032:	2220      	movs	r2, #32
 8017034:	2100      	movs	r1, #0
 8017036:	68f8      	ldr	r0, [r7, #12]
 8017038:	f001 ff63 	bl	8018f02 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801703c:	68fb      	ldr	r3, [r7, #12]
 801703e:	220f      	movs	r2, #15
 8017040:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8017042:	4b09      	ldr	r3, [pc, #36]	@ (8017068 <ip_reass_enqueue_new_datagram+0x70>)
 8017044:	681a      	ldr	r2, [r3, #0]
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801704a:	4a07      	ldr	r2, [pc, #28]	@ (8017068 <ip_reass_enqueue_new_datagram+0x70>)
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	3308      	adds	r3, #8
 8017054:	2214      	movs	r2, #20
 8017056:	6879      	ldr	r1, [r7, #4]
 8017058:	4618      	mov	r0, r3
 801705a:	f002 f858 	bl	801910e <memcpy>
  return ipr;
 801705e:	68fb      	ldr	r3, [r7, #12]
}
 8017060:	4618      	mov	r0, r3
 8017062:	3710      	adds	r7, #16
 8017064:	46bd      	mov	sp, r7
 8017066:	bd80      	pop	{r7, pc}
 8017068:	20066f6c 	.word	0x20066f6c

0801706c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b082      	sub	sp, #8
 8017070:	af00      	add	r7, sp, #0
 8017072:	6078      	str	r0, [r7, #4]
 8017074:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8017076:	4b10      	ldr	r3, [pc, #64]	@ (80170b8 <ip_reass_dequeue_datagram+0x4c>)
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	687a      	ldr	r2, [r7, #4]
 801707c:	429a      	cmp	r2, r3
 801707e:	d104      	bne.n	801708a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	4a0c      	ldr	r2, [pc, #48]	@ (80170b8 <ip_reass_dequeue_datagram+0x4c>)
 8017086:	6013      	str	r3, [r2, #0]
 8017088:	e00d      	b.n	80170a6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801708a:	683b      	ldr	r3, [r7, #0]
 801708c:	2b00      	cmp	r3, #0
 801708e:	d106      	bne.n	801709e <ip_reass_dequeue_datagram+0x32>
 8017090:	4b0a      	ldr	r3, [pc, #40]	@ (80170bc <ip_reass_dequeue_datagram+0x50>)
 8017092:	f240 1245 	movw	r2, #325	@ 0x145
 8017096:	490a      	ldr	r1, [pc, #40]	@ (80170c0 <ip_reass_dequeue_datagram+0x54>)
 8017098:	480a      	ldr	r0, [pc, #40]	@ (80170c4 <ip_reass_dequeue_datagram+0x58>)
 801709a:	f001 fe5b 	bl	8018d54 <iprintf>
    prev->next = ipr->next;
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	681a      	ldr	r2, [r3, #0]
 80170a2:	683b      	ldr	r3, [r7, #0]
 80170a4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80170a6:	6879      	ldr	r1, [r7, #4]
 80170a8:	2004      	movs	r0, #4
 80170aa:	f7f5 ff7f 	bl	800cfac <memp_free>
}
 80170ae:	bf00      	nop
 80170b0:	3708      	adds	r7, #8
 80170b2:	46bd      	mov	sp, r7
 80170b4:	bd80      	pop	{r7, pc}
 80170b6:	bf00      	nop
 80170b8:	20066f6c 	.word	0x20066f6c
 80170bc:	0801f350 	.word	0x0801f350
 80170c0:	0801f418 	.word	0x0801f418
 80170c4:	0801f398 	.word	0x0801f398

080170c8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	b08c      	sub	sp, #48	@ 0x30
 80170cc:	af00      	add	r7, sp, #0
 80170ce:	60f8      	str	r0, [r7, #12]
 80170d0:	60b9      	str	r1, [r7, #8]
 80170d2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80170d4:	2300      	movs	r3, #0
 80170d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80170d8:	2301      	movs	r3, #1
 80170da:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80170dc:	68bb      	ldr	r3, [r7, #8]
 80170de:	685b      	ldr	r3, [r3, #4]
 80170e0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80170e2:	69fb      	ldr	r3, [r7, #28]
 80170e4:	885b      	ldrh	r3, [r3, #2]
 80170e6:	b29b      	uxth	r3, r3
 80170e8:	4618      	mov	r0, r3
 80170ea:	f7f4 ff4b 	bl	800bf84 <lwip_htons>
 80170ee:	4603      	mov	r3, r0
 80170f0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80170f2:	69fb      	ldr	r3, [r7, #28]
 80170f4:	781b      	ldrb	r3, [r3, #0]
 80170f6:	f003 030f 	and.w	r3, r3, #15
 80170fa:	b2db      	uxtb	r3, r3
 80170fc:	009b      	lsls	r3, r3, #2
 80170fe:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8017100:	7e7b      	ldrb	r3, [r7, #25]
 8017102:	b29b      	uxth	r3, r3
 8017104:	8b7a      	ldrh	r2, [r7, #26]
 8017106:	429a      	cmp	r2, r3
 8017108:	d202      	bcs.n	8017110 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801710a:	f04f 33ff 	mov.w	r3, #4294967295
 801710e:	e135      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8017110:	7e7b      	ldrb	r3, [r7, #25]
 8017112:	b29b      	uxth	r3, r3
 8017114:	8b7a      	ldrh	r2, [r7, #26]
 8017116:	1ad3      	subs	r3, r2, r3
 8017118:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801711a:	69fb      	ldr	r3, [r7, #28]
 801711c:	88db      	ldrh	r3, [r3, #6]
 801711e:	b29b      	uxth	r3, r3
 8017120:	4618      	mov	r0, r3
 8017122:	f7f4 ff2f 	bl	800bf84 <lwip_htons>
 8017126:	4603      	mov	r3, r0
 8017128:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801712c:	b29b      	uxth	r3, r3
 801712e:	00db      	lsls	r3, r3, #3
 8017130:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8017132:	68bb      	ldr	r3, [r7, #8]
 8017134:	685b      	ldr	r3, [r3, #4]
 8017136:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8017138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801713a:	2200      	movs	r2, #0
 801713c:	701a      	strb	r2, [r3, #0]
 801713e:	2200      	movs	r2, #0
 8017140:	705a      	strb	r2, [r3, #1]
 8017142:	2200      	movs	r2, #0
 8017144:	709a      	strb	r2, [r3, #2]
 8017146:	2200      	movs	r2, #0
 8017148:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801714a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801714c:	8afa      	ldrh	r2, [r7, #22]
 801714e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8017150:	8afa      	ldrh	r2, [r7, #22]
 8017152:	8b7b      	ldrh	r3, [r7, #26]
 8017154:	4413      	add	r3, r2
 8017156:	b29a      	uxth	r2, r3
 8017158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801715a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801715c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801715e:	88db      	ldrh	r3, [r3, #6]
 8017160:	b29b      	uxth	r3, r3
 8017162:	8afa      	ldrh	r2, [r7, #22]
 8017164:	429a      	cmp	r2, r3
 8017166:	d902      	bls.n	801716e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017168:	f04f 33ff 	mov.w	r3, #4294967295
 801716c:	e106      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801716e:	68fb      	ldr	r3, [r7, #12]
 8017170:	685b      	ldr	r3, [r3, #4]
 8017172:	627b      	str	r3, [r7, #36]	@ 0x24
 8017174:	e068      	b.n	8017248 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8017176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017178:	685b      	ldr	r3, [r3, #4]
 801717a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801717e:	889b      	ldrh	r3, [r3, #4]
 8017180:	b29a      	uxth	r2, r3
 8017182:	693b      	ldr	r3, [r7, #16]
 8017184:	889b      	ldrh	r3, [r3, #4]
 8017186:	b29b      	uxth	r3, r3
 8017188:	429a      	cmp	r2, r3
 801718a:	d235      	bcs.n	80171f8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801718c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801718e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017190:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8017192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017194:	2b00      	cmp	r3, #0
 8017196:	d020      	beq.n	80171da <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8017198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801719a:	889b      	ldrh	r3, [r3, #4]
 801719c:	b29a      	uxth	r2, r3
 801719e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171a0:	88db      	ldrh	r3, [r3, #6]
 80171a2:	b29b      	uxth	r3, r3
 80171a4:	429a      	cmp	r2, r3
 80171a6:	d307      	bcc.n	80171b8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80171a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171aa:	88db      	ldrh	r3, [r3, #6]
 80171ac:	b29a      	uxth	r2, r3
 80171ae:	693b      	ldr	r3, [r7, #16]
 80171b0:	889b      	ldrh	r3, [r3, #4]
 80171b2:	b29b      	uxth	r3, r3
 80171b4:	429a      	cmp	r2, r3
 80171b6:	d902      	bls.n	80171be <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80171b8:	f04f 33ff 	mov.w	r3, #4294967295
 80171bc:	e0de      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80171be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171c0:	68ba      	ldr	r2, [r7, #8]
 80171c2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80171c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171c6:	88db      	ldrh	r3, [r3, #6]
 80171c8:	b29a      	uxth	r2, r3
 80171ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171cc:	889b      	ldrh	r3, [r3, #4]
 80171ce:	b29b      	uxth	r3, r3
 80171d0:	429a      	cmp	r2, r3
 80171d2:	d03d      	beq.n	8017250 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80171d4:	2300      	movs	r3, #0
 80171d6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80171d8:	e03a      	b.n	8017250 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80171da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171dc:	88db      	ldrh	r3, [r3, #6]
 80171de:	b29a      	uxth	r2, r3
 80171e0:	693b      	ldr	r3, [r7, #16]
 80171e2:	889b      	ldrh	r3, [r3, #4]
 80171e4:	b29b      	uxth	r3, r3
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d902      	bls.n	80171f0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80171ea:	f04f 33ff 	mov.w	r3, #4294967295
 80171ee:	e0c5      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	68ba      	ldr	r2, [r7, #8]
 80171f4:	605a      	str	r2, [r3, #4]
      break;
 80171f6:	e02b      	b.n	8017250 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80171f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171fa:	889b      	ldrh	r3, [r3, #4]
 80171fc:	b29a      	uxth	r2, r3
 80171fe:	693b      	ldr	r3, [r7, #16]
 8017200:	889b      	ldrh	r3, [r3, #4]
 8017202:	b29b      	uxth	r3, r3
 8017204:	429a      	cmp	r2, r3
 8017206:	d102      	bne.n	801720e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017208:	f04f 33ff 	mov.w	r3, #4294967295
 801720c:	e0b6      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801720e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017210:	889b      	ldrh	r3, [r3, #4]
 8017212:	b29a      	uxth	r2, r3
 8017214:	693b      	ldr	r3, [r7, #16]
 8017216:	88db      	ldrh	r3, [r3, #6]
 8017218:	b29b      	uxth	r3, r3
 801721a:	429a      	cmp	r2, r3
 801721c:	d202      	bcs.n	8017224 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801721e:	f04f 33ff 	mov.w	r3, #4294967295
 8017222:	e0ab      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8017224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017226:	2b00      	cmp	r3, #0
 8017228:	d009      	beq.n	801723e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801722a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801722c:	88db      	ldrh	r3, [r3, #6]
 801722e:	b29a      	uxth	r2, r3
 8017230:	693b      	ldr	r3, [r7, #16]
 8017232:	889b      	ldrh	r3, [r3, #4]
 8017234:	b29b      	uxth	r3, r3
 8017236:	429a      	cmp	r2, r3
 8017238:	d001      	beq.n	801723e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801723a:	2300      	movs	r3, #0
 801723c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801723e:	693b      	ldr	r3, [r7, #16]
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8017244:	693b      	ldr	r3, [r7, #16]
 8017246:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8017248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801724a:	2b00      	cmp	r3, #0
 801724c:	d193      	bne.n	8017176 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801724e:	e000      	b.n	8017252 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8017250:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8017252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017254:	2b00      	cmp	r3, #0
 8017256:	d12d      	bne.n	80172b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8017258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801725a:	2b00      	cmp	r3, #0
 801725c:	d01c      	beq.n	8017298 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801725e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017260:	88db      	ldrh	r3, [r3, #6]
 8017262:	b29a      	uxth	r2, r3
 8017264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017266:	889b      	ldrh	r3, [r3, #4]
 8017268:	b29b      	uxth	r3, r3
 801726a:	429a      	cmp	r2, r3
 801726c:	d906      	bls.n	801727c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801726e:	4b45      	ldr	r3, [pc, #276]	@ (8017384 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017270:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8017274:	4944      	ldr	r1, [pc, #272]	@ (8017388 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8017276:	4845      	ldr	r0, [pc, #276]	@ (801738c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017278:	f001 fd6c 	bl	8018d54 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801727c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801727e:	68ba      	ldr	r2, [r7, #8]
 8017280:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8017282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017284:	88db      	ldrh	r3, [r3, #6]
 8017286:	b29a      	uxth	r2, r3
 8017288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801728a:	889b      	ldrh	r3, [r3, #4]
 801728c:	b29b      	uxth	r3, r3
 801728e:	429a      	cmp	r2, r3
 8017290:	d010      	beq.n	80172b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8017292:	2300      	movs	r3, #0
 8017294:	623b      	str	r3, [r7, #32]
 8017296:	e00d      	b.n	80172b4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8017298:	68fb      	ldr	r3, [r7, #12]
 801729a:	685b      	ldr	r3, [r3, #4]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d006      	beq.n	80172ae <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80172a0:	4b38      	ldr	r3, [pc, #224]	@ (8017384 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80172a2:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 80172a6:	493a      	ldr	r1, [pc, #232]	@ (8017390 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80172a8:	4838      	ldr	r0, [pc, #224]	@ (801738c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80172aa:	f001 fd53 	bl	8018d54 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	68ba      	ldr	r2, [r7, #8]
 80172b2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d105      	bne.n	80172c6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	7f9b      	ldrb	r3, [r3, #30]
 80172be:	f003 0301 	and.w	r3, r3, #1
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d059      	beq.n	801737a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80172c6:	6a3b      	ldr	r3, [r7, #32]
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d04f      	beq.n	801736c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80172cc:	68fb      	ldr	r3, [r7, #12]
 80172ce:	685b      	ldr	r3, [r3, #4]
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d006      	beq.n	80172e2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80172d4:	68fb      	ldr	r3, [r7, #12]
 80172d6:	685b      	ldr	r3, [r3, #4]
 80172d8:	685b      	ldr	r3, [r3, #4]
 80172da:	889b      	ldrh	r3, [r3, #4]
 80172dc:	b29b      	uxth	r3, r3
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d002      	beq.n	80172e8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80172e2:	2300      	movs	r3, #0
 80172e4:	623b      	str	r3, [r7, #32]
 80172e6:	e041      	b.n	801736c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80172e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ea:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 80172ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80172f2:	e012      	b.n	801731a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80172f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172f6:	685b      	ldr	r3, [r3, #4]
 80172f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80172fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80172fc:	88db      	ldrh	r3, [r3, #6]
 80172fe:	b29a      	uxth	r2, r3
 8017300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017302:	889b      	ldrh	r3, [r3, #4]
 8017304:	b29b      	uxth	r3, r3
 8017306:	429a      	cmp	r2, r3
 8017308:	d002      	beq.n	8017310 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801730a:	2300      	movs	r3, #0
 801730c:	623b      	str	r3, [r7, #32]
            break;
 801730e:	e007      	b.n	8017320 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8017310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017312:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8017314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017316:	681b      	ldr	r3, [r3, #0]
 8017318:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801731c:	2b00      	cmp	r3, #0
 801731e:	d1e9      	bne.n	80172f4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8017320:	6a3b      	ldr	r3, [r7, #32]
 8017322:	2b00      	cmp	r3, #0
 8017324:	d022      	beq.n	801736c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8017326:	68fb      	ldr	r3, [r7, #12]
 8017328:	685b      	ldr	r3, [r3, #4]
 801732a:	2b00      	cmp	r3, #0
 801732c:	d106      	bne.n	801733c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801732e:	4b15      	ldr	r3, [pc, #84]	@ (8017384 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017330:	f240 12df 	movw	r2, #479	@ 0x1df
 8017334:	4917      	ldr	r1, [pc, #92]	@ (8017394 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017336:	4815      	ldr	r0, [pc, #84]	@ (801738c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017338:	f001 fd0c 	bl	8018d54 <iprintf>
          LWIP_ASSERT("sanity check",
 801733c:	68fb      	ldr	r3, [r7, #12]
 801733e:	685b      	ldr	r3, [r3, #4]
 8017340:	685b      	ldr	r3, [r3, #4]
 8017342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017344:	429a      	cmp	r2, r3
 8017346:	d106      	bne.n	8017356 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8017348:	4b0e      	ldr	r3, [pc, #56]	@ (8017384 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801734a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801734e:	4911      	ldr	r1, [pc, #68]	@ (8017394 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017350:	480e      	ldr	r0, [pc, #56]	@ (801738c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017352:	f001 fcff 	bl	8018d54 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8017356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017358:	681b      	ldr	r3, [r3, #0]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d006      	beq.n	801736c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801735e:	4b09      	ldr	r3, [pc, #36]	@ (8017384 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017360:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8017364:	490c      	ldr	r1, [pc, #48]	@ (8017398 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8017366:	4809      	ldr	r0, [pc, #36]	@ (801738c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017368:	f001 fcf4 	bl	8018d54 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801736c:	6a3b      	ldr	r3, [r7, #32]
 801736e:	2b00      	cmp	r3, #0
 8017370:	bf14      	ite	ne
 8017372:	2301      	movne	r3, #1
 8017374:	2300      	moveq	r3, #0
 8017376:	b2db      	uxtb	r3, r3
 8017378:	e000      	b.n	801737c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801737a:	2300      	movs	r3, #0
}
 801737c:	4618      	mov	r0, r3
 801737e:	3730      	adds	r7, #48	@ 0x30
 8017380:	46bd      	mov	sp, r7
 8017382:	bd80      	pop	{r7, pc}
 8017384:	0801f350 	.word	0x0801f350
 8017388:	0801f434 	.word	0x0801f434
 801738c:	0801f398 	.word	0x0801f398
 8017390:	0801f454 	.word	0x0801f454
 8017394:	0801f48c 	.word	0x0801f48c
 8017398:	0801f49c 	.word	0x0801f49c

0801739c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b08e      	sub	sp, #56	@ 0x38
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	685b      	ldr	r3, [r3, #4]
 80173a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80173aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173ac:	781b      	ldrb	r3, [r3, #0]
 80173ae:	f003 030f 	and.w	r3, r3, #15
 80173b2:	b2db      	uxtb	r3, r3
 80173b4:	009b      	lsls	r3, r3, #2
 80173b6:	b2db      	uxtb	r3, r3
 80173b8:	2b14      	cmp	r3, #20
 80173ba:	f040 8171 	bne.w	80176a0 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80173be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173c0:	88db      	ldrh	r3, [r3, #6]
 80173c2:	b29b      	uxth	r3, r3
 80173c4:	4618      	mov	r0, r3
 80173c6:	f7f4 fddd 	bl	800bf84 <lwip_htons>
 80173ca:	4603      	mov	r3, r0
 80173cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80173d0:	b29b      	uxth	r3, r3
 80173d2:	00db      	lsls	r3, r3, #3
 80173d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80173d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173d8:	885b      	ldrh	r3, [r3, #2]
 80173da:	b29b      	uxth	r3, r3
 80173dc:	4618      	mov	r0, r3
 80173de:	f7f4 fdd1 	bl	800bf84 <lwip_htons>
 80173e2:	4603      	mov	r3, r0
 80173e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80173e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173e8:	781b      	ldrb	r3, [r3, #0]
 80173ea:	f003 030f 	and.w	r3, r3, #15
 80173ee:	b2db      	uxtb	r3, r3
 80173f0:	009b      	lsls	r3, r3, #2
 80173f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80173f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80173fa:	b29b      	uxth	r3, r3
 80173fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80173fe:	429a      	cmp	r2, r3
 8017400:	f0c0 8150 	bcc.w	80176a4 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8017404:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017408:	b29b      	uxth	r3, r3
 801740a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801740c:	1ad3      	subs	r3, r2, r3
 801740e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8017410:	6878      	ldr	r0, [r7, #4]
 8017412:	f7f6 fcfd 	bl	800de10 <pbuf_clen>
 8017416:	4603      	mov	r3, r0
 8017418:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801741a:	4b8c      	ldr	r3, [pc, #560]	@ (801764c <ip4_reass+0x2b0>)
 801741c:	881b      	ldrh	r3, [r3, #0]
 801741e:	461a      	mov	r2, r3
 8017420:	8c3b      	ldrh	r3, [r7, #32]
 8017422:	4413      	add	r3, r2
 8017424:	2b0a      	cmp	r3, #10
 8017426:	dd10      	ble.n	801744a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017428:	8c3b      	ldrh	r3, [r7, #32]
 801742a:	4619      	mov	r1, r3
 801742c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801742e:	f7ff fd81 	bl	8016f34 <ip_reass_remove_oldest_datagram>
 8017432:	4603      	mov	r3, r0
 8017434:	2b00      	cmp	r3, #0
 8017436:	f000 8137 	beq.w	80176a8 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801743a:	4b84      	ldr	r3, [pc, #528]	@ (801764c <ip4_reass+0x2b0>)
 801743c:	881b      	ldrh	r3, [r3, #0]
 801743e:	461a      	mov	r2, r3
 8017440:	8c3b      	ldrh	r3, [r7, #32]
 8017442:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017444:	2b0a      	cmp	r3, #10
 8017446:	f300 812f 	bgt.w	80176a8 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801744a:	4b81      	ldr	r3, [pc, #516]	@ (8017650 <ip4_reass+0x2b4>)
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	633b      	str	r3, [r7, #48]	@ 0x30
 8017450:	e015      	b.n	801747e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8017452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017454:	695a      	ldr	r2, [r3, #20]
 8017456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017458:	68db      	ldr	r3, [r3, #12]
 801745a:	429a      	cmp	r2, r3
 801745c:	d10c      	bne.n	8017478 <ip4_reass+0xdc>
 801745e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017460:	699a      	ldr	r2, [r3, #24]
 8017462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017464:	691b      	ldr	r3, [r3, #16]
 8017466:	429a      	cmp	r2, r3
 8017468:	d106      	bne.n	8017478 <ip4_reass+0xdc>
 801746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801746c:	899a      	ldrh	r2, [r3, #12]
 801746e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017470:	889b      	ldrh	r3, [r3, #4]
 8017472:	b29b      	uxth	r3, r3
 8017474:	429a      	cmp	r2, r3
 8017476:	d006      	beq.n	8017486 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	633b      	str	r3, [r7, #48]	@ 0x30
 801747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017480:	2b00      	cmp	r3, #0
 8017482:	d1e6      	bne.n	8017452 <ip4_reass+0xb6>
 8017484:	e000      	b.n	8017488 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8017486:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801748a:	2b00      	cmp	r3, #0
 801748c:	d109      	bne.n	80174a2 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801748e:	8c3b      	ldrh	r3, [r7, #32]
 8017490:	4619      	mov	r1, r3
 8017492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017494:	f7ff fdb0 	bl	8016ff8 <ip_reass_enqueue_new_datagram>
 8017498:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801749a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801749c:	2b00      	cmp	r3, #0
 801749e:	d11c      	bne.n	80174da <ip4_reass+0x13e>
      goto nullreturn;
 80174a0:	e105      	b.n	80176ae <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80174a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80174a4:	88db      	ldrh	r3, [r3, #6]
 80174a6:	b29b      	uxth	r3, r3
 80174a8:	4618      	mov	r0, r3
 80174aa:	f7f4 fd6b 	bl	800bf84 <lwip_htons>
 80174ae:	4603      	mov	r3, r0
 80174b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d110      	bne.n	80174da <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80174b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174ba:	89db      	ldrh	r3, [r3, #14]
 80174bc:	4618      	mov	r0, r3
 80174be:	f7f4 fd61 	bl	800bf84 <lwip_htons>
 80174c2:	4603      	mov	r3, r0
 80174c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d006      	beq.n	80174da <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80174cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174ce:	3308      	adds	r3, #8
 80174d0:	2214      	movs	r2, #20
 80174d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80174d4:	4618      	mov	r0, r3
 80174d6:	f001 fe1a 	bl	801910e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80174da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80174dc:	88db      	ldrh	r3, [r3, #6]
 80174de:	b29b      	uxth	r3, r3
 80174e0:	f003 0320 	and.w	r3, r3, #32
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	bf0c      	ite	eq
 80174e8:	2301      	moveq	r3, #1
 80174ea:	2300      	movne	r3, #0
 80174ec:	b2db      	uxtb	r3, r3
 80174ee:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80174f0:	69fb      	ldr	r3, [r7, #28]
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d00e      	beq.n	8017514 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80174f6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80174f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80174fa:	4413      	add	r3, r2
 80174fc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80174fe:	8b7a      	ldrh	r2, [r7, #26]
 8017500:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017502:	429a      	cmp	r2, r3
 8017504:	f0c0 80a0 	bcc.w	8017648 <ip4_reass+0x2ac>
 8017508:	8b7b      	ldrh	r3, [r7, #26]
 801750a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801750e:	4293      	cmp	r3, r2
 8017510:	f200 809a 	bhi.w	8017648 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8017514:	69fa      	ldr	r2, [r7, #28]
 8017516:	6879      	ldr	r1, [r7, #4]
 8017518:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801751a:	f7ff fdd5 	bl	80170c8 <ip_reass_chain_frag_into_datagram_and_validate>
 801751e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8017520:	697b      	ldr	r3, [r7, #20]
 8017522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017526:	f000 809b 	beq.w	8017660 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801752a:	4b48      	ldr	r3, [pc, #288]	@ (801764c <ip4_reass+0x2b0>)
 801752c:	881a      	ldrh	r2, [r3, #0]
 801752e:	8c3b      	ldrh	r3, [r7, #32]
 8017530:	4413      	add	r3, r2
 8017532:	b29a      	uxth	r2, r3
 8017534:	4b45      	ldr	r3, [pc, #276]	@ (801764c <ip4_reass+0x2b0>)
 8017536:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017538:	69fb      	ldr	r3, [r7, #28]
 801753a:	2b00      	cmp	r3, #0
 801753c:	d00d      	beq.n	801755a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801753e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8017540:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017542:	4413      	add	r3, r2
 8017544:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017548:	8a7a      	ldrh	r2, [r7, #18]
 801754a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801754c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801754e:	7f9b      	ldrb	r3, [r3, #30]
 8017550:	f043 0301 	orr.w	r3, r3, #1
 8017554:	b2da      	uxtb	r2, r3
 8017556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017558:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801755a:	697b      	ldr	r3, [r7, #20]
 801755c:	2b01      	cmp	r3, #1
 801755e:	d171      	bne.n	8017644 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8017560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017562:	8b9b      	ldrh	r3, [r3, #28]
 8017564:	3314      	adds	r3, #20
 8017566:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801756a:	685b      	ldr	r3, [r3, #4]
 801756c:	685b      	ldr	r3, [r3, #4]
 801756e:	681b      	ldr	r3, [r3, #0]
 8017570:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8017572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017574:	685b      	ldr	r3, [r3, #4]
 8017576:	685b      	ldr	r3, [r3, #4]
 8017578:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801757a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801757c:	3308      	adds	r3, #8
 801757e:	2214      	movs	r2, #20
 8017580:	4619      	mov	r1, r3
 8017582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017584:	f001 fdc3 	bl	801910e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017588:	8a3b      	ldrh	r3, [r7, #16]
 801758a:	4618      	mov	r0, r3
 801758c:	f7f4 fcfa 	bl	800bf84 <lwip_htons>
 8017590:	4603      	mov	r3, r0
 8017592:	461a      	mov	r2, r3
 8017594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017596:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8017598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801759a:	2200      	movs	r2, #0
 801759c:	719a      	strb	r2, [r3, #6]
 801759e:	2200      	movs	r2, #0
 80175a0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80175a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175a4:	2200      	movs	r2, #0
 80175a6:	729a      	strb	r2, [r3, #10]
 80175a8:	2200      	movs	r2, #0
 80175aa:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80175ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175ae:	685b      	ldr	r3, [r3, #4]
 80175b0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80175b2:	e00d      	b.n	80175d0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80175b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80175b6:	685b      	ldr	r3, [r3, #4]
 80175b8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80175ba:	2114      	movs	r1, #20
 80175bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80175be:	f7f6 fb13 	bl	800dbe8 <pbuf_remove_header>
      pbuf_cat(p, r);
 80175c2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80175c4:	6878      	ldr	r0, [r7, #4]
 80175c6:	f7f6 fc63 	bl	800de90 <pbuf_cat>
      r = iprh->next_pbuf;
 80175ca:	68fb      	ldr	r3, [r7, #12]
 80175cc:	681b      	ldr	r3, [r3, #0]
 80175ce:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 80175d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d1ee      	bne.n	80175b4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80175d6:	4b1e      	ldr	r3, [pc, #120]	@ (8017650 <ip4_reass+0x2b4>)
 80175d8:	681b      	ldr	r3, [r3, #0]
 80175da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80175dc:	429a      	cmp	r2, r3
 80175de:	d102      	bne.n	80175e6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80175e0:	2300      	movs	r3, #0
 80175e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80175e4:	e010      	b.n	8017608 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80175e6:	4b1a      	ldr	r3, [pc, #104]	@ (8017650 <ip4_reass+0x2b4>)
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80175ec:	e007      	b.n	80175fe <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80175ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175f0:	681b      	ldr	r3, [r3, #0]
 80175f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80175f4:	429a      	cmp	r2, r3
 80175f6:	d006      	beq.n	8017606 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80175f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175fa:	681b      	ldr	r3, [r3, #0]
 80175fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80175fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017600:	2b00      	cmp	r3, #0
 8017602:	d1f4      	bne.n	80175ee <ip4_reass+0x252>
 8017604:	e000      	b.n	8017608 <ip4_reass+0x26c>
          break;
 8017606:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8017608:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801760a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801760c:	f7ff fd2e 	bl	801706c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8017610:	6878      	ldr	r0, [r7, #4]
 8017612:	f7f6 fbfd 	bl	800de10 <pbuf_clen>
 8017616:	4603      	mov	r3, r0
 8017618:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801761a:	4b0c      	ldr	r3, [pc, #48]	@ (801764c <ip4_reass+0x2b0>)
 801761c:	881b      	ldrh	r3, [r3, #0]
 801761e:	8c3a      	ldrh	r2, [r7, #32]
 8017620:	429a      	cmp	r2, r3
 8017622:	d906      	bls.n	8017632 <ip4_reass+0x296>
 8017624:	4b0b      	ldr	r3, [pc, #44]	@ (8017654 <ip4_reass+0x2b8>)
 8017626:	f240 229b 	movw	r2, #667	@ 0x29b
 801762a:	490b      	ldr	r1, [pc, #44]	@ (8017658 <ip4_reass+0x2bc>)
 801762c:	480b      	ldr	r0, [pc, #44]	@ (801765c <ip4_reass+0x2c0>)
 801762e:	f001 fb91 	bl	8018d54 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8017632:	4b06      	ldr	r3, [pc, #24]	@ (801764c <ip4_reass+0x2b0>)
 8017634:	881a      	ldrh	r2, [r3, #0]
 8017636:	8c3b      	ldrh	r3, [r7, #32]
 8017638:	1ad3      	subs	r3, r2, r3
 801763a:	b29a      	uxth	r2, r3
 801763c:	4b03      	ldr	r3, [pc, #12]	@ (801764c <ip4_reass+0x2b0>)
 801763e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	e038      	b.n	80176b6 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017644:	2300      	movs	r3, #0
 8017646:	e036      	b.n	80176b6 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8017648:	bf00      	nop
 801764a:	e00a      	b.n	8017662 <ip4_reass+0x2c6>
 801764c:	20066f70 	.word	0x20066f70
 8017650:	20066f6c 	.word	0x20066f6c
 8017654:	0801f350 	.word	0x0801f350
 8017658:	0801f4c0 	.word	0x0801f4c0
 801765c:	0801f398 	.word	0x0801f398
    goto nullreturn_ipr;
 8017660:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8017662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017664:	2b00      	cmp	r3, #0
 8017666:	d106      	bne.n	8017676 <ip4_reass+0x2da>
 8017668:	4b15      	ldr	r3, [pc, #84]	@ (80176c0 <ip4_reass+0x324>)
 801766a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801766e:	4915      	ldr	r1, [pc, #84]	@ (80176c4 <ip4_reass+0x328>)
 8017670:	4815      	ldr	r0, [pc, #84]	@ (80176c8 <ip4_reass+0x32c>)
 8017672:	f001 fb6f 	bl	8018d54 <iprintf>
  if (ipr->p == NULL) {
 8017676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017678:	685b      	ldr	r3, [r3, #4]
 801767a:	2b00      	cmp	r3, #0
 801767c:	d116      	bne.n	80176ac <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801767e:	4b13      	ldr	r3, [pc, #76]	@ (80176cc <ip4_reass+0x330>)
 8017680:	681b      	ldr	r3, [r3, #0]
 8017682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017684:	429a      	cmp	r2, r3
 8017686:	d006      	beq.n	8017696 <ip4_reass+0x2fa>
 8017688:	4b0d      	ldr	r3, [pc, #52]	@ (80176c0 <ip4_reass+0x324>)
 801768a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801768e:	4910      	ldr	r1, [pc, #64]	@ (80176d0 <ip4_reass+0x334>)
 8017690:	480d      	ldr	r0, [pc, #52]	@ (80176c8 <ip4_reass+0x32c>)
 8017692:	f001 fb5f 	bl	8018d54 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8017696:	2100      	movs	r1, #0
 8017698:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801769a:	f7ff fce7 	bl	801706c <ip_reass_dequeue_datagram>
 801769e:	e006      	b.n	80176ae <ip4_reass+0x312>
    goto nullreturn;
 80176a0:	bf00      	nop
 80176a2:	e004      	b.n	80176ae <ip4_reass+0x312>
    goto nullreturn;
 80176a4:	bf00      	nop
 80176a6:	e002      	b.n	80176ae <ip4_reass+0x312>
      goto nullreturn;
 80176a8:	bf00      	nop
 80176aa:	e000      	b.n	80176ae <ip4_reass+0x312>
  }

nullreturn:
 80176ac:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80176ae:	6878      	ldr	r0, [r7, #4]
 80176b0:	f7f6 fb20 	bl	800dcf4 <pbuf_free>
  return NULL;
 80176b4:	2300      	movs	r3, #0
}
 80176b6:	4618      	mov	r0, r3
 80176b8:	3738      	adds	r7, #56	@ 0x38
 80176ba:	46bd      	mov	sp, r7
 80176bc:	bd80      	pop	{r7, pc}
 80176be:	bf00      	nop
 80176c0:	0801f350 	.word	0x0801f350
 80176c4:	0801f4dc 	.word	0x0801f4dc
 80176c8:	0801f398 	.word	0x0801f398
 80176cc:	20066f6c 	.word	0x20066f6c
 80176d0:	0801f4e8 	.word	0x0801f4e8

080176d4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80176d4:	b580      	push	{r7, lr}
 80176d6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80176d8:	2005      	movs	r0, #5
 80176da:	f7f5 fbf1 	bl	800cec0 <memp_malloc>
 80176de:	4603      	mov	r3, r0
}
 80176e0:	4618      	mov	r0, r3
 80176e2:	bd80      	pop	{r7, pc}

080176e4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80176e4:	b580      	push	{r7, lr}
 80176e6:	b082      	sub	sp, #8
 80176e8:	af00      	add	r7, sp, #0
 80176ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80176ec:	687b      	ldr	r3, [r7, #4]
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d106      	bne.n	8017700 <ip_frag_free_pbuf_custom_ref+0x1c>
 80176f2:	4b07      	ldr	r3, [pc, #28]	@ (8017710 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80176f4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80176f8:	4906      	ldr	r1, [pc, #24]	@ (8017714 <ip_frag_free_pbuf_custom_ref+0x30>)
 80176fa:	4807      	ldr	r0, [pc, #28]	@ (8017718 <ip_frag_free_pbuf_custom_ref+0x34>)
 80176fc:	f001 fb2a 	bl	8018d54 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8017700:	6879      	ldr	r1, [r7, #4]
 8017702:	2005      	movs	r0, #5
 8017704:	f7f5 fc52 	bl	800cfac <memp_free>
}
 8017708:	bf00      	nop
 801770a:	3708      	adds	r7, #8
 801770c:	46bd      	mov	sp, r7
 801770e:	bd80      	pop	{r7, pc}
 8017710:	0801f350 	.word	0x0801f350
 8017714:	0801f508 	.word	0x0801f508
 8017718:	0801f398 	.word	0x0801f398

0801771c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801771c:	b580      	push	{r7, lr}
 801771e:	b084      	sub	sp, #16
 8017720:	af00      	add	r7, sp, #0
 8017722:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	2b00      	cmp	r3, #0
 801772c:	d106      	bne.n	801773c <ipfrag_free_pbuf_custom+0x20>
 801772e:	4b11      	ldr	r3, [pc, #68]	@ (8017774 <ipfrag_free_pbuf_custom+0x58>)
 8017730:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8017734:	4910      	ldr	r1, [pc, #64]	@ (8017778 <ipfrag_free_pbuf_custom+0x5c>)
 8017736:	4811      	ldr	r0, [pc, #68]	@ (801777c <ipfrag_free_pbuf_custom+0x60>)
 8017738:	f001 fb0c 	bl	8018d54 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801773c:	68fa      	ldr	r2, [r7, #12]
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	429a      	cmp	r2, r3
 8017742:	d006      	beq.n	8017752 <ipfrag_free_pbuf_custom+0x36>
 8017744:	4b0b      	ldr	r3, [pc, #44]	@ (8017774 <ipfrag_free_pbuf_custom+0x58>)
 8017746:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801774a:	490d      	ldr	r1, [pc, #52]	@ (8017780 <ipfrag_free_pbuf_custom+0x64>)
 801774c:	480b      	ldr	r0, [pc, #44]	@ (801777c <ipfrag_free_pbuf_custom+0x60>)
 801774e:	f001 fb01 	bl	8018d54 <iprintf>
  if (pcr->original != NULL) {
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	695b      	ldr	r3, [r3, #20]
 8017756:	2b00      	cmp	r3, #0
 8017758:	d004      	beq.n	8017764 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	695b      	ldr	r3, [r3, #20]
 801775e:	4618      	mov	r0, r3
 8017760:	f7f6 fac8 	bl	800dcf4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017764:	68f8      	ldr	r0, [r7, #12]
 8017766:	f7ff ffbd 	bl	80176e4 <ip_frag_free_pbuf_custom_ref>
}
 801776a:	bf00      	nop
 801776c:	3710      	adds	r7, #16
 801776e:	46bd      	mov	sp, r7
 8017770:	bd80      	pop	{r7, pc}
 8017772:	bf00      	nop
 8017774:	0801f350 	.word	0x0801f350
 8017778:	0801f514 	.word	0x0801f514
 801777c:	0801f398 	.word	0x0801f398
 8017780:	0801f520 	.word	0x0801f520

08017784 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8017784:	b580      	push	{r7, lr}
 8017786:	b094      	sub	sp, #80	@ 0x50
 8017788:	af02      	add	r7, sp, #8
 801778a:	60f8      	str	r0, [r7, #12]
 801778c:	60b9      	str	r1, [r7, #8]
 801778e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8017790:	2300      	movs	r3, #0
 8017792:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8017796:	68bb      	ldr	r3, [r7, #8]
 8017798:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801779a:	3b14      	subs	r3, #20
 801779c:	2b00      	cmp	r3, #0
 801779e:	da00      	bge.n	80177a2 <ip4_frag+0x1e>
 80177a0:	3307      	adds	r3, #7
 80177a2:	10db      	asrs	r3, r3, #3
 80177a4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80177a6:	2314      	movs	r3, #20
 80177a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80177aa:	68fb      	ldr	r3, [r7, #12]
 80177ac:	685b      	ldr	r3, [r3, #4]
 80177ae:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 80177b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177b2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80177b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177b6:	781b      	ldrb	r3, [r3, #0]
 80177b8:	f003 030f 	and.w	r3, r3, #15
 80177bc:	b2db      	uxtb	r3, r3
 80177be:	009b      	lsls	r3, r3, #2
 80177c0:	b2db      	uxtb	r3, r3
 80177c2:	2b14      	cmp	r3, #20
 80177c4:	d002      	beq.n	80177cc <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80177c6:	f06f 0305 	mvn.w	r3, #5
 80177ca:	e110      	b.n	80179ee <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80177cc:	68fb      	ldr	r3, [r7, #12]
 80177ce:	895b      	ldrh	r3, [r3, #10]
 80177d0:	2b13      	cmp	r3, #19
 80177d2:	d809      	bhi.n	80177e8 <ip4_frag+0x64>
 80177d4:	4b88      	ldr	r3, [pc, #544]	@ (80179f8 <ip4_frag+0x274>)
 80177d6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 80177da:	4988      	ldr	r1, [pc, #544]	@ (80179fc <ip4_frag+0x278>)
 80177dc:	4888      	ldr	r0, [pc, #544]	@ (8017a00 <ip4_frag+0x27c>)
 80177de:	f001 fab9 	bl	8018d54 <iprintf>
 80177e2:	f06f 0305 	mvn.w	r3, #5
 80177e6:	e102      	b.n	80179ee <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80177e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177ea:	88db      	ldrh	r3, [r3, #6]
 80177ec:	b29b      	uxth	r3, r3
 80177ee:	4618      	mov	r0, r3
 80177f0:	f7f4 fbc8 	bl	800bf84 <lwip_htons>
 80177f4:	4603      	mov	r3, r0
 80177f6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 80177f8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80177fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80177fe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8017802:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8017808:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801780a:	68fb      	ldr	r3, [r7, #12]
 801780c:	891b      	ldrh	r3, [r3, #8]
 801780e:	3b14      	subs	r3, #20
 8017810:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8017814:	e0e1      	b.n	80179da <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8017816:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017818:	00db      	lsls	r3, r3, #3
 801781a:	b29b      	uxth	r3, r3
 801781c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017820:	4293      	cmp	r3, r2
 8017822:	bf28      	it	cs
 8017824:	4613      	movcs	r3, r2
 8017826:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8017828:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801782c:	2114      	movs	r1, #20
 801782e:	200e      	movs	r0, #14
 8017830:	f7f5 ff7c 	bl	800d72c <pbuf_alloc>
 8017834:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8017836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017838:	2b00      	cmp	r3, #0
 801783a:	f000 80d5 	beq.w	80179e8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801783e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017840:	895b      	ldrh	r3, [r3, #10]
 8017842:	2b13      	cmp	r3, #19
 8017844:	d806      	bhi.n	8017854 <ip4_frag+0xd0>
 8017846:	4b6c      	ldr	r3, [pc, #432]	@ (80179f8 <ip4_frag+0x274>)
 8017848:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801784c:	496d      	ldr	r1, [pc, #436]	@ (8017a04 <ip4_frag+0x280>)
 801784e:	486c      	ldr	r0, [pc, #432]	@ (8017a00 <ip4_frag+0x27c>)
 8017850:	f001 fa80 	bl	8018d54 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8017854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017856:	685b      	ldr	r3, [r3, #4]
 8017858:	2214      	movs	r2, #20
 801785a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801785c:	4618      	mov	r0, r3
 801785e:	f001 fc56 	bl	801910e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8017862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017864:	685b      	ldr	r3, [r3, #4]
 8017866:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8017868:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801786a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801786e:	e064      	b.n	801793a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017870:	68fb      	ldr	r3, [r7, #12]
 8017872:	895a      	ldrh	r2, [r3, #10]
 8017874:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017876:	1ad3      	subs	r3, r2, r3
 8017878:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801787a:	68fb      	ldr	r3, [r7, #12]
 801787c:	895b      	ldrh	r3, [r3, #10]
 801787e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8017880:	429a      	cmp	r2, r3
 8017882:	d906      	bls.n	8017892 <ip4_frag+0x10e>
 8017884:	4b5c      	ldr	r3, [pc, #368]	@ (80179f8 <ip4_frag+0x274>)
 8017886:	f240 322d 	movw	r2, #813	@ 0x32d
 801788a:	495f      	ldr	r1, [pc, #380]	@ (8017a08 <ip4_frag+0x284>)
 801788c:	485c      	ldr	r0, [pc, #368]	@ (8017a00 <ip4_frag+0x27c>)
 801788e:	f001 fa61 	bl	8018d54 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017892:	8bfa      	ldrh	r2, [r7, #30]
 8017894:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8017898:	4293      	cmp	r3, r2
 801789a:	bf28      	it	cs
 801789c:	4613      	movcs	r3, r2
 801789e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80178a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d105      	bne.n	80178b6 <ip4_frag+0x132>
        poff = 0;
 80178aa:	2300      	movs	r3, #0
 80178ac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80178ae:	68fb      	ldr	r3, [r7, #12]
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	60fb      	str	r3, [r7, #12]
        continue;
 80178b4:	e041      	b.n	801793a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80178b6:	f7ff ff0d 	bl	80176d4 <ip_frag_alloc_pbuf_custom_ref>
 80178ba:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80178bc:	69bb      	ldr	r3, [r7, #24]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d103      	bne.n	80178ca <ip4_frag+0x146>
        pbuf_free(rambuf);
 80178c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80178c4:	f7f6 fa16 	bl	800dcf4 <pbuf_free>
        goto memerr;
 80178c8:	e08f      	b.n	80179ea <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80178ca:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80178cc:	68fb      	ldr	r3, [r7, #12]
 80178ce:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80178d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80178d2:	4413      	add	r3, r2
 80178d4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 80178d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80178dc:	9201      	str	r2, [sp, #4]
 80178de:	9300      	str	r3, [sp, #0]
 80178e0:	4603      	mov	r3, r0
 80178e2:	2241      	movs	r2, #65	@ 0x41
 80178e4:	2000      	movs	r0, #0
 80178e6:	f7f6 f84b 	bl	800d980 <pbuf_alloced_custom>
 80178ea:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80178ec:	697b      	ldr	r3, [r7, #20]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d106      	bne.n	8017900 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80178f2:	69b8      	ldr	r0, [r7, #24]
 80178f4:	f7ff fef6 	bl	80176e4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80178f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80178fa:	f7f6 f9fb 	bl	800dcf4 <pbuf_free>
        goto memerr;
 80178fe:	e074      	b.n	80179ea <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8017900:	68f8      	ldr	r0, [r7, #12]
 8017902:	f7f6 fa9d 	bl	800de40 <pbuf_ref>
      pcr->original = p;
 8017906:	69bb      	ldr	r3, [r7, #24]
 8017908:	68fa      	ldr	r2, [r7, #12]
 801790a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801790c:	69bb      	ldr	r3, [r7, #24]
 801790e:	4a3f      	ldr	r2, [pc, #252]	@ (8017a0c <ip4_frag+0x288>)
 8017910:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8017912:	6979      	ldr	r1, [r7, #20]
 8017914:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017916:	f7f6 fabb 	bl	800de90 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801791a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801791e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017922:	1ad3      	subs	r3, r2, r3
 8017924:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8017928:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801792c:	2b00      	cmp	r3, #0
 801792e:	d004      	beq.n	801793a <ip4_frag+0x1b6>
        poff = 0;
 8017930:	2300      	movs	r3, #0
 8017932:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	681b      	ldr	r3, [r3, #0]
 8017938:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801793a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801793e:	2b00      	cmp	r3, #0
 8017940:	d196      	bne.n	8017870 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8017942:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8017944:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017948:	4413      	add	r3, r2
 801794a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801794c:	68bb      	ldr	r3, [r7, #8]
 801794e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8017950:	f1a3 0213 	sub.w	r2, r3, #19
 8017954:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017958:	429a      	cmp	r2, r3
 801795a:	bfcc      	ite	gt
 801795c:	2301      	movgt	r3, #1
 801795e:	2300      	movle	r3, #0
 8017960:	b2db      	uxtb	r3, r3
 8017962:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8017964:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017968:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801796c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801796e:	6a3b      	ldr	r3, [r7, #32]
 8017970:	2b00      	cmp	r3, #0
 8017972:	d002      	beq.n	801797a <ip4_frag+0x1f6>
 8017974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017976:	2b00      	cmp	r3, #0
 8017978:	d003      	beq.n	8017982 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801797a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801797c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8017980:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017982:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017984:	4618      	mov	r0, r3
 8017986:	f7f4 fafd 	bl	800bf84 <lwip_htons>
 801798a:	4603      	mov	r3, r0
 801798c:	461a      	mov	r2, r3
 801798e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017990:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017992:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017994:	3314      	adds	r3, #20
 8017996:	b29b      	uxth	r3, r3
 8017998:	4618      	mov	r0, r3
 801799a:	f7f4 faf3 	bl	800bf84 <lwip_htons>
 801799e:	4603      	mov	r3, r0
 80179a0:	461a      	mov	r2, r3
 80179a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179a4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80179a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179a8:	2200      	movs	r2, #0
 80179aa:	729a      	strb	r2, [r3, #10]
 80179ac:	2200      	movs	r2, #0
 80179ae:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80179b0:	68bb      	ldr	r3, [r7, #8]
 80179b2:	695b      	ldr	r3, [r3, #20]
 80179b4:	687a      	ldr	r2, [r7, #4]
 80179b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80179b8:	68b8      	ldr	r0, [r7, #8]
 80179ba:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80179bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80179be:	f7f6 f999 	bl	800dcf4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80179c2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80179c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80179c8:	1ad3      	subs	r3, r2, r3
 80179ca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 80179ce:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80179d2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80179d4:	4413      	add	r3, r2
 80179d6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 80179da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80179de:	2b00      	cmp	r3, #0
 80179e0:	f47f af19 	bne.w	8017816 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80179e4:	2300      	movs	r3, #0
 80179e6:	e002      	b.n	80179ee <ip4_frag+0x26a>
      goto memerr;
 80179e8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80179ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80179ee:	4618      	mov	r0, r3
 80179f0:	3748      	adds	r7, #72	@ 0x48
 80179f2:	46bd      	mov	sp, r7
 80179f4:	bd80      	pop	{r7, pc}
 80179f6:	bf00      	nop
 80179f8:	0801f350 	.word	0x0801f350
 80179fc:	0801f52c 	.word	0x0801f52c
 8017a00:	0801f398 	.word	0x0801f398
 8017a04:	0801f548 	.word	0x0801f548
 8017a08:	0801f568 	.word	0x0801f568
 8017a0c:	0801771d 	.word	0x0801771d

08017a10 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8017a10:	b580      	push	{r7, lr}
 8017a12:	b086      	sub	sp, #24
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	6078      	str	r0, [r7, #4]
 8017a18:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8017a1a:	230e      	movs	r3, #14
 8017a1c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	895b      	ldrh	r3, [r3, #10]
 8017a22:	2b0e      	cmp	r3, #14
 8017a24:	d96e      	bls.n	8017b04 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	7bdb      	ldrb	r3, [r3, #15]
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d106      	bne.n	8017a3c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8017a2e:	683b      	ldr	r3, [r7, #0]
 8017a30:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017a34:	3301      	adds	r3, #1
 8017a36:	b2da      	uxtb	r2, r3
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	685b      	ldr	r3, [r3, #4]
 8017a40:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8017a42:	693b      	ldr	r3, [r7, #16]
 8017a44:	7b1a      	ldrb	r2, [r3, #12]
 8017a46:	7b5b      	ldrb	r3, [r3, #13]
 8017a48:	021b      	lsls	r3, r3, #8
 8017a4a:	4313      	orrs	r3, r2
 8017a4c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8017a4e:	693b      	ldr	r3, [r7, #16]
 8017a50:	781b      	ldrb	r3, [r3, #0]
 8017a52:	f003 0301 	and.w	r3, r3, #1
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	d023      	beq.n	8017aa2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8017a5a:	693b      	ldr	r3, [r7, #16]
 8017a5c:	781b      	ldrb	r3, [r3, #0]
 8017a5e:	2b01      	cmp	r3, #1
 8017a60:	d10f      	bne.n	8017a82 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017a62:	693b      	ldr	r3, [r7, #16]
 8017a64:	785b      	ldrb	r3, [r3, #1]
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d11b      	bne.n	8017aa2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8017a6a:	693b      	ldr	r3, [r7, #16]
 8017a6c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017a6e:	2b5e      	cmp	r3, #94	@ 0x5e
 8017a70:	d117      	bne.n	8017aa2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	7b5b      	ldrb	r3, [r3, #13]
 8017a76:	f043 0310 	orr.w	r3, r3, #16
 8017a7a:	b2da      	uxtb	r2, r3
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	735a      	strb	r2, [r3, #13]
 8017a80:	e00f      	b.n	8017aa2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8017a82:	693b      	ldr	r3, [r7, #16]
 8017a84:	2206      	movs	r2, #6
 8017a86:	4928      	ldr	r1, [pc, #160]	@ (8017b28 <ethernet_input+0x118>)
 8017a88:	4618      	mov	r0, r3
 8017a8a:	f001 fa10 	bl	8018eae <memcmp>
 8017a8e:	4603      	mov	r3, r0
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d106      	bne.n	8017aa2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	7b5b      	ldrb	r3, [r3, #13]
 8017a98:	f043 0308 	orr.w	r3, r3, #8
 8017a9c:	b2da      	uxtb	r2, r3
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8017aa2:	89fb      	ldrh	r3, [r7, #14]
 8017aa4:	2b08      	cmp	r3, #8
 8017aa6:	d003      	beq.n	8017ab0 <ethernet_input+0xa0>
 8017aa8:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8017aac:	d014      	beq.n	8017ad8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8017aae:	e032      	b.n	8017b16 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017ab0:	683b      	ldr	r3, [r7, #0]
 8017ab2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017ab6:	f003 0308 	and.w	r3, r3, #8
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d024      	beq.n	8017b08 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017abe:	8afb      	ldrh	r3, [r7, #22]
 8017ac0:	4619      	mov	r1, r3
 8017ac2:	6878      	ldr	r0, [r7, #4]
 8017ac4:	f7f6 f890 	bl	800dbe8 <pbuf_remove_header>
 8017ac8:	4603      	mov	r3, r0
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d11e      	bne.n	8017b0c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8017ace:	6839      	ldr	r1, [r7, #0]
 8017ad0:	6878      	ldr	r0, [r7, #4]
 8017ad2:	f7fe fd67 	bl	80165a4 <ip4_input>
      break;
 8017ad6:	e013      	b.n	8017b00 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017ad8:	683b      	ldr	r3, [r7, #0]
 8017ada:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017ade:	f003 0308 	and.w	r3, r3, #8
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d014      	beq.n	8017b10 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017ae6:	8afb      	ldrh	r3, [r7, #22]
 8017ae8:	4619      	mov	r1, r3
 8017aea:	6878      	ldr	r0, [r7, #4]
 8017aec:	f7f6 f87c 	bl	800dbe8 <pbuf_remove_header>
 8017af0:	4603      	mov	r3, r0
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	d10e      	bne.n	8017b14 <ethernet_input+0x104>
        etharp_input(p, netif);
 8017af6:	6839      	ldr	r1, [r7, #0]
 8017af8:	6878      	ldr	r0, [r7, #4]
 8017afa:	f7fd ff07 	bl	801590c <etharp_input>
      break;
 8017afe:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8017b00:	2300      	movs	r3, #0
 8017b02:	e00c      	b.n	8017b1e <ethernet_input+0x10e>
    goto free_and_return;
 8017b04:	bf00      	nop
 8017b06:	e006      	b.n	8017b16 <ethernet_input+0x106>
        goto free_and_return;
 8017b08:	bf00      	nop
 8017b0a:	e004      	b.n	8017b16 <ethernet_input+0x106>
        goto free_and_return;
 8017b0c:	bf00      	nop
 8017b0e:	e002      	b.n	8017b16 <ethernet_input+0x106>
        goto free_and_return;
 8017b10:	bf00      	nop
 8017b12:	e000      	b.n	8017b16 <ethernet_input+0x106>
        goto free_and_return;
 8017b14:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8017b16:	6878      	ldr	r0, [r7, #4]
 8017b18:	f7f6 f8ec 	bl	800dcf4 <pbuf_free>
  return ERR_OK;
 8017b1c:	2300      	movs	r3, #0
}
 8017b1e:	4618      	mov	r0, r3
 8017b20:	3718      	adds	r7, #24
 8017b22:	46bd      	mov	sp, r7
 8017b24:	bd80      	pop	{r7, pc}
 8017b26:	bf00      	nop
 8017b28:	0801f764 	.word	0x0801f764

08017b2c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8017b2c:	b580      	push	{r7, lr}
 8017b2e:	b086      	sub	sp, #24
 8017b30:	af00      	add	r7, sp, #0
 8017b32:	60f8      	str	r0, [r7, #12]
 8017b34:	60b9      	str	r1, [r7, #8]
 8017b36:	607a      	str	r2, [r7, #4]
 8017b38:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8017b3a:	8c3b      	ldrh	r3, [r7, #32]
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	f7f4 fa21 	bl	800bf84 <lwip_htons>
 8017b42:	4603      	mov	r3, r0
 8017b44:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8017b46:	210e      	movs	r1, #14
 8017b48:	68b8      	ldr	r0, [r7, #8]
 8017b4a:	f7f6 f83d 	bl	800dbc8 <pbuf_add_header>
 8017b4e:	4603      	mov	r3, r0
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d125      	bne.n	8017ba0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8017b54:	68bb      	ldr	r3, [r7, #8]
 8017b56:	685b      	ldr	r3, [r3, #4]
 8017b58:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8017b5a:	693b      	ldr	r3, [r7, #16]
 8017b5c:	8afa      	ldrh	r2, [r7, #22]
 8017b5e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8017b60:	693b      	ldr	r3, [r7, #16]
 8017b62:	2206      	movs	r2, #6
 8017b64:	6839      	ldr	r1, [r7, #0]
 8017b66:	4618      	mov	r0, r3
 8017b68:	f001 fad1 	bl	801910e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8017b6c:	693b      	ldr	r3, [r7, #16]
 8017b6e:	3306      	adds	r3, #6
 8017b70:	2206      	movs	r2, #6
 8017b72:	6879      	ldr	r1, [r7, #4]
 8017b74:	4618      	mov	r0, r3
 8017b76:	f001 faca 	bl	801910e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017b80:	2b06      	cmp	r3, #6
 8017b82:	d006      	beq.n	8017b92 <ethernet_output+0x66>
 8017b84:	4b0a      	ldr	r3, [pc, #40]	@ (8017bb0 <ethernet_output+0x84>)
 8017b86:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8017b8a:	490a      	ldr	r1, [pc, #40]	@ (8017bb4 <ethernet_output+0x88>)
 8017b8c:	480a      	ldr	r0, [pc, #40]	@ (8017bb8 <ethernet_output+0x8c>)
 8017b8e:	f001 f8e1 	bl	8018d54 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8017b92:	68fb      	ldr	r3, [r7, #12]
 8017b94:	699b      	ldr	r3, [r3, #24]
 8017b96:	68b9      	ldr	r1, [r7, #8]
 8017b98:	68f8      	ldr	r0, [r7, #12]
 8017b9a:	4798      	blx	r3
 8017b9c:	4603      	mov	r3, r0
 8017b9e:	e002      	b.n	8017ba6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8017ba0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8017ba2:	f06f 0301 	mvn.w	r3, #1
}
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	3718      	adds	r7, #24
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bd80      	pop	{r7, pc}
 8017bae:	bf00      	nop
 8017bb0:	0801f578 	.word	0x0801f578
 8017bb4:	0801f5b0 	.word	0x0801f5b0
 8017bb8:	0801f5e4 	.word	0x0801f5e4

08017bbc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b086      	sub	sp, #24
 8017bc0:	af00      	add	r7, sp, #0
 8017bc2:	6078      	str	r0, [r7, #4]
 8017bc4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8017bc6:	683b      	ldr	r3, [r7, #0]
 8017bc8:	60bb      	str	r3, [r7, #8]
 8017bca:	2304      	movs	r3, #4
 8017bcc:	60fb      	str	r3, [r7, #12]
 8017bce:	2300      	movs	r3, #0
 8017bd0:	613b      	str	r3, [r7, #16]
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8017bd6:	f107 0308 	add.w	r3, r7, #8
 8017bda:	2100      	movs	r1, #0
 8017bdc:	4618      	mov	r0, r3
 8017bde:	f7f0 fff1 	bl	8008bc4 <osMessageCreate>
 8017be2:	4602      	mov	r2, r0
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8017be8:	687b      	ldr	r3, [r7, #4]
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d102      	bne.n	8017bf6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8017bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8017bf4:	e000      	b.n	8017bf8 <sys_mbox_new+0x3c>

  return ERR_OK;
 8017bf6:	2300      	movs	r3, #0
}
 8017bf8:	4618      	mov	r0, r3
 8017bfa:	3718      	adds	r7, #24
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	bd80      	pop	{r7, pc}

08017c00 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8017c00:	b580      	push	{r7, lr}
 8017c02:	b084      	sub	sp, #16
 8017c04:	af00      	add	r7, sp, #0
 8017c06:	6078      	str	r0, [r7, #4]
 8017c08:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8017c0a:	687b      	ldr	r3, [r7, #4]
 8017c0c:	681b      	ldr	r3, [r3, #0]
 8017c0e:	6839      	ldr	r1, [r7, #0]
 8017c10:	2200      	movs	r2, #0
 8017c12:	4618      	mov	r0, r3
 8017c14:	f7f0 fffe 	bl	8008c14 <osMessagePut>
 8017c18:	4603      	mov	r3, r0
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d102      	bne.n	8017c24 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8017c1e:	2300      	movs	r3, #0
 8017c20:	73fb      	strb	r3, [r7, #15]
 8017c22:	e001      	b.n	8017c28 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8017c24:	23ff      	movs	r3, #255	@ 0xff
 8017c26:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8017c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017c2c:	4618      	mov	r0, r3
 8017c2e:	3710      	adds	r7, #16
 8017c30:	46bd      	mov	sp, r7
 8017c32:	bd80      	pop	{r7, pc}

08017c34 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8017c34:	b580      	push	{r7, lr}
 8017c36:	b08c      	sub	sp, #48	@ 0x30
 8017c38:	af00      	add	r7, sp, #0
 8017c3a:	61f8      	str	r0, [r7, #28]
 8017c3c:	61b9      	str	r1, [r7, #24]
 8017c3e:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8017c40:	f7f0 fdf1 	bl	8008826 <osKernelSysTick>
 8017c44:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8017c46:	697b      	ldr	r3, [r7, #20]
 8017c48:	2b00      	cmp	r3, #0
 8017c4a:	d017      	beq.n	8017c7c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8017c4c:	69fb      	ldr	r3, [r7, #28]
 8017c4e:	6819      	ldr	r1, [r3, #0]
 8017c50:	f107 0320 	add.w	r3, r7, #32
 8017c54:	697a      	ldr	r2, [r7, #20]
 8017c56:	4618      	mov	r0, r3
 8017c58:	f7f1 f81c 	bl	8008c94 <osMessageGet>

    if(event.status == osEventMessage)
 8017c5c:	6a3b      	ldr	r3, [r7, #32]
 8017c5e:	2b10      	cmp	r3, #16
 8017c60:	d109      	bne.n	8017c76 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8017c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c64:	461a      	mov	r2, r3
 8017c66:	69bb      	ldr	r3, [r7, #24]
 8017c68:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8017c6a:	f7f0 fddc 	bl	8008826 <osKernelSysTick>
 8017c6e:	4602      	mov	r2, r0
 8017c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c72:	1ad3      	subs	r3, r2, r3
 8017c74:	e019      	b.n	8017caa <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8017c76:	f04f 33ff 	mov.w	r3, #4294967295
 8017c7a:	e016      	b.n	8017caa <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8017c7c:	69fb      	ldr	r3, [r7, #28]
 8017c7e:	6819      	ldr	r1, [r3, #0]
 8017c80:	463b      	mov	r3, r7
 8017c82:	f04f 32ff 	mov.w	r2, #4294967295
 8017c86:	4618      	mov	r0, r3
 8017c88:	f7f1 f804 	bl	8008c94 <osMessageGet>
 8017c8c:	f107 0320 	add.w	r3, r7, #32
 8017c90:	463a      	mov	r2, r7
 8017c92:	ca07      	ldmia	r2, {r0, r1, r2}
 8017c94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8017c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c9a:	461a      	mov	r2, r3
 8017c9c:	69bb      	ldr	r3, [r7, #24]
 8017c9e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8017ca0:	f7f0 fdc1 	bl	8008826 <osKernelSysTick>
 8017ca4:	4602      	mov	r2, r0
 8017ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ca8:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8017caa:	4618      	mov	r0, r3
 8017cac:	3730      	adds	r7, #48	@ 0x30
 8017cae:	46bd      	mov	sp, r7
 8017cb0:	bd80      	pop	{r7, pc}

08017cb2 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8017cb2:	b480      	push	{r7}
 8017cb4:	b083      	sub	sp, #12
 8017cb6:	af00      	add	r7, sp, #0
 8017cb8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d101      	bne.n	8017cc6 <sys_mbox_valid+0x14>
    return 0;
 8017cc2:	2300      	movs	r3, #0
 8017cc4:	e000      	b.n	8017cc8 <sys_mbox_valid+0x16>
  else
    return 1;
 8017cc6:	2301      	movs	r3, #1
}
 8017cc8:	4618      	mov	r0, r3
 8017cca:	370c      	adds	r7, #12
 8017ccc:	46bd      	mov	sp, r7
 8017cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cd2:	4770      	bx	lr

08017cd4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8017cd4:	b580      	push	{r7, lr}
 8017cd6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8017cd8:	4803      	ldr	r0, [pc, #12]	@ (8017ce8 <sys_init+0x14>)
 8017cda:	f7f0 fe20 	bl	800891e <osMutexCreate>
 8017cde:	4603      	mov	r3, r0
 8017ce0:	4a02      	ldr	r2, [pc, #8]	@ (8017cec <sys_init+0x18>)
 8017ce2:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8017ce4:	bf00      	nop
 8017ce6:	bd80      	pop	{r7, pc}
 8017ce8:	0801f774 	.word	0x0801f774
 8017cec:	20066f74 	.word	0x20066f74

08017cf0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b084      	sub	sp, #16
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	60bb      	str	r3, [r7, #8]
 8017cfc:	2300      	movs	r3, #0
 8017cfe:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8017d00:	f107 0308 	add.w	r3, r7, #8
 8017d04:	4618      	mov	r0, r3
 8017d06:	f7f0 fe0a 	bl	800891e <osMutexCreate>
 8017d0a:	4602      	mov	r2, r0
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	681b      	ldr	r3, [r3, #0]
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	d102      	bne.n	8017d1e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8017d18:	f04f 33ff 	mov.w	r3, #4294967295
 8017d1c:	e000      	b.n	8017d20 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8017d1e:	2300      	movs	r3, #0
}
 8017d20:	4618      	mov	r0, r3
 8017d22:	3710      	adds	r7, #16
 8017d24:	46bd      	mov	sp, r7
 8017d26:	bd80      	pop	{r7, pc}

08017d28 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	b082      	sub	sp, #8
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	681b      	ldr	r3, [r3, #0]
 8017d34:	f04f 31ff 	mov.w	r1, #4294967295
 8017d38:	4618      	mov	r0, r3
 8017d3a:	f7f0 fe09 	bl	8008950 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8017d3e:	bf00      	nop
 8017d40:	3708      	adds	r7, #8
 8017d42:	46bd      	mov	sp, r7
 8017d44:	bd80      	pop	{r7, pc}

08017d46 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8017d46:	b580      	push	{r7, lr}
 8017d48:	b082      	sub	sp, #8
 8017d4a:	af00      	add	r7, sp, #0
 8017d4c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	4618      	mov	r0, r3
 8017d54:	f7f0 fe4a 	bl	80089ec <osMutexRelease>
}
 8017d58:	bf00      	nop
 8017d5a:	3708      	adds	r7, #8
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}

08017d60 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8017d60:	b580      	push	{r7, lr}
 8017d62:	b08c      	sub	sp, #48	@ 0x30
 8017d64:	af00      	add	r7, sp, #0
 8017d66:	60f8      	str	r0, [r7, #12]
 8017d68:	60b9      	str	r1, [r7, #8]
 8017d6a:	607a      	str	r2, [r7, #4]
 8017d6c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8017d6e:	f107 0314 	add.w	r3, r7, #20
 8017d72:	2200      	movs	r2, #0
 8017d74:	601a      	str	r2, [r3, #0]
 8017d76:	605a      	str	r2, [r3, #4]
 8017d78:	609a      	str	r2, [r3, #8]
 8017d7a:	60da      	str	r2, [r3, #12]
 8017d7c:	611a      	str	r2, [r3, #16]
 8017d7e:	615a      	str	r2, [r3, #20]
 8017d80:	619a      	str	r2, [r3, #24]
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	617b      	str	r3, [r7, #20]
 8017d86:	68bb      	ldr	r3, [r7, #8]
 8017d88:	61bb      	str	r3, [r7, #24]
 8017d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d8c:	b21b      	sxth	r3, r3
 8017d8e:	83bb      	strh	r3, [r7, #28]
 8017d90:	683b      	ldr	r3, [r7, #0]
 8017d92:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 8017d94:	f107 0314 	add.w	r3, r7, #20
 8017d98:	6879      	ldr	r1, [r7, #4]
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	f7f0 fd53 	bl	8008846 <osThreadCreate>
 8017da0:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8017da2:	4618      	mov	r0, r3
 8017da4:	3730      	adds	r7, #48	@ 0x30
 8017da6:	46bd      	mov	sp, r7
 8017da8:	bd80      	pop	{r7, pc}
	...

08017dac <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8017dac:	b580      	push	{r7, lr}
 8017dae:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8017db0:	4b04      	ldr	r3, [pc, #16]	@ (8017dc4 <sys_arch_protect+0x18>)
 8017db2:	681b      	ldr	r3, [r3, #0]
 8017db4:	f04f 31ff 	mov.w	r1, #4294967295
 8017db8:	4618      	mov	r0, r3
 8017dba:	f7f0 fdc9 	bl	8008950 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8017dbe:	2301      	movs	r3, #1
}
 8017dc0:	4618      	mov	r0, r3
 8017dc2:	bd80      	pop	{r7, pc}
 8017dc4:	20066f74 	.word	0x20066f74

08017dc8 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8017dc8:	b580      	push	{r7, lr}
 8017dca:	b082      	sub	sp, #8
 8017dcc:	af00      	add	r7, sp, #0
 8017dce:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8017dd0:	4b04      	ldr	r3, [pc, #16]	@ (8017de4 <sys_arch_unprotect+0x1c>)
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	4618      	mov	r0, r3
 8017dd6:	f7f0 fe09 	bl	80089ec <osMutexRelease>
}
 8017dda:	bf00      	nop
 8017ddc:	3708      	adds	r7, #8
 8017dde:	46bd      	mov	sp, r7
 8017de0:	bd80      	pop	{r7, pc}
 8017de2:	bf00      	nop
 8017de4:	20066f74 	.word	0x20066f74

08017de8 <rand>:
 8017de8:	4b16      	ldr	r3, [pc, #88]	@ (8017e44 <rand+0x5c>)
 8017dea:	b510      	push	{r4, lr}
 8017dec:	681c      	ldr	r4, [r3, #0]
 8017dee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017df0:	b9b3      	cbnz	r3, 8017e20 <rand+0x38>
 8017df2:	2018      	movs	r0, #24
 8017df4:	f001 fff0 	bl	8019dd8 <malloc>
 8017df8:	4602      	mov	r2, r0
 8017dfa:	6320      	str	r0, [r4, #48]	@ 0x30
 8017dfc:	b920      	cbnz	r0, 8017e08 <rand+0x20>
 8017dfe:	4b12      	ldr	r3, [pc, #72]	@ (8017e48 <rand+0x60>)
 8017e00:	4812      	ldr	r0, [pc, #72]	@ (8017e4c <rand+0x64>)
 8017e02:	2152      	movs	r1, #82	@ 0x52
 8017e04:	f001 f998 	bl	8019138 <__assert_func>
 8017e08:	4911      	ldr	r1, [pc, #68]	@ (8017e50 <rand+0x68>)
 8017e0a:	4b12      	ldr	r3, [pc, #72]	@ (8017e54 <rand+0x6c>)
 8017e0c:	e9c0 1300 	strd	r1, r3, [r0]
 8017e10:	4b11      	ldr	r3, [pc, #68]	@ (8017e58 <rand+0x70>)
 8017e12:	6083      	str	r3, [r0, #8]
 8017e14:	230b      	movs	r3, #11
 8017e16:	8183      	strh	r3, [r0, #12]
 8017e18:	2100      	movs	r1, #0
 8017e1a:	2001      	movs	r0, #1
 8017e1c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8017e20:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8017e22:	480e      	ldr	r0, [pc, #56]	@ (8017e5c <rand+0x74>)
 8017e24:	690b      	ldr	r3, [r1, #16]
 8017e26:	694c      	ldr	r4, [r1, #20]
 8017e28:	4a0d      	ldr	r2, [pc, #52]	@ (8017e60 <rand+0x78>)
 8017e2a:	4358      	muls	r0, r3
 8017e2c:	fb02 0004 	mla	r0, r2, r4, r0
 8017e30:	fba3 3202 	umull	r3, r2, r3, r2
 8017e34:	3301      	adds	r3, #1
 8017e36:	eb40 0002 	adc.w	r0, r0, r2
 8017e3a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8017e3e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8017e42:	bd10      	pop	{r4, pc}
 8017e44:	2000003c 	.word	0x2000003c
 8017e48:	0801f77c 	.word	0x0801f77c
 8017e4c:	0801f793 	.word	0x0801f793
 8017e50:	abcd330e 	.word	0xabcd330e
 8017e54:	e66d1234 	.word	0xe66d1234
 8017e58:	0005deec 	.word	0x0005deec
 8017e5c:	5851f42d 	.word	0x5851f42d
 8017e60:	4c957f2d 	.word	0x4c957f2d

08017e64 <_strtol_l.isra.0>:
 8017e64:	2b24      	cmp	r3, #36	@ 0x24
 8017e66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017e6a:	4686      	mov	lr, r0
 8017e6c:	4690      	mov	r8, r2
 8017e6e:	d801      	bhi.n	8017e74 <_strtol_l.isra.0+0x10>
 8017e70:	2b01      	cmp	r3, #1
 8017e72:	d106      	bne.n	8017e82 <_strtol_l.isra.0+0x1e>
 8017e74:	f001 f91e 	bl	80190b4 <__errno>
 8017e78:	2316      	movs	r3, #22
 8017e7a:	6003      	str	r3, [r0, #0]
 8017e7c:	2000      	movs	r0, #0
 8017e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e82:	4834      	ldr	r0, [pc, #208]	@ (8017f54 <_strtol_l.isra.0+0xf0>)
 8017e84:	460d      	mov	r5, r1
 8017e86:	462a      	mov	r2, r5
 8017e88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017e8c:	5d06      	ldrb	r6, [r0, r4]
 8017e8e:	f016 0608 	ands.w	r6, r6, #8
 8017e92:	d1f8      	bne.n	8017e86 <_strtol_l.isra.0+0x22>
 8017e94:	2c2d      	cmp	r4, #45	@ 0x2d
 8017e96:	d110      	bne.n	8017eba <_strtol_l.isra.0+0x56>
 8017e98:	782c      	ldrb	r4, [r5, #0]
 8017e9a:	2601      	movs	r6, #1
 8017e9c:	1c95      	adds	r5, r2, #2
 8017e9e:	f033 0210 	bics.w	r2, r3, #16
 8017ea2:	d115      	bne.n	8017ed0 <_strtol_l.isra.0+0x6c>
 8017ea4:	2c30      	cmp	r4, #48	@ 0x30
 8017ea6:	d10d      	bne.n	8017ec4 <_strtol_l.isra.0+0x60>
 8017ea8:	782a      	ldrb	r2, [r5, #0]
 8017eaa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017eae:	2a58      	cmp	r2, #88	@ 0x58
 8017eb0:	d108      	bne.n	8017ec4 <_strtol_l.isra.0+0x60>
 8017eb2:	786c      	ldrb	r4, [r5, #1]
 8017eb4:	3502      	adds	r5, #2
 8017eb6:	2310      	movs	r3, #16
 8017eb8:	e00a      	b.n	8017ed0 <_strtol_l.isra.0+0x6c>
 8017eba:	2c2b      	cmp	r4, #43	@ 0x2b
 8017ebc:	bf04      	itt	eq
 8017ebe:	782c      	ldrbeq	r4, [r5, #0]
 8017ec0:	1c95      	addeq	r5, r2, #2
 8017ec2:	e7ec      	b.n	8017e9e <_strtol_l.isra.0+0x3a>
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d1f6      	bne.n	8017eb6 <_strtol_l.isra.0+0x52>
 8017ec8:	2c30      	cmp	r4, #48	@ 0x30
 8017eca:	bf14      	ite	ne
 8017ecc:	230a      	movne	r3, #10
 8017ece:	2308      	moveq	r3, #8
 8017ed0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8017ed4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017ed8:	2200      	movs	r2, #0
 8017eda:	fbbc f9f3 	udiv	r9, ip, r3
 8017ede:	4610      	mov	r0, r2
 8017ee0:	fb03 ca19 	mls	sl, r3, r9, ip
 8017ee4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017ee8:	2f09      	cmp	r7, #9
 8017eea:	d80f      	bhi.n	8017f0c <_strtol_l.isra.0+0xa8>
 8017eec:	463c      	mov	r4, r7
 8017eee:	42a3      	cmp	r3, r4
 8017ef0:	dd1b      	ble.n	8017f2a <_strtol_l.isra.0+0xc6>
 8017ef2:	1c57      	adds	r7, r2, #1
 8017ef4:	d007      	beq.n	8017f06 <_strtol_l.isra.0+0xa2>
 8017ef6:	4581      	cmp	r9, r0
 8017ef8:	d314      	bcc.n	8017f24 <_strtol_l.isra.0+0xc0>
 8017efa:	d101      	bne.n	8017f00 <_strtol_l.isra.0+0x9c>
 8017efc:	45a2      	cmp	sl, r4
 8017efe:	db11      	blt.n	8017f24 <_strtol_l.isra.0+0xc0>
 8017f00:	fb00 4003 	mla	r0, r0, r3, r4
 8017f04:	2201      	movs	r2, #1
 8017f06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017f0a:	e7eb      	b.n	8017ee4 <_strtol_l.isra.0+0x80>
 8017f0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017f10:	2f19      	cmp	r7, #25
 8017f12:	d801      	bhi.n	8017f18 <_strtol_l.isra.0+0xb4>
 8017f14:	3c37      	subs	r4, #55	@ 0x37
 8017f16:	e7ea      	b.n	8017eee <_strtol_l.isra.0+0x8a>
 8017f18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8017f1c:	2f19      	cmp	r7, #25
 8017f1e:	d804      	bhi.n	8017f2a <_strtol_l.isra.0+0xc6>
 8017f20:	3c57      	subs	r4, #87	@ 0x57
 8017f22:	e7e4      	b.n	8017eee <_strtol_l.isra.0+0x8a>
 8017f24:	f04f 32ff 	mov.w	r2, #4294967295
 8017f28:	e7ed      	b.n	8017f06 <_strtol_l.isra.0+0xa2>
 8017f2a:	1c53      	adds	r3, r2, #1
 8017f2c:	d108      	bne.n	8017f40 <_strtol_l.isra.0+0xdc>
 8017f2e:	2322      	movs	r3, #34	@ 0x22
 8017f30:	f8ce 3000 	str.w	r3, [lr]
 8017f34:	4660      	mov	r0, ip
 8017f36:	f1b8 0f00 	cmp.w	r8, #0
 8017f3a:	d0a0      	beq.n	8017e7e <_strtol_l.isra.0+0x1a>
 8017f3c:	1e69      	subs	r1, r5, #1
 8017f3e:	e006      	b.n	8017f4e <_strtol_l.isra.0+0xea>
 8017f40:	b106      	cbz	r6, 8017f44 <_strtol_l.isra.0+0xe0>
 8017f42:	4240      	negs	r0, r0
 8017f44:	f1b8 0f00 	cmp.w	r8, #0
 8017f48:	d099      	beq.n	8017e7e <_strtol_l.isra.0+0x1a>
 8017f4a:	2a00      	cmp	r2, #0
 8017f4c:	d1f6      	bne.n	8017f3c <_strtol_l.isra.0+0xd8>
 8017f4e:	f8c8 1000 	str.w	r1, [r8]
 8017f52:	e794      	b.n	8017e7e <_strtol_l.isra.0+0x1a>
 8017f54:	0801f9ab 	.word	0x0801f9ab

08017f58 <_strtol_r>:
 8017f58:	f7ff bf84 	b.w	8017e64 <_strtol_l.isra.0>

08017f5c <__cvt>:
 8017f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017f5e:	ed2d 8b02 	vpush	{d8}
 8017f62:	eeb0 8b40 	vmov.f64	d8, d0
 8017f66:	b085      	sub	sp, #20
 8017f68:	4617      	mov	r7, r2
 8017f6a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8017f6c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017f6e:	ee18 2a90 	vmov	r2, s17
 8017f72:	f025 0520 	bic.w	r5, r5, #32
 8017f76:	2a00      	cmp	r2, #0
 8017f78:	bfb6      	itet	lt
 8017f7a:	222d      	movlt	r2, #45	@ 0x2d
 8017f7c:	2200      	movge	r2, #0
 8017f7e:	eeb1 8b40 	vneglt.f64	d8, d0
 8017f82:	2d46      	cmp	r5, #70	@ 0x46
 8017f84:	460c      	mov	r4, r1
 8017f86:	701a      	strb	r2, [r3, #0]
 8017f88:	d004      	beq.n	8017f94 <__cvt+0x38>
 8017f8a:	2d45      	cmp	r5, #69	@ 0x45
 8017f8c:	d100      	bne.n	8017f90 <__cvt+0x34>
 8017f8e:	3401      	adds	r4, #1
 8017f90:	2102      	movs	r1, #2
 8017f92:	e000      	b.n	8017f96 <__cvt+0x3a>
 8017f94:	2103      	movs	r1, #3
 8017f96:	ab03      	add	r3, sp, #12
 8017f98:	9301      	str	r3, [sp, #4]
 8017f9a:	ab02      	add	r3, sp, #8
 8017f9c:	9300      	str	r3, [sp, #0]
 8017f9e:	4622      	mov	r2, r4
 8017fa0:	4633      	mov	r3, r6
 8017fa2:	eeb0 0b48 	vmov.f64	d0, d8
 8017fa6:	f001 f96f 	bl	8019288 <_dtoa_r>
 8017faa:	2d47      	cmp	r5, #71	@ 0x47
 8017fac:	d114      	bne.n	8017fd8 <__cvt+0x7c>
 8017fae:	07fb      	lsls	r3, r7, #31
 8017fb0:	d50a      	bpl.n	8017fc8 <__cvt+0x6c>
 8017fb2:	1902      	adds	r2, r0, r4
 8017fb4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8017fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017fbc:	bf08      	it	eq
 8017fbe:	9203      	streq	r2, [sp, #12]
 8017fc0:	2130      	movs	r1, #48	@ 0x30
 8017fc2:	9b03      	ldr	r3, [sp, #12]
 8017fc4:	4293      	cmp	r3, r2
 8017fc6:	d319      	bcc.n	8017ffc <__cvt+0xa0>
 8017fc8:	9b03      	ldr	r3, [sp, #12]
 8017fca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017fcc:	1a1b      	subs	r3, r3, r0
 8017fce:	6013      	str	r3, [r2, #0]
 8017fd0:	b005      	add	sp, #20
 8017fd2:	ecbd 8b02 	vpop	{d8}
 8017fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fd8:	2d46      	cmp	r5, #70	@ 0x46
 8017fda:	eb00 0204 	add.w	r2, r0, r4
 8017fde:	d1e9      	bne.n	8017fb4 <__cvt+0x58>
 8017fe0:	7803      	ldrb	r3, [r0, #0]
 8017fe2:	2b30      	cmp	r3, #48	@ 0x30
 8017fe4:	d107      	bne.n	8017ff6 <__cvt+0x9a>
 8017fe6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8017fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017fee:	bf1c      	itt	ne
 8017ff0:	f1c4 0401 	rsbne	r4, r4, #1
 8017ff4:	6034      	strne	r4, [r6, #0]
 8017ff6:	6833      	ldr	r3, [r6, #0]
 8017ff8:	441a      	add	r2, r3
 8017ffa:	e7db      	b.n	8017fb4 <__cvt+0x58>
 8017ffc:	1c5c      	adds	r4, r3, #1
 8017ffe:	9403      	str	r4, [sp, #12]
 8018000:	7019      	strb	r1, [r3, #0]
 8018002:	e7de      	b.n	8017fc2 <__cvt+0x66>

08018004 <__exponent>:
 8018004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018006:	2900      	cmp	r1, #0
 8018008:	bfba      	itte	lt
 801800a:	4249      	neglt	r1, r1
 801800c:	232d      	movlt	r3, #45	@ 0x2d
 801800e:	232b      	movge	r3, #43	@ 0x2b
 8018010:	2909      	cmp	r1, #9
 8018012:	7002      	strb	r2, [r0, #0]
 8018014:	7043      	strb	r3, [r0, #1]
 8018016:	dd29      	ble.n	801806c <__exponent+0x68>
 8018018:	f10d 0307 	add.w	r3, sp, #7
 801801c:	461d      	mov	r5, r3
 801801e:	270a      	movs	r7, #10
 8018020:	461a      	mov	r2, r3
 8018022:	fbb1 f6f7 	udiv	r6, r1, r7
 8018026:	fb07 1416 	mls	r4, r7, r6, r1
 801802a:	3430      	adds	r4, #48	@ 0x30
 801802c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018030:	460c      	mov	r4, r1
 8018032:	2c63      	cmp	r4, #99	@ 0x63
 8018034:	f103 33ff 	add.w	r3, r3, #4294967295
 8018038:	4631      	mov	r1, r6
 801803a:	dcf1      	bgt.n	8018020 <__exponent+0x1c>
 801803c:	3130      	adds	r1, #48	@ 0x30
 801803e:	1e94      	subs	r4, r2, #2
 8018040:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018044:	1c41      	adds	r1, r0, #1
 8018046:	4623      	mov	r3, r4
 8018048:	42ab      	cmp	r3, r5
 801804a:	d30a      	bcc.n	8018062 <__exponent+0x5e>
 801804c:	f10d 0309 	add.w	r3, sp, #9
 8018050:	1a9b      	subs	r3, r3, r2
 8018052:	42ac      	cmp	r4, r5
 8018054:	bf88      	it	hi
 8018056:	2300      	movhi	r3, #0
 8018058:	3302      	adds	r3, #2
 801805a:	4403      	add	r3, r0
 801805c:	1a18      	subs	r0, r3, r0
 801805e:	b003      	add	sp, #12
 8018060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018062:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018066:	f801 6f01 	strb.w	r6, [r1, #1]!
 801806a:	e7ed      	b.n	8018048 <__exponent+0x44>
 801806c:	2330      	movs	r3, #48	@ 0x30
 801806e:	3130      	adds	r1, #48	@ 0x30
 8018070:	7083      	strb	r3, [r0, #2]
 8018072:	70c1      	strb	r1, [r0, #3]
 8018074:	1d03      	adds	r3, r0, #4
 8018076:	e7f1      	b.n	801805c <__exponent+0x58>

08018078 <_printf_float>:
 8018078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801807c:	b08d      	sub	sp, #52	@ 0x34
 801807e:	460c      	mov	r4, r1
 8018080:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018084:	4616      	mov	r6, r2
 8018086:	461f      	mov	r7, r3
 8018088:	4605      	mov	r5, r0
 801808a:	f000 ff6b 	bl	8018f64 <_localeconv_r>
 801808e:	f8d0 b000 	ldr.w	fp, [r0]
 8018092:	4658      	mov	r0, fp
 8018094:	f7e8 f924 	bl	80002e0 <strlen>
 8018098:	2300      	movs	r3, #0
 801809a:	930a      	str	r3, [sp, #40]	@ 0x28
 801809c:	f8d8 3000 	ldr.w	r3, [r8]
 80180a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80180a4:	6822      	ldr	r2, [r4, #0]
 80180a6:	9005      	str	r0, [sp, #20]
 80180a8:	3307      	adds	r3, #7
 80180aa:	f023 0307 	bic.w	r3, r3, #7
 80180ae:	f103 0108 	add.w	r1, r3, #8
 80180b2:	f8c8 1000 	str.w	r1, [r8]
 80180b6:	ed93 0b00 	vldr	d0, [r3]
 80180ba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8018318 <_printf_float+0x2a0>
 80180be:	eeb0 7bc0 	vabs.f64	d7, d0
 80180c2:	eeb4 7b46 	vcmp.f64	d7, d6
 80180c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180ca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80180ce:	dd24      	ble.n	801811a <_printf_float+0xa2>
 80180d0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80180d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80180d8:	d502      	bpl.n	80180e0 <_printf_float+0x68>
 80180da:	232d      	movs	r3, #45	@ 0x2d
 80180dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80180e0:	498f      	ldr	r1, [pc, #572]	@ (8018320 <_printf_float+0x2a8>)
 80180e2:	4b90      	ldr	r3, [pc, #576]	@ (8018324 <_printf_float+0x2ac>)
 80180e4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80180e8:	bf8c      	ite	hi
 80180ea:	4688      	movhi	r8, r1
 80180ec:	4698      	movls	r8, r3
 80180ee:	f022 0204 	bic.w	r2, r2, #4
 80180f2:	2303      	movs	r3, #3
 80180f4:	6123      	str	r3, [r4, #16]
 80180f6:	6022      	str	r2, [r4, #0]
 80180f8:	f04f 0a00 	mov.w	sl, #0
 80180fc:	9700      	str	r7, [sp, #0]
 80180fe:	4633      	mov	r3, r6
 8018100:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018102:	4621      	mov	r1, r4
 8018104:	4628      	mov	r0, r5
 8018106:	f000 f9d1 	bl	80184ac <_printf_common>
 801810a:	3001      	adds	r0, #1
 801810c:	f040 8089 	bne.w	8018222 <_printf_float+0x1aa>
 8018110:	f04f 30ff 	mov.w	r0, #4294967295
 8018114:	b00d      	add	sp, #52	@ 0x34
 8018116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801811a:	eeb4 0b40 	vcmp.f64	d0, d0
 801811e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018122:	d709      	bvc.n	8018138 <_printf_float+0xc0>
 8018124:	ee10 3a90 	vmov	r3, s1
 8018128:	2b00      	cmp	r3, #0
 801812a:	bfbc      	itt	lt
 801812c:	232d      	movlt	r3, #45	@ 0x2d
 801812e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018132:	497d      	ldr	r1, [pc, #500]	@ (8018328 <_printf_float+0x2b0>)
 8018134:	4b7d      	ldr	r3, [pc, #500]	@ (801832c <_printf_float+0x2b4>)
 8018136:	e7d5      	b.n	80180e4 <_printf_float+0x6c>
 8018138:	6863      	ldr	r3, [r4, #4]
 801813a:	1c59      	adds	r1, r3, #1
 801813c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8018140:	d139      	bne.n	80181b6 <_printf_float+0x13e>
 8018142:	2306      	movs	r3, #6
 8018144:	6063      	str	r3, [r4, #4]
 8018146:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801814a:	2300      	movs	r3, #0
 801814c:	6022      	str	r2, [r4, #0]
 801814e:	9303      	str	r3, [sp, #12]
 8018150:	ab0a      	add	r3, sp, #40	@ 0x28
 8018152:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8018156:	ab09      	add	r3, sp, #36	@ 0x24
 8018158:	9300      	str	r3, [sp, #0]
 801815a:	6861      	ldr	r1, [r4, #4]
 801815c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018160:	4628      	mov	r0, r5
 8018162:	f7ff fefb 	bl	8017f5c <__cvt>
 8018166:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801816a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801816c:	4680      	mov	r8, r0
 801816e:	d129      	bne.n	80181c4 <_printf_float+0x14c>
 8018170:	1cc8      	adds	r0, r1, #3
 8018172:	db02      	blt.n	801817a <_printf_float+0x102>
 8018174:	6863      	ldr	r3, [r4, #4]
 8018176:	4299      	cmp	r1, r3
 8018178:	dd41      	ble.n	80181fe <_printf_float+0x186>
 801817a:	f1a9 0902 	sub.w	r9, r9, #2
 801817e:	fa5f f989 	uxtb.w	r9, r9
 8018182:	3901      	subs	r1, #1
 8018184:	464a      	mov	r2, r9
 8018186:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801818a:	9109      	str	r1, [sp, #36]	@ 0x24
 801818c:	f7ff ff3a 	bl	8018004 <__exponent>
 8018190:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018192:	1813      	adds	r3, r2, r0
 8018194:	2a01      	cmp	r2, #1
 8018196:	4682      	mov	sl, r0
 8018198:	6123      	str	r3, [r4, #16]
 801819a:	dc02      	bgt.n	80181a2 <_printf_float+0x12a>
 801819c:	6822      	ldr	r2, [r4, #0]
 801819e:	07d2      	lsls	r2, r2, #31
 80181a0:	d501      	bpl.n	80181a6 <_printf_float+0x12e>
 80181a2:	3301      	adds	r3, #1
 80181a4:	6123      	str	r3, [r4, #16]
 80181a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d0a6      	beq.n	80180fc <_printf_float+0x84>
 80181ae:	232d      	movs	r3, #45	@ 0x2d
 80181b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181b4:	e7a2      	b.n	80180fc <_printf_float+0x84>
 80181b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80181ba:	d1c4      	bne.n	8018146 <_printf_float+0xce>
 80181bc:	2b00      	cmp	r3, #0
 80181be:	d1c2      	bne.n	8018146 <_printf_float+0xce>
 80181c0:	2301      	movs	r3, #1
 80181c2:	e7bf      	b.n	8018144 <_printf_float+0xcc>
 80181c4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80181c8:	d9db      	bls.n	8018182 <_printf_float+0x10a>
 80181ca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80181ce:	d118      	bne.n	8018202 <_printf_float+0x18a>
 80181d0:	2900      	cmp	r1, #0
 80181d2:	6863      	ldr	r3, [r4, #4]
 80181d4:	dd0b      	ble.n	80181ee <_printf_float+0x176>
 80181d6:	6121      	str	r1, [r4, #16]
 80181d8:	b913      	cbnz	r3, 80181e0 <_printf_float+0x168>
 80181da:	6822      	ldr	r2, [r4, #0]
 80181dc:	07d0      	lsls	r0, r2, #31
 80181de:	d502      	bpl.n	80181e6 <_printf_float+0x16e>
 80181e0:	3301      	adds	r3, #1
 80181e2:	440b      	add	r3, r1
 80181e4:	6123      	str	r3, [r4, #16]
 80181e6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80181e8:	f04f 0a00 	mov.w	sl, #0
 80181ec:	e7db      	b.n	80181a6 <_printf_float+0x12e>
 80181ee:	b913      	cbnz	r3, 80181f6 <_printf_float+0x17e>
 80181f0:	6822      	ldr	r2, [r4, #0]
 80181f2:	07d2      	lsls	r2, r2, #31
 80181f4:	d501      	bpl.n	80181fa <_printf_float+0x182>
 80181f6:	3302      	adds	r3, #2
 80181f8:	e7f4      	b.n	80181e4 <_printf_float+0x16c>
 80181fa:	2301      	movs	r3, #1
 80181fc:	e7f2      	b.n	80181e4 <_printf_float+0x16c>
 80181fe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8018202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018204:	4299      	cmp	r1, r3
 8018206:	db05      	blt.n	8018214 <_printf_float+0x19c>
 8018208:	6823      	ldr	r3, [r4, #0]
 801820a:	6121      	str	r1, [r4, #16]
 801820c:	07d8      	lsls	r0, r3, #31
 801820e:	d5ea      	bpl.n	80181e6 <_printf_float+0x16e>
 8018210:	1c4b      	adds	r3, r1, #1
 8018212:	e7e7      	b.n	80181e4 <_printf_float+0x16c>
 8018214:	2900      	cmp	r1, #0
 8018216:	bfd4      	ite	le
 8018218:	f1c1 0202 	rsble	r2, r1, #2
 801821c:	2201      	movgt	r2, #1
 801821e:	4413      	add	r3, r2
 8018220:	e7e0      	b.n	80181e4 <_printf_float+0x16c>
 8018222:	6823      	ldr	r3, [r4, #0]
 8018224:	055a      	lsls	r2, r3, #21
 8018226:	d407      	bmi.n	8018238 <_printf_float+0x1c0>
 8018228:	6923      	ldr	r3, [r4, #16]
 801822a:	4642      	mov	r2, r8
 801822c:	4631      	mov	r1, r6
 801822e:	4628      	mov	r0, r5
 8018230:	47b8      	blx	r7
 8018232:	3001      	adds	r0, #1
 8018234:	d12a      	bne.n	801828c <_printf_float+0x214>
 8018236:	e76b      	b.n	8018110 <_printf_float+0x98>
 8018238:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801823c:	f240 80e0 	bls.w	8018400 <_printf_float+0x388>
 8018240:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8018244:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801824c:	d133      	bne.n	80182b6 <_printf_float+0x23e>
 801824e:	4a38      	ldr	r2, [pc, #224]	@ (8018330 <_printf_float+0x2b8>)
 8018250:	2301      	movs	r3, #1
 8018252:	4631      	mov	r1, r6
 8018254:	4628      	mov	r0, r5
 8018256:	47b8      	blx	r7
 8018258:	3001      	adds	r0, #1
 801825a:	f43f af59 	beq.w	8018110 <_printf_float+0x98>
 801825e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8018262:	4543      	cmp	r3, r8
 8018264:	db02      	blt.n	801826c <_printf_float+0x1f4>
 8018266:	6823      	ldr	r3, [r4, #0]
 8018268:	07d8      	lsls	r0, r3, #31
 801826a:	d50f      	bpl.n	801828c <_printf_float+0x214>
 801826c:	9b05      	ldr	r3, [sp, #20]
 801826e:	465a      	mov	r2, fp
 8018270:	4631      	mov	r1, r6
 8018272:	4628      	mov	r0, r5
 8018274:	47b8      	blx	r7
 8018276:	3001      	adds	r0, #1
 8018278:	f43f af4a 	beq.w	8018110 <_printf_float+0x98>
 801827c:	f04f 0900 	mov.w	r9, #0
 8018280:	f108 38ff 	add.w	r8, r8, #4294967295
 8018284:	f104 0a1a 	add.w	sl, r4, #26
 8018288:	45c8      	cmp	r8, r9
 801828a:	dc09      	bgt.n	80182a0 <_printf_float+0x228>
 801828c:	6823      	ldr	r3, [r4, #0]
 801828e:	079b      	lsls	r3, r3, #30
 8018290:	f100 8107 	bmi.w	80184a2 <_printf_float+0x42a>
 8018294:	68e0      	ldr	r0, [r4, #12]
 8018296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018298:	4298      	cmp	r0, r3
 801829a:	bfb8      	it	lt
 801829c:	4618      	movlt	r0, r3
 801829e:	e739      	b.n	8018114 <_printf_float+0x9c>
 80182a0:	2301      	movs	r3, #1
 80182a2:	4652      	mov	r2, sl
 80182a4:	4631      	mov	r1, r6
 80182a6:	4628      	mov	r0, r5
 80182a8:	47b8      	blx	r7
 80182aa:	3001      	adds	r0, #1
 80182ac:	f43f af30 	beq.w	8018110 <_printf_float+0x98>
 80182b0:	f109 0901 	add.w	r9, r9, #1
 80182b4:	e7e8      	b.n	8018288 <_printf_float+0x210>
 80182b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	dc3b      	bgt.n	8018334 <_printf_float+0x2bc>
 80182bc:	4a1c      	ldr	r2, [pc, #112]	@ (8018330 <_printf_float+0x2b8>)
 80182be:	2301      	movs	r3, #1
 80182c0:	4631      	mov	r1, r6
 80182c2:	4628      	mov	r0, r5
 80182c4:	47b8      	blx	r7
 80182c6:	3001      	adds	r0, #1
 80182c8:	f43f af22 	beq.w	8018110 <_printf_float+0x98>
 80182cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80182d0:	ea59 0303 	orrs.w	r3, r9, r3
 80182d4:	d102      	bne.n	80182dc <_printf_float+0x264>
 80182d6:	6823      	ldr	r3, [r4, #0]
 80182d8:	07d9      	lsls	r1, r3, #31
 80182da:	d5d7      	bpl.n	801828c <_printf_float+0x214>
 80182dc:	9b05      	ldr	r3, [sp, #20]
 80182de:	465a      	mov	r2, fp
 80182e0:	4631      	mov	r1, r6
 80182e2:	4628      	mov	r0, r5
 80182e4:	47b8      	blx	r7
 80182e6:	3001      	adds	r0, #1
 80182e8:	f43f af12 	beq.w	8018110 <_printf_float+0x98>
 80182ec:	f04f 0a00 	mov.w	sl, #0
 80182f0:	f104 0b1a 	add.w	fp, r4, #26
 80182f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80182f6:	425b      	negs	r3, r3
 80182f8:	4553      	cmp	r3, sl
 80182fa:	dc01      	bgt.n	8018300 <_printf_float+0x288>
 80182fc:	464b      	mov	r3, r9
 80182fe:	e794      	b.n	801822a <_printf_float+0x1b2>
 8018300:	2301      	movs	r3, #1
 8018302:	465a      	mov	r2, fp
 8018304:	4631      	mov	r1, r6
 8018306:	4628      	mov	r0, r5
 8018308:	47b8      	blx	r7
 801830a:	3001      	adds	r0, #1
 801830c:	f43f af00 	beq.w	8018110 <_printf_float+0x98>
 8018310:	f10a 0a01 	add.w	sl, sl, #1
 8018314:	e7ee      	b.n	80182f4 <_printf_float+0x27c>
 8018316:	bf00      	nop
 8018318:	ffffffff 	.word	0xffffffff
 801831c:	7fefffff 	.word	0x7fefffff
 8018320:	0801f7ef 	.word	0x0801f7ef
 8018324:	0801f7eb 	.word	0x0801f7eb
 8018328:	0801f7f7 	.word	0x0801f7f7
 801832c:	0801f7f3 	.word	0x0801f7f3
 8018330:	0801f7fb 	.word	0x0801f7fb
 8018334:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018336:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801833a:	4553      	cmp	r3, sl
 801833c:	bfa8      	it	ge
 801833e:	4653      	movge	r3, sl
 8018340:	2b00      	cmp	r3, #0
 8018342:	4699      	mov	r9, r3
 8018344:	dc37      	bgt.n	80183b6 <_printf_float+0x33e>
 8018346:	2300      	movs	r3, #0
 8018348:	9307      	str	r3, [sp, #28]
 801834a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801834e:	f104 021a 	add.w	r2, r4, #26
 8018352:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018354:	9907      	ldr	r1, [sp, #28]
 8018356:	9306      	str	r3, [sp, #24]
 8018358:	eba3 0309 	sub.w	r3, r3, r9
 801835c:	428b      	cmp	r3, r1
 801835e:	dc31      	bgt.n	80183c4 <_printf_float+0x34c>
 8018360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018362:	459a      	cmp	sl, r3
 8018364:	dc3b      	bgt.n	80183de <_printf_float+0x366>
 8018366:	6823      	ldr	r3, [r4, #0]
 8018368:	07da      	lsls	r2, r3, #31
 801836a:	d438      	bmi.n	80183de <_printf_float+0x366>
 801836c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801836e:	ebaa 0903 	sub.w	r9, sl, r3
 8018372:	9b06      	ldr	r3, [sp, #24]
 8018374:	ebaa 0303 	sub.w	r3, sl, r3
 8018378:	4599      	cmp	r9, r3
 801837a:	bfa8      	it	ge
 801837c:	4699      	movge	r9, r3
 801837e:	f1b9 0f00 	cmp.w	r9, #0
 8018382:	dc34      	bgt.n	80183ee <_printf_float+0x376>
 8018384:	f04f 0800 	mov.w	r8, #0
 8018388:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801838c:	f104 0b1a 	add.w	fp, r4, #26
 8018390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018392:	ebaa 0303 	sub.w	r3, sl, r3
 8018396:	eba3 0309 	sub.w	r3, r3, r9
 801839a:	4543      	cmp	r3, r8
 801839c:	f77f af76 	ble.w	801828c <_printf_float+0x214>
 80183a0:	2301      	movs	r3, #1
 80183a2:	465a      	mov	r2, fp
 80183a4:	4631      	mov	r1, r6
 80183a6:	4628      	mov	r0, r5
 80183a8:	47b8      	blx	r7
 80183aa:	3001      	adds	r0, #1
 80183ac:	f43f aeb0 	beq.w	8018110 <_printf_float+0x98>
 80183b0:	f108 0801 	add.w	r8, r8, #1
 80183b4:	e7ec      	b.n	8018390 <_printf_float+0x318>
 80183b6:	4642      	mov	r2, r8
 80183b8:	4631      	mov	r1, r6
 80183ba:	4628      	mov	r0, r5
 80183bc:	47b8      	blx	r7
 80183be:	3001      	adds	r0, #1
 80183c0:	d1c1      	bne.n	8018346 <_printf_float+0x2ce>
 80183c2:	e6a5      	b.n	8018110 <_printf_float+0x98>
 80183c4:	2301      	movs	r3, #1
 80183c6:	4631      	mov	r1, r6
 80183c8:	4628      	mov	r0, r5
 80183ca:	9206      	str	r2, [sp, #24]
 80183cc:	47b8      	blx	r7
 80183ce:	3001      	adds	r0, #1
 80183d0:	f43f ae9e 	beq.w	8018110 <_printf_float+0x98>
 80183d4:	9b07      	ldr	r3, [sp, #28]
 80183d6:	9a06      	ldr	r2, [sp, #24]
 80183d8:	3301      	adds	r3, #1
 80183da:	9307      	str	r3, [sp, #28]
 80183dc:	e7b9      	b.n	8018352 <_printf_float+0x2da>
 80183de:	9b05      	ldr	r3, [sp, #20]
 80183e0:	465a      	mov	r2, fp
 80183e2:	4631      	mov	r1, r6
 80183e4:	4628      	mov	r0, r5
 80183e6:	47b8      	blx	r7
 80183e8:	3001      	adds	r0, #1
 80183ea:	d1bf      	bne.n	801836c <_printf_float+0x2f4>
 80183ec:	e690      	b.n	8018110 <_printf_float+0x98>
 80183ee:	9a06      	ldr	r2, [sp, #24]
 80183f0:	464b      	mov	r3, r9
 80183f2:	4442      	add	r2, r8
 80183f4:	4631      	mov	r1, r6
 80183f6:	4628      	mov	r0, r5
 80183f8:	47b8      	blx	r7
 80183fa:	3001      	adds	r0, #1
 80183fc:	d1c2      	bne.n	8018384 <_printf_float+0x30c>
 80183fe:	e687      	b.n	8018110 <_printf_float+0x98>
 8018400:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8018404:	f1b9 0f01 	cmp.w	r9, #1
 8018408:	dc01      	bgt.n	801840e <_printf_float+0x396>
 801840a:	07db      	lsls	r3, r3, #31
 801840c:	d536      	bpl.n	801847c <_printf_float+0x404>
 801840e:	2301      	movs	r3, #1
 8018410:	4642      	mov	r2, r8
 8018412:	4631      	mov	r1, r6
 8018414:	4628      	mov	r0, r5
 8018416:	47b8      	blx	r7
 8018418:	3001      	adds	r0, #1
 801841a:	f43f ae79 	beq.w	8018110 <_printf_float+0x98>
 801841e:	9b05      	ldr	r3, [sp, #20]
 8018420:	465a      	mov	r2, fp
 8018422:	4631      	mov	r1, r6
 8018424:	4628      	mov	r0, r5
 8018426:	47b8      	blx	r7
 8018428:	3001      	adds	r0, #1
 801842a:	f43f ae71 	beq.w	8018110 <_printf_float+0x98>
 801842e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8018432:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801843a:	f109 39ff 	add.w	r9, r9, #4294967295
 801843e:	d018      	beq.n	8018472 <_printf_float+0x3fa>
 8018440:	464b      	mov	r3, r9
 8018442:	f108 0201 	add.w	r2, r8, #1
 8018446:	4631      	mov	r1, r6
 8018448:	4628      	mov	r0, r5
 801844a:	47b8      	blx	r7
 801844c:	3001      	adds	r0, #1
 801844e:	d10c      	bne.n	801846a <_printf_float+0x3f2>
 8018450:	e65e      	b.n	8018110 <_printf_float+0x98>
 8018452:	2301      	movs	r3, #1
 8018454:	465a      	mov	r2, fp
 8018456:	4631      	mov	r1, r6
 8018458:	4628      	mov	r0, r5
 801845a:	47b8      	blx	r7
 801845c:	3001      	adds	r0, #1
 801845e:	f43f ae57 	beq.w	8018110 <_printf_float+0x98>
 8018462:	f108 0801 	add.w	r8, r8, #1
 8018466:	45c8      	cmp	r8, r9
 8018468:	dbf3      	blt.n	8018452 <_printf_float+0x3da>
 801846a:	4653      	mov	r3, sl
 801846c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018470:	e6dc      	b.n	801822c <_printf_float+0x1b4>
 8018472:	f04f 0800 	mov.w	r8, #0
 8018476:	f104 0b1a 	add.w	fp, r4, #26
 801847a:	e7f4      	b.n	8018466 <_printf_float+0x3ee>
 801847c:	2301      	movs	r3, #1
 801847e:	4642      	mov	r2, r8
 8018480:	e7e1      	b.n	8018446 <_printf_float+0x3ce>
 8018482:	2301      	movs	r3, #1
 8018484:	464a      	mov	r2, r9
 8018486:	4631      	mov	r1, r6
 8018488:	4628      	mov	r0, r5
 801848a:	47b8      	blx	r7
 801848c:	3001      	adds	r0, #1
 801848e:	f43f ae3f 	beq.w	8018110 <_printf_float+0x98>
 8018492:	f108 0801 	add.w	r8, r8, #1
 8018496:	68e3      	ldr	r3, [r4, #12]
 8018498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801849a:	1a5b      	subs	r3, r3, r1
 801849c:	4543      	cmp	r3, r8
 801849e:	dcf0      	bgt.n	8018482 <_printf_float+0x40a>
 80184a0:	e6f8      	b.n	8018294 <_printf_float+0x21c>
 80184a2:	f04f 0800 	mov.w	r8, #0
 80184a6:	f104 0919 	add.w	r9, r4, #25
 80184aa:	e7f4      	b.n	8018496 <_printf_float+0x41e>

080184ac <_printf_common>:
 80184ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184b0:	4616      	mov	r6, r2
 80184b2:	4698      	mov	r8, r3
 80184b4:	688a      	ldr	r2, [r1, #8]
 80184b6:	690b      	ldr	r3, [r1, #16]
 80184b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80184bc:	4293      	cmp	r3, r2
 80184be:	bfb8      	it	lt
 80184c0:	4613      	movlt	r3, r2
 80184c2:	6033      	str	r3, [r6, #0]
 80184c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80184c8:	4607      	mov	r7, r0
 80184ca:	460c      	mov	r4, r1
 80184cc:	b10a      	cbz	r2, 80184d2 <_printf_common+0x26>
 80184ce:	3301      	adds	r3, #1
 80184d0:	6033      	str	r3, [r6, #0]
 80184d2:	6823      	ldr	r3, [r4, #0]
 80184d4:	0699      	lsls	r1, r3, #26
 80184d6:	bf42      	ittt	mi
 80184d8:	6833      	ldrmi	r3, [r6, #0]
 80184da:	3302      	addmi	r3, #2
 80184dc:	6033      	strmi	r3, [r6, #0]
 80184de:	6825      	ldr	r5, [r4, #0]
 80184e0:	f015 0506 	ands.w	r5, r5, #6
 80184e4:	d106      	bne.n	80184f4 <_printf_common+0x48>
 80184e6:	f104 0a19 	add.w	sl, r4, #25
 80184ea:	68e3      	ldr	r3, [r4, #12]
 80184ec:	6832      	ldr	r2, [r6, #0]
 80184ee:	1a9b      	subs	r3, r3, r2
 80184f0:	42ab      	cmp	r3, r5
 80184f2:	dc26      	bgt.n	8018542 <_printf_common+0x96>
 80184f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80184f8:	6822      	ldr	r2, [r4, #0]
 80184fa:	3b00      	subs	r3, #0
 80184fc:	bf18      	it	ne
 80184fe:	2301      	movne	r3, #1
 8018500:	0692      	lsls	r2, r2, #26
 8018502:	d42b      	bmi.n	801855c <_printf_common+0xb0>
 8018504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018508:	4641      	mov	r1, r8
 801850a:	4638      	mov	r0, r7
 801850c:	47c8      	blx	r9
 801850e:	3001      	adds	r0, #1
 8018510:	d01e      	beq.n	8018550 <_printf_common+0xa4>
 8018512:	6823      	ldr	r3, [r4, #0]
 8018514:	6922      	ldr	r2, [r4, #16]
 8018516:	f003 0306 	and.w	r3, r3, #6
 801851a:	2b04      	cmp	r3, #4
 801851c:	bf02      	ittt	eq
 801851e:	68e5      	ldreq	r5, [r4, #12]
 8018520:	6833      	ldreq	r3, [r6, #0]
 8018522:	1aed      	subeq	r5, r5, r3
 8018524:	68a3      	ldr	r3, [r4, #8]
 8018526:	bf0c      	ite	eq
 8018528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801852c:	2500      	movne	r5, #0
 801852e:	4293      	cmp	r3, r2
 8018530:	bfc4      	itt	gt
 8018532:	1a9b      	subgt	r3, r3, r2
 8018534:	18ed      	addgt	r5, r5, r3
 8018536:	2600      	movs	r6, #0
 8018538:	341a      	adds	r4, #26
 801853a:	42b5      	cmp	r5, r6
 801853c:	d11a      	bne.n	8018574 <_printf_common+0xc8>
 801853e:	2000      	movs	r0, #0
 8018540:	e008      	b.n	8018554 <_printf_common+0xa8>
 8018542:	2301      	movs	r3, #1
 8018544:	4652      	mov	r2, sl
 8018546:	4641      	mov	r1, r8
 8018548:	4638      	mov	r0, r7
 801854a:	47c8      	blx	r9
 801854c:	3001      	adds	r0, #1
 801854e:	d103      	bne.n	8018558 <_printf_common+0xac>
 8018550:	f04f 30ff 	mov.w	r0, #4294967295
 8018554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018558:	3501      	adds	r5, #1
 801855a:	e7c6      	b.n	80184ea <_printf_common+0x3e>
 801855c:	18e1      	adds	r1, r4, r3
 801855e:	1c5a      	adds	r2, r3, #1
 8018560:	2030      	movs	r0, #48	@ 0x30
 8018562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018566:	4422      	add	r2, r4
 8018568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801856c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018570:	3302      	adds	r3, #2
 8018572:	e7c7      	b.n	8018504 <_printf_common+0x58>
 8018574:	2301      	movs	r3, #1
 8018576:	4622      	mov	r2, r4
 8018578:	4641      	mov	r1, r8
 801857a:	4638      	mov	r0, r7
 801857c:	47c8      	blx	r9
 801857e:	3001      	adds	r0, #1
 8018580:	d0e6      	beq.n	8018550 <_printf_common+0xa4>
 8018582:	3601      	adds	r6, #1
 8018584:	e7d9      	b.n	801853a <_printf_common+0x8e>
	...

08018588 <_printf_i>:
 8018588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801858c:	7e0f      	ldrb	r7, [r1, #24]
 801858e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018590:	2f78      	cmp	r7, #120	@ 0x78
 8018592:	4691      	mov	r9, r2
 8018594:	4680      	mov	r8, r0
 8018596:	460c      	mov	r4, r1
 8018598:	469a      	mov	sl, r3
 801859a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801859e:	d807      	bhi.n	80185b0 <_printf_i+0x28>
 80185a0:	2f62      	cmp	r7, #98	@ 0x62
 80185a2:	d80a      	bhi.n	80185ba <_printf_i+0x32>
 80185a4:	2f00      	cmp	r7, #0
 80185a6:	f000 80d1 	beq.w	801874c <_printf_i+0x1c4>
 80185aa:	2f58      	cmp	r7, #88	@ 0x58
 80185ac:	f000 80b8 	beq.w	8018720 <_printf_i+0x198>
 80185b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80185b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80185b8:	e03a      	b.n	8018630 <_printf_i+0xa8>
 80185ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80185be:	2b15      	cmp	r3, #21
 80185c0:	d8f6      	bhi.n	80185b0 <_printf_i+0x28>
 80185c2:	a101      	add	r1, pc, #4	@ (adr r1, 80185c8 <_printf_i+0x40>)
 80185c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80185c8:	08018621 	.word	0x08018621
 80185cc:	08018635 	.word	0x08018635
 80185d0:	080185b1 	.word	0x080185b1
 80185d4:	080185b1 	.word	0x080185b1
 80185d8:	080185b1 	.word	0x080185b1
 80185dc:	080185b1 	.word	0x080185b1
 80185e0:	08018635 	.word	0x08018635
 80185e4:	080185b1 	.word	0x080185b1
 80185e8:	080185b1 	.word	0x080185b1
 80185ec:	080185b1 	.word	0x080185b1
 80185f0:	080185b1 	.word	0x080185b1
 80185f4:	08018733 	.word	0x08018733
 80185f8:	0801865f 	.word	0x0801865f
 80185fc:	080186ed 	.word	0x080186ed
 8018600:	080185b1 	.word	0x080185b1
 8018604:	080185b1 	.word	0x080185b1
 8018608:	08018755 	.word	0x08018755
 801860c:	080185b1 	.word	0x080185b1
 8018610:	0801865f 	.word	0x0801865f
 8018614:	080185b1 	.word	0x080185b1
 8018618:	080185b1 	.word	0x080185b1
 801861c:	080186f5 	.word	0x080186f5
 8018620:	6833      	ldr	r3, [r6, #0]
 8018622:	1d1a      	adds	r2, r3, #4
 8018624:	681b      	ldr	r3, [r3, #0]
 8018626:	6032      	str	r2, [r6, #0]
 8018628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801862c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018630:	2301      	movs	r3, #1
 8018632:	e09c      	b.n	801876e <_printf_i+0x1e6>
 8018634:	6833      	ldr	r3, [r6, #0]
 8018636:	6820      	ldr	r0, [r4, #0]
 8018638:	1d19      	adds	r1, r3, #4
 801863a:	6031      	str	r1, [r6, #0]
 801863c:	0606      	lsls	r6, r0, #24
 801863e:	d501      	bpl.n	8018644 <_printf_i+0xbc>
 8018640:	681d      	ldr	r5, [r3, #0]
 8018642:	e003      	b.n	801864c <_printf_i+0xc4>
 8018644:	0645      	lsls	r5, r0, #25
 8018646:	d5fb      	bpl.n	8018640 <_printf_i+0xb8>
 8018648:	f9b3 5000 	ldrsh.w	r5, [r3]
 801864c:	2d00      	cmp	r5, #0
 801864e:	da03      	bge.n	8018658 <_printf_i+0xd0>
 8018650:	232d      	movs	r3, #45	@ 0x2d
 8018652:	426d      	negs	r5, r5
 8018654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018658:	4858      	ldr	r0, [pc, #352]	@ (80187bc <_printf_i+0x234>)
 801865a:	230a      	movs	r3, #10
 801865c:	e011      	b.n	8018682 <_printf_i+0xfa>
 801865e:	6821      	ldr	r1, [r4, #0]
 8018660:	6833      	ldr	r3, [r6, #0]
 8018662:	0608      	lsls	r0, r1, #24
 8018664:	f853 5b04 	ldr.w	r5, [r3], #4
 8018668:	d402      	bmi.n	8018670 <_printf_i+0xe8>
 801866a:	0649      	lsls	r1, r1, #25
 801866c:	bf48      	it	mi
 801866e:	b2ad      	uxthmi	r5, r5
 8018670:	2f6f      	cmp	r7, #111	@ 0x6f
 8018672:	4852      	ldr	r0, [pc, #328]	@ (80187bc <_printf_i+0x234>)
 8018674:	6033      	str	r3, [r6, #0]
 8018676:	bf14      	ite	ne
 8018678:	230a      	movne	r3, #10
 801867a:	2308      	moveq	r3, #8
 801867c:	2100      	movs	r1, #0
 801867e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018682:	6866      	ldr	r6, [r4, #4]
 8018684:	60a6      	str	r6, [r4, #8]
 8018686:	2e00      	cmp	r6, #0
 8018688:	db05      	blt.n	8018696 <_printf_i+0x10e>
 801868a:	6821      	ldr	r1, [r4, #0]
 801868c:	432e      	orrs	r6, r5
 801868e:	f021 0104 	bic.w	r1, r1, #4
 8018692:	6021      	str	r1, [r4, #0]
 8018694:	d04b      	beq.n	801872e <_printf_i+0x1a6>
 8018696:	4616      	mov	r6, r2
 8018698:	fbb5 f1f3 	udiv	r1, r5, r3
 801869c:	fb03 5711 	mls	r7, r3, r1, r5
 80186a0:	5dc7      	ldrb	r7, [r0, r7]
 80186a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80186a6:	462f      	mov	r7, r5
 80186a8:	42bb      	cmp	r3, r7
 80186aa:	460d      	mov	r5, r1
 80186ac:	d9f4      	bls.n	8018698 <_printf_i+0x110>
 80186ae:	2b08      	cmp	r3, #8
 80186b0:	d10b      	bne.n	80186ca <_printf_i+0x142>
 80186b2:	6823      	ldr	r3, [r4, #0]
 80186b4:	07df      	lsls	r7, r3, #31
 80186b6:	d508      	bpl.n	80186ca <_printf_i+0x142>
 80186b8:	6923      	ldr	r3, [r4, #16]
 80186ba:	6861      	ldr	r1, [r4, #4]
 80186bc:	4299      	cmp	r1, r3
 80186be:	bfde      	ittt	le
 80186c0:	2330      	movle	r3, #48	@ 0x30
 80186c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80186c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80186ca:	1b92      	subs	r2, r2, r6
 80186cc:	6122      	str	r2, [r4, #16]
 80186ce:	f8cd a000 	str.w	sl, [sp]
 80186d2:	464b      	mov	r3, r9
 80186d4:	aa03      	add	r2, sp, #12
 80186d6:	4621      	mov	r1, r4
 80186d8:	4640      	mov	r0, r8
 80186da:	f7ff fee7 	bl	80184ac <_printf_common>
 80186de:	3001      	adds	r0, #1
 80186e0:	d14a      	bne.n	8018778 <_printf_i+0x1f0>
 80186e2:	f04f 30ff 	mov.w	r0, #4294967295
 80186e6:	b004      	add	sp, #16
 80186e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80186ec:	6823      	ldr	r3, [r4, #0]
 80186ee:	f043 0320 	orr.w	r3, r3, #32
 80186f2:	6023      	str	r3, [r4, #0]
 80186f4:	4832      	ldr	r0, [pc, #200]	@ (80187c0 <_printf_i+0x238>)
 80186f6:	2778      	movs	r7, #120	@ 0x78
 80186f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80186fc:	6823      	ldr	r3, [r4, #0]
 80186fe:	6831      	ldr	r1, [r6, #0]
 8018700:	061f      	lsls	r7, r3, #24
 8018702:	f851 5b04 	ldr.w	r5, [r1], #4
 8018706:	d402      	bmi.n	801870e <_printf_i+0x186>
 8018708:	065f      	lsls	r7, r3, #25
 801870a:	bf48      	it	mi
 801870c:	b2ad      	uxthmi	r5, r5
 801870e:	6031      	str	r1, [r6, #0]
 8018710:	07d9      	lsls	r1, r3, #31
 8018712:	bf44      	itt	mi
 8018714:	f043 0320 	orrmi.w	r3, r3, #32
 8018718:	6023      	strmi	r3, [r4, #0]
 801871a:	b11d      	cbz	r5, 8018724 <_printf_i+0x19c>
 801871c:	2310      	movs	r3, #16
 801871e:	e7ad      	b.n	801867c <_printf_i+0xf4>
 8018720:	4826      	ldr	r0, [pc, #152]	@ (80187bc <_printf_i+0x234>)
 8018722:	e7e9      	b.n	80186f8 <_printf_i+0x170>
 8018724:	6823      	ldr	r3, [r4, #0]
 8018726:	f023 0320 	bic.w	r3, r3, #32
 801872a:	6023      	str	r3, [r4, #0]
 801872c:	e7f6      	b.n	801871c <_printf_i+0x194>
 801872e:	4616      	mov	r6, r2
 8018730:	e7bd      	b.n	80186ae <_printf_i+0x126>
 8018732:	6833      	ldr	r3, [r6, #0]
 8018734:	6825      	ldr	r5, [r4, #0]
 8018736:	6961      	ldr	r1, [r4, #20]
 8018738:	1d18      	adds	r0, r3, #4
 801873a:	6030      	str	r0, [r6, #0]
 801873c:	062e      	lsls	r6, r5, #24
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	d501      	bpl.n	8018746 <_printf_i+0x1be>
 8018742:	6019      	str	r1, [r3, #0]
 8018744:	e002      	b.n	801874c <_printf_i+0x1c4>
 8018746:	0668      	lsls	r0, r5, #25
 8018748:	d5fb      	bpl.n	8018742 <_printf_i+0x1ba>
 801874a:	8019      	strh	r1, [r3, #0]
 801874c:	2300      	movs	r3, #0
 801874e:	6123      	str	r3, [r4, #16]
 8018750:	4616      	mov	r6, r2
 8018752:	e7bc      	b.n	80186ce <_printf_i+0x146>
 8018754:	6833      	ldr	r3, [r6, #0]
 8018756:	1d1a      	adds	r2, r3, #4
 8018758:	6032      	str	r2, [r6, #0]
 801875a:	681e      	ldr	r6, [r3, #0]
 801875c:	6862      	ldr	r2, [r4, #4]
 801875e:	2100      	movs	r1, #0
 8018760:	4630      	mov	r0, r6
 8018762:	f7e7 fd6d 	bl	8000240 <memchr>
 8018766:	b108      	cbz	r0, 801876c <_printf_i+0x1e4>
 8018768:	1b80      	subs	r0, r0, r6
 801876a:	6060      	str	r0, [r4, #4]
 801876c:	6863      	ldr	r3, [r4, #4]
 801876e:	6123      	str	r3, [r4, #16]
 8018770:	2300      	movs	r3, #0
 8018772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018776:	e7aa      	b.n	80186ce <_printf_i+0x146>
 8018778:	6923      	ldr	r3, [r4, #16]
 801877a:	4632      	mov	r2, r6
 801877c:	4649      	mov	r1, r9
 801877e:	4640      	mov	r0, r8
 8018780:	47d0      	blx	sl
 8018782:	3001      	adds	r0, #1
 8018784:	d0ad      	beq.n	80186e2 <_printf_i+0x15a>
 8018786:	6823      	ldr	r3, [r4, #0]
 8018788:	079b      	lsls	r3, r3, #30
 801878a:	d413      	bmi.n	80187b4 <_printf_i+0x22c>
 801878c:	68e0      	ldr	r0, [r4, #12]
 801878e:	9b03      	ldr	r3, [sp, #12]
 8018790:	4298      	cmp	r0, r3
 8018792:	bfb8      	it	lt
 8018794:	4618      	movlt	r0, r3
 8018796:	e7a6      	b.n	80186e6 <_printf_i+0x15e>
 8018798:	2301      	movs	r3, #1
 801879a:	4632      	mov	r2, r6
 801879c:	4649      	mov	r1, r9
 801879e:	4640      	mov	r0, r8
 80187a0:	47d0      	blx	sl
 80187a2:	3001      	adds	r0, #1
 80187a4:	d09d      	beq.n	80186e2 <_printf_i+0x15a>
 80187a6:	3501      	adds	r5, #1
 80187a8:	68e3      	ldr	r3, [r4, #12]
 80187aa:	9903      	ldr	r1, [sp, #12]
 80187ac:	1a5b      	subs	r3, r3, r1
 80187ae:	42ab      	cmp	r3, r5
 80187b0:	dcf2      	bgt.n	8018798 <_printf_i+0x210>
 80187b2:	e7eb      	b.n	801878c <_printf_i+0x204>
 80187b4:	2500      	movs	r5, #0
 80187b6:	f104 0619 	add.w	r6, r4, #25
 80187ba:	e7f5      	b.n	80187a8 <_printf_i+0x220>
 80187bc:	0801f7fd 	.word	0x0801f7fd
 80187c0:	0801f80e 	.word	0x0801f80e

080187c4 <_scanf_float>:
 80187c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187c8:	b087      	sub	sp, #28
 80187ca:	4691      	mov	r9, r2
 80187cc:	9303      	str	r3, [sp, #12]
 80187ce:	688b      	ldr	r3, [r1, #8]
 80187d0:	1e5a      	subs	r2, r3, #1
 80187d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80187d6:	bf81      	itttt	hi
 80187d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80187dc:	eb03 0b05 	addhi.w	fp, r3, r5
 80187e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80187e4:	608b      	strhi	r3, [r1, #8]
 80187e6:	680b      	ldr	r3, [r1, #0]
 80187e8:	460a      	mov	r2, r1
 80187ea:	f04f 0500 	mov.w	r5, #0
 80187ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80187f2:	f842 3b1c 	str.w	r3, [r2], #28
 80187f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80187fa:	4680      	mov	r8, r0
 80187fc:	460c      	mov	r4, r1
 80187fe:	bf98      	it	ls
 8018800:	f04f 0b00 	movls.w	fp, #0
 8018804:	9201      	str	r2, [sp, #4]
 8018806:	4616      	mov	r6, r2
 8018808:	46aa      	mov	sl, r5
 801880a:	462f      	mov	r7, r5
 801880c:	9502      	str	r5, [sp, #8]
 801880e:	68a2      	ldr	r2, [r4, #8]
 8018810:	b15a      	cbz	r2, 801882a <_scanf_float+0x66>
 8018812:	f8d9 3000 	ldr.w	r3, [r9]
 8018816:	781b      	ldrb	r3, [r3, #0]
 8018818:	2b4e      	cmp	r3, #78	@ 0x4e
 801881a:	d863      	bhi.n	80188e4 <_scanf_float+0x120>
 801881c:	2b40      	cmp	r3, #64	@ 0x40
 801881e:	d83b      	bhi.n	8018898 <_scanf_float+0xd4>
 8018820:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8018824:	b2c8      	uxtb	r0, r1
 8018826:	280e      	cmp	r0, #14
 8018828:	d939      	bls.n	801889e <_scanf_float+0xda>
 801882a:	b11f      	cbz	r7, 8018834 <_scanf_float+0x70>
 801882c:	6823      	ldr	r3, [r4, #0]
 801882e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018832:	6023      	str	r3, [r4, #0]
 8018834:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018838:	f1ba 0f01 	cmp.w	sl, #1
 801883c:	f200 8114 	bhi.w	8018a68 <_scanf_float+0x2a4>
 8018840:	9b01      	ldr	r3, [sp, #4]
 8018842:	429e      	cmp	r6, r3
 8018844:	f200 8105 	bhi.w	8018a52 <_scanf_float+0x28e>
 8018848:	2001      	movs	r0, #1
 801884a:	b007      	add	sp, #28
 801884c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018850:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8018854:	2a0d      	cmp	r2, #13
 8018856:	d8e8      	bhi.n	801882a <_scanf_float+0x66>
 8018858:	a101      	add	r1, pc, #4	@ (adr r1, 8018860 <_scanf_float+0x9c>)
 801885a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801885e:	bf00      	nop
 8018860:	080189a9 	.word	0x080189a9
 8018864:	0801882b 	.word	0x0801882b
 8018868:	0801882b 	.word	0x0801882b
 801886c:	0801882b 	.word	0x0801882b
 8018870:	08018a05 	.word	0x08018a05
 8018874:	080189df 	.word	0x080189df
 8018878:	0801882b 	.word	0x0801882b
 801887c:	0801882b 	.word	0x0801882b
 8018880:	080189b7 	.word	0x080189b7
 8018884:	0801882b 	.word	0x0801882b
 8018888:	0801882b 	.word	0x0801882b
 801888c:	0801882b 	.word	0x0801882b
 8018890:	0801882b 	.word	0x0801882b
 8018894:	08018973 	.word	0x08018973
 8018898:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801889c:	e7da      	b.n	8018854 <_scanf_float+0x90>
 801889e:	290e      	cmp	r1, #14
 80188a0:	d8c3      	bhi.n	801882a <_scanf_float+0x66>
 80188a2:	a001      	add	r0, pc, #4	@ (adr r0, 80188a8 <_scanf_float+0xe4>)
 80188a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80188a8:	08018963 	.word	0x08018963
 80188ac:	0801882b 	.word	0x0801882b
 80188b0:	08018963 	.word	0x08018963
 80188b4:	080189f3 	.word	0x080189f3
 80188b8:	0801882b 	.word	0x0801882b
 80188bc:	08018905 	.word	0x08018905
 80188c0:	08018949 	.word	0x08018949
 80188c4:	08018949 	.word	0x08018949
 80188c8:	08018949 	.word	0x08018949
 80188cc:	08018949 	.word	0x08018949
 80188d0:	08018949 	.word	0x08018949
 80188d4:	08018949 	.word	0x08018949
 80188d8:	08018949 	.word	0x08018949
 80188dc:	08018949 	.word	0x08018949
 80188e0:	08018949 	.word	0x08018949
 80188e4:	2b6e      	cmp	r3, #110	@ 0x6e
 80188e6:	d809      	bhi.n	80188fc <_scanf_float+0x138>
 80188e8:	2b60      	cmp	r3, #96	@ 0x60
 80188ea:	d8b1      	bhi.n	8018850 <_scanf_float+0x8c>
 80188ec:	2b54      	cmp	r3, #84	@ 0x54
 80188ee:	d07b      	beq.n	80189e8 <_scanf_float+0x224>
 80188f0:	2b59      	cmp	r3, #89	@ 0x59
 80188f2:	d19a      	bne.n	801882a <_scanf_float+0x66>
 80188f4:	2d07      	cmp	r5, #7
 80188f6:	d198      	bne.n	801882a <_scanf_float+0x66>
 80188f8:	2508      	movs	r5, #8
 80188fa:	e02f      	b.n	801895c <_scanf_float+0x198>
 80188fc:	2b74      	cmp	r3, #116	@ 0x74
 80188fe:	d073      	beq.n	80189e8 <_scanf_float+0x224>
 8018900:	2b79      	cmp	r3, #121	@ 0x79
 8018902:	e7f6      	b.n	80188f2 <_scanf_float+0x12e>
 8018904:	6821      	ldr	r1, [r4, #0]
 8018906:	05c8      	lsls	r0, r1, #23
 8018908:	d51e      	bpl.n	8018948 <_scanf_float+0x184>
 801890a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801890e:	6021      	str	r1, [r4, #0]
 8018910:	3701      	adds	r7, #1
 8018912:	f1bb 0f00 	cmp.w	fp, #0
 8018916:	d003      	beq.n	8018920 <_scanf_float+0x15c>
 8018918:	3201      	adds	r2, #1
 801891a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801891e:	60a2      	str	r2, [r4, #8]
 8018920:	68a3      	ldr	r3, [r4, #8]
 8018922:	3b01      	subs	r3, #1
 8018924:	60a3      	str	r3, [r4, #8]
 8018926:	6923      	ldr	r3, [r4, #16]
 8018928:	3301      	adds	r3, #1
 801892a:	6123      	str	r3, [r4, #16]
 801892c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018930:	3b01      	subs	r3, #1
 8018932:	2b00      	cmp	r3, #0
 8018934:	f8c9 3004 	str.w	r3, [r9, #4]
 8018938:	f340 8082 	ble.w	8018a40 <_scanf_float+0x27c>
 801893c:	f8d9 3000 	ldr.w	r3, [r9]
 8018940:	3301      	adds	r3, #1
 8018942:	f8c9 3000 	str.w	r3, [r9]
 8018946:	e762      	b.n	801880e <_scanf_float+0x4a>
 8018948:	eb1a 0105 	adds.w	r1, sl, r5
 801894c:	f47f af6d 	bne.w	801882a <_scanf_float+0x66>
 8018950:	6822      	ldr	r2, [r4, #0]
 8018952:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8018956:	6022      	str	r2, [r4, #0]
 8018958:	460d      	mov	r5, r1
 801895a:	468a      	mov	sl, r1
 801895c:	f806 3b01 	strb.w	r3, [r6], #1
 8018960:	e7de      	b.n	8018920 <_scanf_float+0x15c>
 8018962:	6822      	ldr	r2, [r4, #0]
 8018964:	0610      	lsls	r0, r2, #24
 8018966:	f57f af60 	bpl.w	801882a <_scanf_float+0x66>
 801896a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801896e:	6022      	str	r2, [r4, #0]
 8018970:	e7f4      	b.n	801895c <_scanf_float+0x198>
 8018972:	f1ba 0f00 	cmp.w	sl, #0
 8018976:	d10c      	bne.n	8018992 <_scanf_float+0x1ce>
 8018978:	b977      	cbnz	r7, 8018998 <_scanf_float+0x1d4>
 801897a:	6822      	ldr	r2, [r4, #0]
 801897c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018980:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018984:	d108      	bne.n	8018998 <_scanf_float+0x1d4>
 8018986:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801898a:	6022      	str	r2, [r4, #0]
 801898c:	f04f 0a01 	mov.w	sl, #1
 8018990:	e7e4      	b.n	801895c <_scanf_float+0x198>
 8018992:	f1ba 0f02 	cmp.w	sl, #2
 8018996:	d050      	beq.n	8018a3a <_scanf_float+0x276>
 8018998:	2d01      	cmp	r5, #1
 801899a:	d002      	beq.n	80189a2 <_scanf_float+0x1de>
 801899c:	2d04      	cmp	r5, #4
 801899e:	f47f af44 	bne.w	801882a <_scanf_float+0x66>
 80189a2:	3501      	adds	r5, #1
 80189a4:	b2ed      	uxtb	r5, r5
 80189a6:	e7d9      	b.n	801895c <_scanf_float+0x198>
 80189a8:	f1ba 0f01 	cmp.w	sl, #1
 80189ac:	f47f af3d 	bne.w	801882a <_scanf_float+0x66>
 80189b0:	f04f 0a02 	mov.w	sl, #2
 80189b4:	e7d2      	b.n	801895c <_scanf_float+0x198>
 80189b6:	b975      	cbnz	r5, 80189d6 <_scanf_float+0x212>
 80189b8:	2f00      	cmp	r7, #0
 80189ba:	f47f af37 	bne.w	801882c <_scanf_float+0x68>
 80189be:	6822      	ldr	r2, [r4, #0]
 80189c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80189c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80189c8:	f040 80fc 	bne.w	8018bc4 <_scanf_float+0x400>
 80189cc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80189d0:	6022      	str	r2, [r4, #0]
 80189d2:	2501      	movs	r5, #1
 80189d4:	e7c2      	b.n	801895c <_scanf_float+0x198>
 80189d6:	2d03      	cmp	r5, #3
 80189d8:	d0e3      	beq.n	80189a2 <_scanf_float+0x1de>
 80189da:	2d05      	cmp	r5, #5
 80189dc:	e7df      	b.n	801899e <_scanf_float+0x1da>
 80189de:	2d02      	cmp	r5, #2
 80189e0:	f47f af23 	bne.w	801882a <_scanf_float+0x66>
 80189e4:	2503      	movs	r5, #3
 80189e6:	e7b9      	b.n	801895c <_scanf_float+0x198>
 80189e8:	2d06      	cmp	r5, #6
 80189ea:	f47f af1e 	bne.w	801882a <_scanf_float+0x66>
 80189ee:	2507      	movs	r5, #7
 80189f0:	e7b4      	b.n	801895c <_scanf_float+0x198>
 80189f2:	6822      	ldr	r2, [r4, #0]
 80189f4:	0591      	lsls	r1, r2, #22
 80189f6:	f57f af18 	bpl.w	801882a <_scanf_float+0x66>
 80189fa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80189fe:	6022      	str	r2, [r4, #0]
 8018a00:	9702      	str	r7, [sp, #8]
 8018a02:	e7ab      	b.n	801895c <_scanf_float+0x198>
 8018a04:	6822      	ldr	r2, [r4, #0]
 8018a06:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8018a0a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8018a0e:	d005      	beq.n	8018a1c <_scanf_float+0x258>
 8018a10:	0550      	lsls	r0, r2, #21
 8018a12:	f57f af0a 	bpl.w	801882a <_scanf_float+0x66>
 8018a16:	2f00      	cmp	r7, #0
 8018a18:	f000 80d4 	beq.w	8018bc4 <_scanf_float+0x400>
 8018a1c:	0591      	lsls	r1, r2, #22
 8018a1e:	bf58      	it	pl
 8018a20:	9902      	ldrpl	r1, [sp, #8]
 8018a22:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018a26:	bf58      	it	pl
 8018a28:	1a79      	subpl	r1, r7, r1
 8018a2a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8018a2e:	bf58      	it	pl
 8018a30:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018a34:	6022      	str	r2, [r4, #0]
 8018a36:	2700      	movs	r7, #0
 8018a38:	e790      	b.n	801895c <_scanf_float+0x198>
 8018a3a:	f04f 0a03 	mov.w	sl, #3
 8018a3e:	e78d      	b.n	801895c <_scanf_float+0x198>
 8018a40:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018a44:	4649      	mov	r1, r9
 8018a46:	4640      	mov	r0, r8
 8018a48:	4798      	blx	r3
 8018a4a:	2800      	cmp	r0, #0
 8018a4c:	f43f aedf 	beq.w	801880e <_scanf_float+0x4a>
 8018a50:	e6eb      	b.n	801882a <_scanf_float+0x66>
 8018a52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018a5a:	464a      	mov	r2, r9
 8018a5c:	4640      	mov	r0, r8
 8018a5e:	4798      	blx	r3
 8018a60:	6923      	ldr	r3, [r4, #16]
 8018a62:	3b01      	subs	r3, #1
 8018a64:	6123      	str	r3, [r4, #16]
 8018a66:	e6eb      	b.n	8018840 <_scanf_float+0x7c>
 8018a68:	1e6b      	subs	r3, r5, #1
 8018a6a:	2b06      	cmp	r3, #6
 8018a6c:	d824      	bhi.n	8018ab8 <_scanf_float+0x2f4>
 8018a6e:	2d02      	cmp	r5, #2
 8018a70:	d836      	bhi.n	8018ae0 <_scanf_float+0x31c>
 8018a72:	9b01      	ldr	r3, [sp, #4]
 8018a74:	429e      	cmp	r6, r3
 8018a76:	f67f aee7 	bls.w	8018848 <_scanf_float+0x84>
 8018a7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018a82:	464a      	mov	r2, r9
 8018a84:	4640      	mov	r0, r8
 8018a86:	4798      	blx	r3
 8018a88:	6923      	ldr	r3, [r4, #16]
 8018a8a:	3b01      	subs	r3, #1
 8018a8c:	6123      	str	r3, [r4, #16]
 8018a8e:	e7f0      	b.n	8018a72 <_scanf_float+0x2ae>
 8018a90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a94:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8018a98:	464a      	mov	r2, r9
 8018a9a:	4640      	mov	r0, r8
 8018a9c:	4798      	blx	r3
 8018a9e:	6923      	ldr	r3, [r4, #16]
 8018aa0:	3b01      	subs	r3, #1
 8018aa2:	6123      	str	r3, [r4, #16]
 8018aa4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018aa8:	fa5f fa8a 	uxtb.w	sl, sl
 8018aac:	f1ba 0f02 	cmp.w	sl, #2
 8018ab0:	d1ee      	bne.n	8018a90 <_scanf_float+0x2cc>
 8018ab2:	3d03      	subs	r5, #3
 8018ab4:	b2ed      	uxtb	r5, r5
 8018ab6:	1b76      	subs	r6, r6, r5
 8018ab8:	6823      	ldr	r3, [r4, #0]
 8018aba:	05da      	lsls	r2, r3, #23
 8018abc:	d530      	bpl.n	8018b20 <_scanf_float+0x35c>
 8018abe:	055b      	lsls	r3, r3, #21
 8018ac0:	d511      	bpl.n	8018ae6 <_scanf_float+0x322>
 8018ac2:	9b01      	ldr	r3, [sp, #4]
 8018ac4:	429e      	cmp	r6, r3
 8018ac6:	f67f aebf 	bls.w	8018848 <_scanf_float+0x84>
 8018aca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018ace:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018ad2:	464a      	mov	r2, r9
 8018ad4:	4640      	mov	r0, r8
 8018ad6:	4798      	blx	r3
 8018ad8:	6923      	ldr	r3, [r4, #16]
 8018ada:	3b01      	subs	r3, #1
 8018adc:	6123      	str	r3, [r4, #16]
 8018ade:	e7f0      	b.n	8018ac2 <_scanf_float+0x2fe>
 8018ae0:	46aa      	mov	sl, r5
 8018ae2:	46b3      	mov	fp, r6
 8018ae4:	e7de      	b.n	8018aa4 <_scanf_float+0x2e0>
 8018ae6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8018aea:	6923      	ldr	r3, [r4, #16]
 8018aec:	2965      	cmp	r1, #101	@ 0x65
 8018aee:	f103 33ff 	add.w	r3, r3, #4294967295
 8018af2:	f106 35ff 	add.w	r5, r6, #4294967295
 8018af6:	6123      	str	r3, [r4, #16]
 8018af8:	d00c      	beq.n	8018b14 <_scanf_float+0x350>
 8018afa:	2945      	cmp	r1, #69	@ 0x45
 8018afc:	d00a      	beq.n	8018b14 <_scanf_float+0x350>
 8018afe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018b02:	464a      	mov	r2, r9
 8018b04:	4640      	mov	r0, r8
 8018b06:	4798      	blx	r3
 8018b08:	6923      	ldr	r3, [r4, #16]
 8018b0a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018b0e:	3b01      	subs	r3, #1
 8018b10:	1eb5      	subs	r5, r6, #2
 8018b12:	6123      	str	r3, [r4, #16]
 8018b14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018b18:	464a      	mov	r2, r9
 8018b1a:	4640      	mov	r0, r8
 8018b1c:	4798      	blx	r3
 8018b1e:	462e      	mov	r6, r5
 8018b20:	6822      	ldr	r2, [r4, #0]
 8018b22:	f012 0210 	ands.w	r2, r2, #16
 8018b26:	d001      	beq.n	8018b2c <_scanf_float+0x368>
 8018b28:	2000      	movs	r0, #0
 8018b2a:	e68e      	b.n	801884a <_scanf_float+0x86>
 8018b2c:	7032      	strb	r2, [r6, #0]
 8018b2e:	6823      	ldr	r3, [r4, #0]
 8018b30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8018b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018b38:	d123      	bne.n	8018b82 <_scanf_float+0x3be>
 8018b3a:	9b02      	ldr	r3, [sp, #8]
 8018b3c:	429f      	cmp	r7, r3
 8018b3e:	d00a      	beq.n	8018b56 <_scanf_float+0x392>
 8018b40:	1bda      	subs	r2, r3, r7
 8018b42:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8018b46:	429e      	cmp	r6, r3
 8018b48:	bf28      	it	cs
 8018b4a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8018b4e:	491e      	ldr	r1, [pc, #120]	@ (8018bc8 <_scanf_float+0x404>)
 8018b50:	4630      	mov	r0, r6
 8018b52:	f000 f947 	bl	8018de4 <siprintf>
 8018b56:	9901      	ldr	r1, [sp, #4]
 8018b58:	2200      	movs	r2, #0
 8018b5a:	4640      	mov	r0, r8
 8018b5c:	f002 fc4e 	bl	801b3fc <_strtod_r>
 8018b60:	9b03      	ldr	r3, [sp, #12]
 8018b62:	6821      	ldr	r1, [r4, #0]
 8018b64:	681b      	ldr	r3, [r3, #0]
 8018b66:	f011 0f02 	tst.w	r1, #2
 8018b6a:	f103 0204 	add.w	r2, r3, #4
 8018b6e:	d015      	beq.n	8018b9c <_scanf_float+0x3d8>
 8018b70:	9903      	ldr	r1, [sp, #12]
 8018b72:	600a      	str	r2, [r1, #0]
 8018b74:	681b      	ldr	r3, [r3, #0]
 8018b76:	ed83 0b00 	vstr	d0, [r3]
 8018b7a:	68e3      	ldr	r3, [r4, #12]
 8018b7c:	3301      	adds	r3, #1
 8018b7e:	60e3      	str	r3, [r4, #12]
 8018b80:	e7d2      	b.n	8018b28 <_scanf_float+0x364>
 8018b82:	9b04      	ldr	r3, [sp, #16]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d0e6      	beq.n	8018b56 <_scanf_float+0x392>
 8018b88:	9905      	ldr	r1, [sp, #20]
 8018b8a:	230a      	movs	r3, #10
 8018b8c:	3101      	adds	r1, #1
 8018b8e:	4640      	mov	r0, r8
 8018b90:	f7ff f9e2 	bl	8017f58 <_strtol_r>
 8018b94:	9b04      	ldr	r3, [sp, #16]
 8018b96:	9e05      	ldr	r6, [sp, #20]
 8018b98:	1ac2      	subs	r2, r0, r3
 8018b9a:	e7d2      	b.n	8018b42 <_scanf_float+0x37e>
 8018b9c:	f011 0f04 	tst.w	r1, #4
 8018ba0:	9903      	ldr	r1, [sp, #12]
 8018ba2:	600a      	str	r2, [r1, #0]
 8018ba4:	d1e6      	bne.n	8018b74 <_scanf_float+0x3b0>
 8018ba6:	eeb4 0b40 	vcmp.f64	d0, d0
 8018baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018bae:	681d      	ldr	r5, [r3, #0]
 8018bb0:	d705      	bvc.n	8018bbe <_scanf_float+0x3fa>
 8018bb2:	4806      	ldr	r0, [pc, #24]	@ (8018bcc <_scanf_float+0x408>)
 8018bb4:	f000 faba 	bl	801912c <nanf>
 8018bb8:	ed85 0a00 	vstr	s0, [r5]
 8018bbc:	e7dd      	b.n	8018b7a <_scanf_float+0x3b6>
 8018bbe:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018bc2:	e7f9      	b.n	8018bb8 <_scanf_float+0x3f4>
 8018bc4:	2700      	movs	r7, #0
 8018bc6:	e635      	b.n	8018834 <_scanf_float+0x70>
 8018bc8:	0801f81f 	.word	0x0801f81f
 8018bcc:	0801f85f 	.word	0x0801f85f

08018bd0 <std>:
 8018bd0:	2300      	movs	r3, #0
 8018bd2:	b510      	push	{r4, lr}
 8018bd4:	4604      	mov	r4, r0
 8018bd6:	e9c0 3300 	strd	r3, r3, [r0]
 8018bda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018bde:	6083      	str	r3, [r0, #8]
 8018be0:	8181      	strh	r1, [r0, #12]
 8018be2:	6643      	str	r3, [r0, #100]	@ 0x64
 8018be4:	81c2      	strh	r2, [r0, #14]
 8018be6:	6183      	str	r3, [r0, #24]
 8018be8:	4619      	mov	r1, r3
 8018bea:	2208      	movs	r2, #8
 8018bec:	305c      	adds	r0, #92	@ 0x5c
 8018bee:	f000 f988 	bl	8018f02 <memset>
 8018bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8018c28 <std+0x58>)
 8018bf4:	6263      	str	r3, [r4, #36]	@ 0x24
 8018bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8018c2c <std+0x5c>)
 8018bf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8018c30 <std+0x60>)
 8018bfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8018c34 <std+0x64>)
 8018c00:	6323      	str	r3, [r4, #48]	@ 0x30
 8018c02:	4b0d      	ldr	r3, [pc, #52]	@ (8018c38 <std+0x68>)
 8018c04:	6224      	str	r4, [r4, #32]
 8018c06:	429c      	cmp	r4, r3
 8018c08:	d006      	beq.n	8018c18 <std+0x48>
 8018c0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018c0e:	4294      	cmp	r4, r2
 8018c10:	d002      	beq.n	8018c18 <std+0x48>
 8018c12:	33d0      	adds	r3, #208	@ 0xd0
 8018c14:	429c      	cmp	r4, r3
 8018c16:	d105      	bne.n	8018c24 <std+0x54>
 8018c18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c20:	f000 ba72 	b.w	8019108 <__retarget_lock_init_recursive>
 8018c24:	bd10      	pop	{r4, pc}
 8018c26:	bf00      	nop
 8018c28:	08018e29 	.word	0x08018e29
 8018c2c:	08018e4b 	.word	0x08018e4b
 8018c30:	08018e83 	.word	0x08018e83
 8018c34:	08018ea7 	.word	0x08018ea7
 8018c38:	20066f78 	.word	0x20066f78

08018c3c <stdio_exit_handler>:
 8018c3c:	4a02      	ldr	r2, [pc, #8]	@ (8018c48 <stdio_exit_handler+0xc>)
 8018c3e:	4903      	ldr	r1, [pc, #12]	@ (8018c4c <stdio_exit_handler+0x10>)
 8018c40:	4803      	ldr	r0, [pc, #12]	@ (8018c50 <stdio_exit_handler+0x14>)
 8018c42:	f000 b869 	b.w	8018d18 <_fwalk_sglue>
 8018c46:	bf00      	nop
 8018c48:	20000030 	.word	0x20000030
 8018c4c:	0801ba45 	.word	0x0801ba45
 8018c50:	20000040 	.word	0x20000040

08018c54 <cleanup_stdio>:
 8018c54:	6841      	ldr	r1, [r0, #4]
 8018c56:	4b0c      	ldr	r3, [pc, #48]	@ (8018c88 <cleanup_stdio+0x34>)
 8018c58:	4299      	cmp	r1, r3
 8018c5a:	b510      	push	{r4, lr}
 8018c5c:	4604      	mov	r4, r0
 8018c5e:	d001      	beq.n	8018c64 <cleanup_stdio+0x10>
 8018c60:	f002 fef0 	bl	801ba44 <_fflush_r>
 8018c64:	68a1      	ldr	r1, [r4, #8]
 8018c66:	4b09      	ldr	r3, [pc, #36]	@ (8018c8c <cleanup_stdio+0x38>)
 8018c68:	4299      	cmp	r1, r3
 8018c6a:	d002      	beq.n	8018c72 <cleanup_stdio+0x1e>
 8018c6c:	4620      	mov	r0, r4
 8018c6e:	f002 fee9 	bl	801ba44 <_fflush_r>
 8018c72:	68e1      	ldr	r1, [r4, #12]
 8018c74:	4b06      	ldr	r3, [pc, #24]	@ (8018c90 <cleanup_stdio+0x3c>)
 8018c76:	4299      	cmp	r1, r3
 8018c78:	d004      	beq.n	8018c84 <cleanup_stdio+0x30>
 8018c7a:	4620      	mov	r0, r4
 8018c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c80:	f002 bee0 	b.w	801ba44 <_fflush_r>
 8018c84:	bd10      	pop	{r4, pc}
 8018c86:	bf00      	nop
 8018c88:	20066f78 	.word	0x20066f78
 8018c8c:	20066fe0 	.word	0x20066fe0
 8018c90:	20067048 	.word	0x20067048

08018c94 <global_stdio_init.part.0>:
 8018c94:	b510      	push	{r4, lr}
 8018c96:	4b0b      	ldr	r3, [pc, #44]	@ (8018cc4 <global_stdio_init.part.0+0x30>)
 8018c98:	4c0b      	ldr	r4, [pc, #44]	@ (8018cc8 <global_stdio_init.part.0+0x34>)
 8018c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8018ccc <global_stdio_init.part.0+0x38>)
 8018c9c:	601a      	str	r2, [r3, #0]
 8018c9e:	4620      	mov	r0, r4
 8018ca0:	2200      	movs	r2, #0
 8018ca2:	2104      	movs	r1, #4
 8018ca4:	f7ff ff94 	bl	8018bd0 <std>
 8018ca8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018cac:	2201      	movs	r2, #1
 8018cae:	2109      	movs	r1, #9
 8018cb0:	f7ff ff8e 	bl	8018bd0 <std>
 8018cb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018cb8:	2202      	movs	r2, #2
 8018cba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cbe:	2112      	movs	r1, #18
 8018cc0:	f7ff bf86 	b.w	8018bd0 <std>
 8018cc4:	200670b0 	.word	0x200670b0
 8018cc8:	20066f78 	.word	0x20066f78
 8018ccc:	08018c3d 	.word	0x08018c3d

08018cd0 <__sfp_lock_acquire>:
 8018cd0:	4801      	ldr	r0, [pc, #4]	@ (8018cd8 <__sfp_lock_acquire+0x8>)
 8018cd2:	f000 ba1a 	b.w	801910a <__retarget_lock_acquire_recursive>
 8018cd6:	bf00      	nop
 8018cd8:	200670b9 	.word	0x200670b9

08018cdc <__sfp_lock_release>:
 8018cdc:	4801      	ldr	r0, [pc, #4]	@ (8018ce4 <__sfp_lock_release+0x8>)
 8018cde:	f000 ba15 	b.w	801910c <__retarget_lock_release_recursive>
 8018ce2:	bf00      	nop
 8018ce4:	200670b9 	.word	0x200670b9

08018ce8 <__sinit>:
 8018ce8:	b510      	push	{r4, lr}
 8018cea:	4604      	mov	r4, r0
 8018cec:	f7ff fff0 	bl	8018cd0 <__sfp_lock_acquire>
 8018cf0:	6a23      	ldr	r3, [r4, #32]
 8018cf2:	b11b      	cbz	r3, 8018cfc <__sinit+0x14>
 8018cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cf8:	f7ff bff0 	b.w	8018cdc <__sfp_lock_release>
 8018cfc:	4b04      	ldr	r3, [pc, #16]	@ (8018d10 <__sinit+0x28>)
 8018cfe:	6223      	str	r3, [r4, #32]
 8018d00:	4b04      	ldr	r3, [pc, #16]	@ (8018d14 <__sinit+0x2c>)
 8018d02:	681b      	ldr	r3, [r3, #0]
 8018d04:	2b00      	cmp	r3, #0
 8018d06:	d1f5      	bne.n	8018cf4 <__sinit+0xc>
 8018d08:	f7ff ffc4 	bl	8018c94 <global_stdio_init.part.0>
 8018d0c:	e7f2      	b.n	8018cf4 <__sinit+0xc>
 8018d0e:	bf00      	nop
 8018d10:	08018c55 	.word	0x08018c55
 8018d14:	200670b0 	.word	0x200670b0

08018d18 <_fwalk_sglue>:
 8018d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018d1c:	4607      	mov	r7, r0
 8018d1e:	4688      	mov	r8, r1
 8018d20:	4614      	mov	r4, r2
 8018d22:	2600      	movs	r6, #0
 8018d24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018d28:	f1b9 0901 	subs.w	r9, r9, #1
 8018d2c:	d505      	bpl.n	8018d3a <_fwalk_sglue+0x22>
 8018d2e:	6824      	ldr	r4, [r4, #0]
 8018d30:	2c00      	cmp	r4, #0
 8018d32:	d1f7      	bne.n	8018d24 <_fwalk_sglue+0xc>
 8018d34:	4630      	mov	r0, r6
 8018d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d3a:	89ab      	ldrh	r3, [r5, #12]
 8018d3c:	2b01      	cmp	r3, #1
 8018d3e:	d907      	bls.n	8018d50 <_fwalk_sglue+0x38>
 8018d40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018d44:	3301      	adds	r3, #1
 8018d46:	d003      	beq.n	8018d50 <_fwalk_sglue+0x38>
 8018d48:	4629      	mov	r1, r5
 8018d4a:	4638      	mov	r0, r7
 8018d4c:	47c0      	blx	r8
 8018d4e:	4306      	orrs	r6, r0
 8018d50:	3568      	adds	r5, #104	@ 0x68
 8018d52:	e7e9      	b.n	8018d28 <_fwalk_sglue+0x10>

08018d54 <iprintf>:
 8018d54:	b40f      	push	{r0, r1, r2, r3}
 8018d56:	b507      	push	{r0, r1, r2, lr}
 8018d58:	4906      	ldr	r1, [pc, #24]	@ (8018d74 <iprintf+0x20>)
 8018d5a:	ab04      	add	r3, sp, #16
 8018d5c:	6808      	ldr	r0, [r1, #0]
 8018d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018d62:	6881      	ldr	r1, [r0, #8]
 8018d64:	9301      	str	r3, [sp, #4]
 8018d66:	f002 fcd1 	bl	801b70c <_vfiprintf_r>
 8018d6a:	b003      	add	sp, #12
 8018d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018d70:	b004      	add	sp, #16
 8018d72:	4770      	bx	lr
 8018d74:	2000003c 	.word	0x2000003c

08018d78 <sniprintf>:
 8018d78:	b40c      	push	{r2, r3}
 8018d7a:	b530      	push	{r4, r5, lr}
 8018d7c:	4b18      	ldr	r3, [pc, #96]	@ (8018de0 <sniprintf+0x68>)
 8018d7e:	1e0c      	subs	r4, r1, #0
 8018d80:	681d      	ldr	r5, [r3, #0]
 8018d82:	b09d      	sub	sp, #116	@ 0x74
 8018d84:	da08      	bge.n	8018d98 <sniprintf+0x20>
 8018d86:	238b      	movs	r3, #139	@ 0x8b
 8018d88:	602b      	str	r3, [r5, #0]
 8018d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8018d8e:	b01d      	add	sp, #116	@ 0x74
 8018d90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018d94:	b002      	add	sp, #8
 8018d96:	4770      	bx	lr
 8018d98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018d9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018da0:	f04f 0300 	mov.w	r3, #0
 8018da4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018da6:	bf14      	ite	ne
 8018da8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018dac:	4623      	moveq	r3, r4
 8018dae:	9304      	str	r3, [sp, #16]
 8018db0:	9307      	str	r3, [sp, #28]
 8018db2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018db6:	9002      	str	r0, [sp, #8]
 8018db8:	9006      	str	r0, [sp, #24]
 8018dba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018dbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018dc0:	ab21      	add	r3, sp, #132	@ 0x84
 8018dc2:	a902      	add	r1, sp, #8
 8018dc4:	4628      	mov	r0, r5
 8018dc6:	9301      	str	r3, [sp, #4]
 8018dc8:	f002 fb7a 	bl	801b4c0 <_svfiprintf_r>
 8018dcc:	1c43      	adds	r3, r0, #1
 8018dce:	bfbc      	itt	lt
 8018dd0:	238b      	movlt	r3, #139	@ 0x8b
 8018dd2:	602b      	strlt	r3, [r5, #0]
 8018dd4:	2c00      	cmp	r4, #0
 8018dd6:	d0da      	beq.n	8018d8e <sniprintf+0x16>
 8018dd8:	9b02      	ldr	r3, [sp, #8]
 8018dda:	2200      	movs	r2, #0
 8018ddc:	701a      	strb	r2, [r3, #0]
 8018dde:	e7d6      	b.n	8018d8e <sniprintf+0x16>
 8018de0:	2000003c 	.word	0x2000003c

08018de4 <siprintf>:
 8018de4:	b40e      	push	{r1, r2, r3}
 8018de6:	b510      	push	{r4, lr}
 8018de8:	b09d      	sub	sp, #116	@ 0x74
 8018dea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018dec:	9002      	str	r0, [sp, #8]
 8018dee:	9006      	str	r0, [sp, #24]
 8018df0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018df4:	480a      	ldr	r0, [pc, #40]	@ (8018e20 <siprintf+0x3c>)
 8018df6:	9107      	str	r1, [sp, #28]
 8018df8:	9104      	str	r1, [sp, #16]
 8018dfa:	490a      	ldr	r1, [pc, #40]	@ (8018e24 <siprintf+0x40>)
 8018dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8018e00:	9105      	str	r1, [sp, #20]
 8018e02:	2400      	movs	r4, #0
 8018e04:	a902      	add	r1, sp, #8
 8018e06:	6800      	ldr	r0, [r0, #0]
 8018e08:	9301      	str	r3, [sp, #4]
 8018e0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018e0c:	f002 fb58 	bl	801b4c0 <_svfiprintf_r>
 8018e10:	9b02      	ldr	r3, [sp, #8]
 8018e12:	701c      	strb	r4, [r3, #0]
 8018e14:	b01d      	add	sp, #116	@ 0x74
 8018e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e1a:	b003      	add	sp, #12
 8018e1c:	4770      	bx	lr
 8018e1e:	bf00      	nop
 8018e20:	2000003c 	.word	0x2000003c
 8018e24:	ffff0208 	.word	0xffff0208

08018e28 <__sread>:
 8018e28:	b510      	push	{r4, lr}
 8018e2a:	460c      	mov	r4, r1
 8018e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e30:	f000 f91c 	bl	801906c <_read_r>
 8018e34:	2800      	cmp	r0, #0
 8018e36:	bfab      	itete	ge
 8018e38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018e3a:	89a3      	ldrhlt	r3, [r4, #12]
 8018e3c:	181b      	addge	r3, r3, r0
 8018e3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018e42:	bfac      	ite	ge
 8018e44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018e46:	81a3      	strhlt	r3, [r4, #12]
 8018e48:	bd10      	pop	{r4, pc}

08018e4a <__swrite>:
 8018e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e4e:	461f      	mov	r7, r3
 8018e50:	898b      	ldrh	r3, [r1, #12]
 8018e52:	05db      	lsls	r3, r3, #23
 8018e54:	4605      	mov	r5, r0
 8018e56:	460c      	mov	r4, r1
 8018e58:	4616      	mov	r6, r2
 8018e5a:	d505      	bpl.n	8018e68 <__swrite+0x1e>
 8018e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e60:	2302      	movs	r3, #2
 8018e62:	2200      	movs	r2, #0
 8018e64:	f000 f8f0 	bl	8019048 <_lseek_r>
 8018e68:	89a3      	ldrh	r3, [r4, #12]
 8018e6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018e6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018e72:	81a3      	strh	r3, [r4, #12]
 8018e74:	4632      	mov	r2, r6
 8018e76:	463b      	mov	r3, r7
 8018e78:	4628      	mov	r0, r5
 8018e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018e7e:	f000 b907 	b.w	8019090 <_write_r>

08018e82 <__sseek>:
 8018e82:	b510      	push	{r4, lr}
 8018e84:	460c      	mov	r4, r1
 8018e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e8a:	f000 f8dd 	bl	8019048 <_lseek_r>
 8018e8e:	1c43      	adds	r3, r0, #1
 8018e90:	89a3      	ldrh	r3, [r4, #12]
 8018e92:	bf15      	itete	ne
 8018e94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018e96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018e9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018e9e:	81a3      	strheq	r3, [r4, #12]
 8018ea0:	bf18      	it	ne
 8018ea2:	81a3      	strhne	r3, [r4, #12]
 8018ea4:	bd10      	pop	{r4, pc}

08018ea6 <__sclose>:
 8018ea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018eaa:	f000 b85f 	b.w	8018f6c <_close_r>

08018eae <memcmp>:
 8018eae:	b510      	push	{r4, lr}
 8018eb0:	3901      	subs	r1, #1
 8018eb2:	4402      	add	r2, r0
 8018eb4:	4290      	cmp	r0, r2
 8018eb6:	d101      	bne.n	8018ebc <memcmp+0xe>
 8018eb8:	2000      	movs	r0, #0
 8018eba:	e005      	b.n	8018ec8 <memcmp+0x1a>
 8018ebc:	7803      	ldrb	r3, [r0, #0]
 8018ebe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018ec2:	42a3      	cmp	r3, r4
 8018ec4:	d001      	beq.n	8018eca <memcmp+0x1c>
 8018ec6:	1b18      	subs	r0, r3, r4
 8018ec8:	bd10      	pop	{r4, pc}
 8018eca:	3001      	adds	r0, #1
 8018ecc:	e7f2      	b.n	8018eb4 <memcmp+0x6>

08018ece <memmove>:
 8018ece:	4288      	cmp	r0, r1
 8018ed0:	b510      	push	{r4, lr}
 8018ed2:	eb01 0402 	add.w	r4, r1, r2
 8018ed6:	d902      	bls.n	8018ede <memmove+0x10>
 8018ed8:	4284      	cmp	r4, r0
 8018eda:	4623      	mov	r3, r4
 8018edc:	d807      	bhi.n	8018eee <memmove+0x20>
 8018ede:	1e43      	subs	r3, r0, #1
 8018ee0:	42a1      	cmp	r1, r4
 8018ee2:	d008      	beq.n	8018ef6 <memmove+0x28>
 8018ee4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ee8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018eec:	e7f8      	b.n	8018ee0 <memmove+0x12>
 8018eee:	4402      	add	r2, r0
 8018ef0:	4601      	mov	r1, r0
 8018ef2:	428a      	cmp	r2, r1
 8018ef4:	d100      	bne.n	8018ef8 <memmove+0x2a>
 8018ef6:	bd10      	pop	{r4, pc}
 8018ef8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018efc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018f00:	e7f7      	b.n	8018ef2 <memmove+0x24>

08018f02 <memset>:
 8018f02:	4402      	add	r2, r0
 8018f04:	4603      	mov	r3, r0
 8018f06:	4293      	cmp	r3, r2
 8018f08:	d100      	bne.n	8018f0c <memset+0xa>
 8018f0a:	4770      	bx	lr
 8018f0c:	f803 1b01 	strb.w	r1, [r3], #1
 8018f10:	e7f9      	b.n	8018f06 <memset+0x4>

08018f12 <strncmp>:
 8018f12:	b510      	push	{r4, lr}
 8018f14:	b16a      	cbz	r2, 8018f32 <strncmp+0x20>
 8018f16:	3901      	subs	r1, #1
 8018f18:	1884      	adds	r4, r0, r2
 8018f1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018f1e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018f22:	429a      	cmp	r2, r3
 8018f24:	d103      	bne.n	8018f2e <strncmp+0x1c>
 8018f26:	42a0      	cmp	r0, r4
 8018f28:	d001      	beq.n	8018f2e <strncmp+0x1c>
 8018f2a:	2a00      	cmp	r2, #0
 8018f2c:	d1f5      	bne.n	8018f1a <strncmp+0x8>
 8018f2e:	1ad0      	subs	r0, r2, r3
 8018f30:	bd10      	pop	{r4, pc}
 8018f32:	4610      	mov	r0, r2
 8018f34:	e7fc      	b.n	8018f30 <strncmp+0x1e>

08018f36 <strstr>:
 8018f36:	780a      	ldrb	r2, [r1, #0]
 8018f38:	b570      	push	{r4, r5, r6, lr}
 8018f3a:	b96a      	cbnz	r2, 8018f58 <strstr+0x22>
 8018f3c:	bd70      	pop	{r4, r5, r6, pc}
 8018f3e:	429a      	cmp	r2, r3
 8018f40:	d109      	bne.n	8018f56 <strstr+0x20>
 8018f42:	460c      	mov	r4, r1
 8018f44:	4605      	mov	r5, r0
 8018f46:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d0f6      	beq.n	8018f3c <strstr+0x6>
 8018f4e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8018f52:	429e      	cmp	r6, r3
 8018f54:	d0f7      	beq.n	8018f46 <strstr+0x10>
 8018f56:	3001      	adds	r0, #1
 8018f58:	7803      	ldrb	r3, [r0, #0]
 8018f5a:	2b00      	cmp	r3, #0
 8018f5c:	d1ef      	bne.n	8018f3e <strstr+0x8>
 8018f5e:	4618      	mov	r0, r3
 8018f60:	e7ec      	b.n	8018f3c <strstr+0x6>
	...

08018f64 <_localeconv_r>:
 8018f64:	4800      	ldr	r0, [pc, #0]	@ (8018f68 <_localeconv_r+0x4>)
 8018f66:	4770      	bx	lr
 8018f68:	2000017c 	.word	0x2000017c

08018f6c <_close_r>:
 8018f6c:	b538      	push	{r3, r4, r5, lr}
 8018f6e:	4d06      	ldr	r5, [pc, #24]	@ (8018f88 <_close_r+0x1c>)
 8018f70:	2300      	movs	r3, #0
 8018f72:	4604      	mov	r4, r0
 8018f74:	4608      	mov	r0, r1
 8018f76:	602b      	str	r3, [r5, #0]
 8018f78:	f7e9 f8d2 	bl	8002120 <_close>
 8018f7c:	1c43      	adds	r3, r0, #1
 8018f7e:	d102      	bne.n	8018f86 <_close_r+0x1a>
 8018f80:	682b      	ldr	r3, [r5, #0]
 8018f82:	b103      	cbz	r3, 8018f86 <_close_r+0x1a>
 8018f84:	6023      	str	r3, [r4, #0]
 8018f86:	bd38      	pop	{r3, r4, r5, pc}
 8018f88:	200670b4 	.word	0x200670b4

08018f8c <_reclaim_reent>:
 8018f8c:	4b2d      	ldr	r3, [pc, #180]	@ (8019044 <_reclaim_reent+0xb8>)
 8018f8e:	681b      	ldr	r3, [r3, #0]
 8018f90:	4283      	cmp	r3, r0
 8018f92:	b570      	push	{r4, r5, r6, lr}
 8018f94:	4604      	mov	r4, r0
 8018f96:	d053      	beq.n	8019040 <_reclaim_reent+0xb4>
 8018f98:	69c3      	ldr	r3, [r0, #28]
 8018f9a:	b31b      	cbz	r3, 8018fe4 <_reclaim_reent+0x58>
 8018f9c:	68db      	ldr	r3, [r3, #12]
 8018f9e:	b163      	cbz	r3, 8018fba <_reclaim_reent+0x2e>
 8018fa0:	2500      	movs	r5, #0
 8018fa2:	69e3      	ldr	r3, [r4, #28]
 8018fa4:	68db      	ldr	r3, [r3, #12]
 8018fa6:	5959      	ldr	r1, [r3, r5]
 8018fa8:	b9b1      	cbnz	r1, 8018fd8 <_reclaim_reent+0x4c>
 8018faa:	3504      	adds	r5, #4
 8018fac:	2d80      	cmp	r5, #128	@ 0x80
 8018fae:	d1f8      	bne.n	8018fa2 <_reclaim_reent+0x16>
 8018fb0:	69e3      	ldr	r3, [r4, #28]
 8018fb2:	4620      	mov	r0, r4
 8018fb4:	68d9      	ldr	r1, [r3, #12]
 8018fb6:	f000 fec5 	bl	8019d44 <_free_r>
 8018fba:	69e3      	ldr	r3, [r4, #28]
 8018fbc:	6819      	ldr	r1, [r3, #0]
 8018fbe:	b111      	cbz	r1, 8018fc6 <_reclaim_reent+0x3a>
 8018fc0:	4620      	mov	r0, r4
 8018fc2:	f000 febf 	bl	8019d44 <_free_r>
 8018fc6:	69e3      	ldr	r3, [r4, #28]
 8018fc8:	689d      	ldr	r5, [r3, #8]
 8018fca:	b15d      	cbz	r5, 8018fe4 <_reclaim_reent+0x58>
 8018fcc:	4629      	mov	r1, r5
 8018fce:	4620      	mov	r0, r4
 8018fd0:	682d      	ldr	r5, [r5, #0]
 8018fd2:	f000 feb7 	bl	8019d44 <_free_r>
 8018fd6:	e7f8      	b.n	8018fca <_reclaim_reent+0x3e>
 8018fd8:	680e      	ldr	r6, [r1, #0]
 8018fda:	4620      	mov	r0, r4
 8018fdc:	f000 feb2 	bl	8019d44 <_free_r>
 8018fe0:	4631      	mov	r1, r6
 8018fe2:	e7e1      	b.n	8018fa8 <_reclaim_reent+0x1c>
 8018fe4:	6961      	ldr	r1, [r4, #20]
 8018fe6:	b111      	cbz	r1, 8018fee <_reclaim_reent+0x62>
 8018fe8:	4620      	mov	r0, r4
 8018fea:	f000 feab 	bl	8019d44 <_free_r>
 8018fee:	69e1      	ldr	r1, [r4, #28]
 8018ff0:	b111      	cbz	r1, 8018ff8 <_reclaim_reent+0x6c>
 8018ff2:	4620      	mov	r0, r4
 8018ff4:	f000 fea6 	bl	8019d44 <_free_r>
 8018ff8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018ffa:	b111      	cbz	r1, 8019002 <_reclaim_reent+0x76>
 8018ffc:	4620      	mov	r0, r4
 8018ffe:	f000 fea1 	bl	8019d44 <_free_r>
 8019002:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019004:	b111      	cbz	r1, 801900c <_reclaim_reent+0x80>
 8019006:	4620      	mov	r0, r4
 8019008:	f000 fe9c 	bl	8019d44 <_free_r>
 801900c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801900e:	b111      	cbz	r1, 8019016 <_reclaim_reent+0x8a>
 8019010:	4620      	mov	r0, r4
 8019012:	f000 fe97 	bl	8019d44 <_free_r>
 8019016:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019018:	b111      	cbz	r1, 8019020 <_reclaim_reent+0x94>
 801901a:	4620      	mov	r0, r4
 801901c:	f000 fe92 	bl	8019d44 <_free_r>
 8019020:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019022:	b111      	cbz	r1, 801902a <_reclaim_reent+0x9e>
 8019024:	4620      	mov	r0, r4
 8019026:	f000 fe8d 	bl	8019d44 <_free_r>
 801902a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801902c:	b111      	cbz	r1, 8019034 <_reclaim_reent+0xa8>
 801902e:	4620      	mov	r0, r4
 8019030:	f000 fe88 	bl	8019d44 <_free_r>
 8019034:	6a23      	ldr	r3, [r4, #32]
 8019036:	b11b      	cbz	r3, 8019040 <_reclaim_reent+0xb4>
 8019038:	4620      	mov	r0, r4
 801903a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801903e:	4718      	bx	r3
 8019040:	bd70      	pop	{r4, r5, r6, pc}
 8019042:	bf00      	nop
 8019044:	2000003c 	.word	0x2000003c

08019048 <_lseek_r>:
 8019048:	b538      	push	{r3, r4, r5, lr}
 801904a:	4d07      	ldr	r5, [pc, #28]	@ (8019068 <_lseek_r+0x20>)
 801904c:	4604      	mov	r4, r0
 801904e:	4608      	mov	r0, r1
 8019050:	4611      	mov	r1, r2
 8019052:	2200      	movs	r2, #0
 8019054:	602a      	str	r2, [r5, #0]
 8019056:	461a      	mov	r2, r3
 8019058:	f7e9 f889 	bl	800216e <_lseek>
 801905c:	1c43      	adds	r3, r0, #1
 801905e:	d102      	bne.n	8019066 <_lseek_r+0x1e>
 8019060:	682b      	ldr	r3, [r5, #0]
 8019062:	b103      	cbz	r3, 8019066 <_lseek_r+0x1e>
 8019064:	6023      	str	r3, [r4, #0]
 8019066:	bd38      	pop	{r3, r4, r5, pc}
 8019068:	200670b4 	.word	0x200670b4

0801906c <_read_r>:
 801906c:	b538      	push	{r3, r4, r5, lr}
 801906e:	4d07      	ldr	r5, [pc, #28]	@ (801908c <_read_r+0x20>)
 8019070:	4604      	mov	r4, r0
 8019072:	4608      	mov	r0, r1
 8019074:	4611      	mov	r1, r2
 8019076:	2200      	movs	r2, #0
 8019078:	602a      	str	r2, [r5, #0]
 801907a:	461a      	mov	r2, r3
 801907c:	f7e9 f817 	bl	80020ae <_read>
 8019080:	1c43      	adds	r3, r0, #1
 8019082:	d102      	bne.n	801908a <_read_r+0x1e>
 8019084:	682b      	ldr	r3, [r5, #0]
 8019086:	b103      	cbz	r3, 801908a <_read_r+0x1e>
 8019088:	6023      	str	r3, [r4, #0]
 801908a:	bd38      	pop	{r3, r4, r5, pc}
 801908c:	200670b4 	.word	0x200670b4

08019090 <_write_r>:
 8019090:	b538      	push	{r3, r4, r5, lr}
 8019092:	4d07      	ldr	r5, [pc, #28]	@ (80190b0 <_write_r+0x20>)
 8019094:	4604      	mov	r4, r0
 8019096:	4608      	mov	r0, r1
 8019098:	4611      	mov	r1, r2
 801909a:	2200      	movs	r2, #0
 801909c:	602a      	str	r2, [r5, #0]
 801909e:	461a      	mov	r2, r3
 80190a0:	f7e9 f822 	bl	80020e8 <_write>
 80190a4:	1c43      	adds	r3, r0, #1
 80190a6:	d102      	bne.n	80190ae <_write_r+0x1e>
 80190a8:	682b      	ldr	r3, [r5, #0]
 80190aa:	b103      	cbz	r3, 80190ae <_write_r+0x1e>
 80190ac:	6023      	str	r3, [r4, #0]
 80190ae:	bd38      	pop	{r3, r4, r5, pc}
 80190b0:	200670b4 	.word	0x200670b4

080190b4 <__errno>:
 80190b4:	4b01      	ldr	r3, [pc, #4]	@ (80190bc <__errno+0x8>)
 80190b6:	6818      	ldr	r0, [r3, #0]
 80190b8:	4770      	bx	lr
 80190ba:	bf00      	nop
 80190bc:	2000003c 	.word	0x2000003c

080190c0 <__libc_init_array>:
 80190c0:	b570      	push	{r4, r5, r6, lr}
 80190c2:	4d0d      	ldr	r5, [pc, #52]	@ (80190f8 <__libc_init_array+0x38>)
 80190c4:	4c0d      	ldr	r4, [pc, #52]	@ (80190fc <__libc_init_array+0x3c>)
 80190c6:	1b64      	subs	r4, r4, r5
 80190c8:	10a4      	asrs	r4, r4, #2
 80190ca:	2600      	movs	r6, #0
 80190cc:	42a6      	cmp	r6, r4
 80190ce:	d109      	bne.n	80190e4 <__libc_init_array+0x24>
 80190d0:	4d0b      	ldr	r5, [pc, #44]	@ (8019100 <__libc_init_array+0x40>)
 80190d2:	4c0c      	ldr	r4, [pc, #48]	@ (8019104 <__libc_init_array+0x44>)
 80190d4:	f003 fa30 	bl	801c538 <_init>
 80190d8:	1b64      	subs	r4, r4, r5
 80190da:	10a4      	asrs	r4, r4, #2
 80190dc:	2600      	movs	r6, #0
 80190de:	42a6      	cmp	r6, r4
 80190e0:	d105      	bne.n	80190ee <__libc_init_array+0x2e>
 80190e2:	bd70      	pop	{r4, r5, r6, pc}
 80190e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80190e8:	4798      	blx	r3
 80190ea:	3601      	adds	r6, #1
 80190ec:	e7ee      	b.n	80190cc <__libc_init_array+0xc>
 80190ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80190f2:	4798      	blx	r3
 80190f4:	3601      	adds	r6, #1
 80190f6:	e7f2      	b.n	80190de <__libc_init_array+0x1e>
 80190f8:	0801fc00 	.word	0x0801fc00
 80190fc:	0801fc00 	.word	0x0801fc00
 8019100:	0801fc00 	.word	0x0801fc00
 8019104:	0801fc04 	.word	0x0801fc04

08019108 <__retarget_lock_init_recursive>:
 8019108:	4770      	bx	lr

0801910a <__retarget_lock_acquire_recursive>:
 801910a:	4770      	bx	lr

0801910c <__retarget_lock_release_recursive>:
 801910c:	4770      	bx	lr

0801910e <memcpy>:
 801910e:	440a      	add	r2, r1
 8019110:	4291      	cmp	r1, r2
 8019112:	f100 33ff 	add.w	r3, r0, #4294967295
 8019116:	d100      	bne.n	801911a <memcpy+0xc>
 8019118:	4770      	bx	lr
 801911a:	b510      	push	{r4, lr}
 801911c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019120:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019124:	4291      	cmp	r1, r2
 8019126:	d1f9      	bne.n	801911c <memcpy+0xe>
 8019128:	bd10      	pop	{r4, pc}
	...

0801912c <nanf>:
 801912c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019134 <nanf+0x8>
 8019130:	4770      	bx	lr
 8019132:	bf00      	nop
 8019134:	7fc00000 	.word	0x7fc00000

08019138 <__assert_func>:
 8019138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801913a:	4614      	mov	r4, r2
 801913c:	461a      	mov	r2, r3
 801913e:	4b09      	ldr	r3, [pc, #36]	@ (8019164 <__assert_func+0x2c>)
 8019140:	681b      	ldr	r3, [r3, #0]
 8019142:	4605      	mov	r5, r0
 8019144:	68d8      	ldr	r0, [r3, #12]
 8019146:	b14c      	cbz	r4, 801915c <__assert_func+0x24>
 8019148:	4b07      	ldr	r3, [pc, #28]	@ (8019168 <__assert_func+0x30>)
 801914a:	9100      	str	r1, [sp, #0]
 801914c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019150:	4906      	ldr	r1, [pc, #24]	@ (801916c <__assert_func+0x34>)
 8019152:	462b      	mov	r3, r5
 8019154:	f002 fc9e 	bl	801ba94 <fiprintf>
 8019158:	f002 fd5a 	bl	801bc10 <abort>
 801915c:	4b04      	ldr	r3, [pc, #16]	@ (8019170 <__assert_func+0x38>)
 801915e:	461c      	mov	r4, r3
 8019160:	e7f3      	b.n	801914a <__assert_func+0x12>
 8019162:	bf00      	nop
 8019164:	2000003c 	.word	0x2000003c
 8019168:	0801f824 	.word	0x0801f824
 801916c:	0801f831 	.word	0x0801f831
 8019170:	0801f85f 	.word	0x0801f85f

08019174 <quorem>:
 8019174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019178:	6903      	ldr	r3, [r0, #16]
 801917a:	690c      	ldr	r4, [r1, #16]
 801917c:	42a3      	cmp	r3, r4
 801917e:	4607      	mov	r7, r0
 8019180:	db7e      	blt.n	8019280 <quorem+0x10c>
 8019182:	3c01      	subs	r4, #1
 8019184:	f101 0814 	add.w	r8, r1, #20
 8019188:	00a3      	lsls	r3, r4, #2
 801918a:	f100 0514 	add.w	r5, r0, #20
 801918e:	9300      	str	r3, [sp, #0]
 8019190:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019194:	9301      	str	r3, [sp, #4]
 8019196:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801919a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801919e:	3301      	adds	r3, #1
 80191a0:	429a      	cmp	r2, r3
 80191a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80191a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80191aa:	d32e      	bcc.n	801920a <quorem+0x96>
 80191ac:	f04f 0a00 	mov.w	sl, #0
 80191b0:	46c4      	mov	ip, r8
 80191b2:	46ae      	mov	lr, r5
 80191b4:	46d3      	mov	fp, sl
 80191b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80191ba:	b298      	uxth	r0, r3
 80191bc:	fb06 a000 	mla	r0, r6, r0, sl
 80191c0:	0c02      	lsrs	r2, r0, #16
 80191c2:	0c1b      	lsrs	r3, r3, #16
 80191c4:	fb06 2303 	mla	r3, r6, r3, r2
 80191c8:	f8de 2000 	ldr.w	r2, [lr]
 80191cc:	b280      	uxth	r0, r0
 80191ce:	b292      	uxth	r2, r2
 80191d0:	1a12      	subs	r2, r2, r0
 80191d2:	445a      	add	r2, fp
 80191d4:	f8de 0000 	ldr.w	r0, [lr]
 80191d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80191dc:	b29b      	uxth	r3, r3
 80191de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80191e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80191e6:	b292      	uxth	r2, r2
 80191e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80191ec:	45e1      	cmp	r9, ip
 80191ee:	f84e 2b04 	str.w	r2, [lr], #4
 80191f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80191f6:	d2de      	bcs.n	80191b6 <quorem+0x42>
 80191f8:	9b00      	ldr	r3, [sp, #0]
 80191fa:	58eb      	ldr	r3, [r5, r3]
 80191fc:	b92b      	cbnz	r3, 801920a <quorem+0x96>
 80191fe:	9b01      	ldr	r3, [sp, #4]
 8019200:	3b04      	subs	r3, #4
 8019202:	429d      	cmp	r5, r3
 8019204:	461a      	mov	r2, r3
 8019206:	d32f      	bcc.n	8019268 <quorem+0xf4>
 8019208:	613c      	str	r4, [r7, #16]
 801920a:	4638      	mov	r0, r7
 801920c:	f001 f956 	bl	801a4bc <__mcmp>
 8019210:	2800      	cmp	r0, #0
 8019212:	db25      	blt.n	8019260 <quorem+0xec>
 8019214:	4629      	mov	r1, r5
 8019216:	2000      	movs	r0, #0
 8019218:	f858 2b04 	ldr.w	r2, [r8], #4
 801921c:	f8d1 c000 	ldr.w	ip, [r1]
 8019220:	fa1f fe82 	uxth.w	lr, r2
 8019224:	fa1f f38c 	uxth.w	r3, ip
 8019228:	eba3 030e 	sub.w	r3, r3, lr
 801922c:	4403      	add	r3, r0
 801922e:	0c12      	lsrs	r2, r2, #16
 8019230:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019234:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019238:	b29b      	uxth	r3, r3
 801923a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801923e:	45c1      	cmp	r9, r8
 8019240:	f841 3b04 	str.w	r3, [r1], #4
 8019244:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019248:	d2e6      	bcs.n	8019218 <quorem+0xa4>
 801924a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801924e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019252:	b922      	cbnz	r2, 801925e <quorem+0xea>
 8019254:	3b04      	subs	r3, #4
 8019256:	429d      	cmp	r5, r3
 8019258:	461a      	mov	r2, r3
 801925a:	d30b      	bcc.n	8019274 <quorem+0x100>
 801925c:	613c      	str	r4, [r7, #16]
 801925e:	3601      	adds	r6, #1
 8019260:	4630      	mov	r0, r6
 8019262:	b003      	add	sp, #12
 8019264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019268:	6812      	ldr	r2, [r2, #0]
 801926a:	3b04      	subs	r3, #4
 801926c:	2a00      	cmp	r2, #0
 801926e:	d1cb      	bne.n	8019208 <quorem+0x94>
 8019270:	3c01      	subs	r4, #1
 8019272:	e7c6      	b.n	8019202 <quorem+0x8e>
 8019274:	6812      	ldr	r2, [r2, #0]
 8019276:	3b04      	subs	r3, #4
 8019278:	2a00      	cmp	r2, #0
 801927a:	d1ef      	bne.n	801925c <quorem+0xe8>
 801927c:	3c01      	subs	r4, #1
 801927e:	e7ea      	b.n	8019256 <quorem+0xe2>
 8019280:	2000      	movs	r0, #0
 8019282:	e7ee      	b.n	8019262 <quorem+0xee>
 8019284:	0000      	movs	r0, r0
	...

08019288 <_dtoa_r>:
 8019288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801928c:	ed2d 8b02 	vpush	{d8}
 8019290:	69c7      	ldr	r7, [r0, #28]
 8019292:	b091      	sub	sp, #68	@ 0x44
 8019294:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019298:	ec55 4b10 	vmov	r4, r5, d0
 801929c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801929e:	9107      	str	r1, [sp, #28]
 80192a0:	4681      	mov	r9, r0
 80192a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80192a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80192a6:	b97f      	cbnz	r7, 80192c8 <_dtoa_r+0x40>
 80192a8:	2010      	movs	r0, #16
 80192aa:	f000 fd95 	bl	8019dd8 <malloc>
 80192ae:	4602      	mov	r2, r0
 80192b0:	f8c9 001c 	str.w	r0, [r9, #28]
 80192b4:	b920      	cbnz	r0, 80192c0 <_dtoa_r+0x38>
 80192b6:	4ba0      	ldr	r3, [pc, #640]	@ (8019538 <_dtoa_r+0x2b0>)
 80192b8:	21ef      	movs	r1, #239	@ 0xef
 80192ba:	48a0      	ldr	r0, [pc, #640]	@ (801953c <_dtoa_r+0x2b4>)
 80192bc:	f7ff ff3c 	bl	8019138 <__assert_func>
 80192c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80192c4:	6007      	str	r7, [r0, #0]
 80192c6:	60c7      	str	r7, [r0, #12]
 80192c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80192cc:	6819      	ldr	r1, [r3, #0]
 80192ce:	b159      	cbz	r1, 80192e8 <_dtoa_r+0x60>
 80192d0:	685a      	ldr	r2, [r3, #4]
 80192d2:	604a      	str	r2, [r1, #4]
 80192d4:	2301      	movs	r3, #1
 80192d6:	4093      	lsls	r3, r2
 80192d8:	608b      	str	r3, [r1, #8]
 80192da:	4648      	mov	r0, r9
 80192dc:	f000 fe72 	bl	8019fc4 <_Bfree>
 80192e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80192e4:	2200      	movs	r2, #0
 80192e6:	601a      	str	r2, [r3, #0]
 80192e8:	1e2b      	subs	r3, r5, #0
 80192ea:	bfbb      	ittet	lt
 80192ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80192f0:	9303      	strlt	r3, [sp, #12]
 80192f2:	2300      	movge	r3, #0
 80192f4:	2201      	movlt	r2, #1
 80192f6:	bfac      	ite	ge
 80192f8:	6033      	strge	r3, [r6, #0]
 80192fa:	6032      	strlt	r2, [r6, #0]
 80192fc:	4b90      	ldr	r3, [pc, #576]	@ (8019540 <_dtoa_r+0x2b8>)
 80192fe:	9e03      	ldr	r6, [sp, #12]
 8019300:	43b3      	bics	r3, r6
 8019302:	d110      	bne.n	8019326 <_dtoa_r+0x9e>
 8019304:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019306:	f242 730f 	movw	r3, #9999	@ 0x270f
 801930a:	6013      	str	r3, [r2, #0]
 801930c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8019310:	4323      	orrs	r3, r4
 8019312:	f000 84e6 	beq.w	8019ce2 <_dtoa_r+0xa5a>
 8019316:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019318:	4f8a      	ldr	r7, [pc, #552]	@ (8019544 <_dtoa_r+0x2bc>)
 801931a:	2b00      	cmp	r3, #0
 801931c:	f000 84e8 	beq.w	8019cf0 <_dtoa_r+0xa68>
 8019320:	1cfb      	adds	r3, r7, #3
 8019322:	f000 bce3 	b.w	8019cec <_dtoa_r+0xa64>
 8019326:	ed9d 8b02 	vldr	d8, [sp, #8]
 801932a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801932e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019332:	d10a      	bne.n	801934a <_dtoa_r+0xc2>
 8019334:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019336:	2301      	movs	r3, #1
 8019338:	6013      	str	r3, [r2, #0]
 801933a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801933c:	b113      	cbz	r3, 8019344 <_dtoa_r+0xbc>
 801933e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8019340:	4b81      	ldr	r3, [pc, #516]	@ (8019548 <_dtoa_r+0x2c0>)
 8019342:	6013      	str	r3, [r2, #0]
 8019344:	4f81      	ldr	r7, [pc, #516]	@ (801954c <_dtoa_r+0x2c4>)
 8019346:	f000 bcd3 	b.w	8019cf0 <_dtoa_r+0xa68>
 801934a:	aa0e      	add	r2, sp, #56	@ 0x38
 801934c:	a90f      	add	r1, sp, #60	@ 0x3c
 801934e:	4648      	mov	r0, r9
 8019350:	eeb0 0b48 	vmov.f64	d0, d8
 8019354:	f001 f9d2 	bl	801a6fc <__d2b>
 8019358:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801935c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801935e:	9001      	str	r0, [sp, #4]
 8019360:	2b00      	cmp	r3, #0
 8019362:	d045      	beq.n	80193f0 <_dtoa_r+0x168>
 8019364:	eeb0 7b48 	vmov.f64	d7, d8
 8019368:	ee18 1a90 	vmov	r1, s17
 801936c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8019370:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8019374:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8019378:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801937c:	2500      	movs	r5, #0
 801937e:	ee07 1a90 	vmov	s15, r1
 8019382:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8019386:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8019520 <_dtoa_r+0x298>
 801938a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801938e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8019528 <_dtoa_r+0x2a0>
 8019392:	eea7 6b05 	vfma.f64	d6, d7, d5
 8019396:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8019530 <_dtoa_r+0x2a8>
 801939a:	ee07 3a90 	vmov	s15, r3
 801939e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80193a2:	eeb0 7b46 	vmov.f64	d7, d6
 80193a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80193aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80193ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80193b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193b6:	ee16 8a90 	vmov	r8, s13
 80193ba:	d508      	bpl.n	80193ce <_dtoa_r+0x146>
 80193bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80193c0:	eeb4 6b47 	vcmp.f64	d6, d7
 80193c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193c8:	bf18      	it	ne
 80193ca:	f108 38ff 	addne.w	r8, r8, #4294967295
 80193ce:	f1b8 0f16 	cmp.w	r8, #22
 80193d2:	d82b      	bhi.n	801942c <_dtoa_r+0x1a4>
 80193d4:	495e      	ldr	r1, [pc, #376]	@ (8019550 <_dtoa_r+0x2c8>)
 80193d6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80193da:	ed91 7b00 	vldr	d7, [r1]
 80193de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80193e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193e6:	d501      	bpl.n	80193ec <_dtoa_r+0x164>
 80193e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80193ec:	2100      	movs	r1, #0
 80193ee:	e01e      	b.n	801942e <_dtoa_r+0x1a6>
 80193f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80193f2:	4413      	add	r3, r2
 80193f4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80193f8:	2920      	cmp	r1, #32
 80193fa:	bfc1      	itttt	gt
 80193fc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8019400:	408e      	lslgt	r6, r1
 8019402:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8019406:	fa24 f101 	lsrgt.w	r1, r4, r1
 801940a:	bfd6      	itet	le
 801940c:	f1c1 0120 	rsble	r1, r1, #32
 8019410:	4331      	orrgt	r1, r6
 8019412:	fa04 f101 	lslle.w	r1, r4, r1
 8019416:	ee07 1a90 	vmov	s15, r1
 801941a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801941e:	3b01      	subs	r3, #1
 8019420:	ee17 1a90 	vmov	r1, s15
 8019424:	2501      	movs	r5, #1
 8019426:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801942a:	e7a8      	b.n	801937e <_dtoa_r+0xf6>
 801942c:	2101      	movs	r1, #1
 801942e:	1ad2      	subs	r2, r2, r3
 8019430:	1e53      	subs	r3, r2, #1
 8019432:	9306      	str	r3, [sp, #24]
 8019434:	bf45      	ittet	mi
 8019436:	f1c2 0301 	rsbmi	r3, r2, #1
 801943a:	9304      	strmi	r3, [sp, #16]
 801943c:	2300      	movpl	r3, #0
 801943e:	2300      	movmi	r3, #0
 8019440:	bf4c      	ite	mi
 8019442:	9306      	strmi	r3, [sp, #24]
 8019444:	9304      	strpl	r3, [sp, #16]
 8019446:	f1b8 0f00 	cmp.w	r8, #0
 801944a:	910c      	str	r1, [sp, #48]	@ 0x30
 801944c:	db18      	blt.n	8019480 <_dtoa_r+0x1f8>
 801944e:	9b06      	ldr	r3, [sp, #24]
 8019450:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8019454:	4443      	add	r3, r8
 8019456:	9306      	str	r3, [sp, #24]
 8019458:	2300      	movs	r3, #0
 801945a:	9a07      	ldr	r2, [sp, #28]
 801945c:	2a09      	cmp	r2, #9
 801945e:	d845      	bhi.n	80194ec <_dtoa_r+0x264>
 8019460:	2a05      	cmp	r2, #5
 8019462:	bfc4      	itt	gt
 8019464:	3a04      	subgt	r2, #4
 8019466:	9207      	strgt	r2, [sp, #28]
 8019468:	9a07      	ldr	r2, [sp, #28]
 801946a:	f1a2 0202 	sub.w	r2, r2, #2
 801946e:	bfcc      	ite	gt
 8019470:	2400      	movgt	r4, #0
 8019472:	2401      	movle	r4, #1
 8019474:	2a03      	cmp	r2, #3
 8019476:	d844      	bhi.n	8019502 <_dtoa_r+0x27a>
 8019478:	e8df f002 	tbb	[pc, r2]
 801947c:	0b173634 	.word	0x0b173634
 8019480:	9b04      	ldr	r3, [sp, #16]
 8019482:	2200      	movs	r2, #0
 8019484:	eba3 0308 	sub.w	r3, r3, r8
 8019488:	9304      	str	r3, [sp, #16]
 801948a:	920a      	str	r2, [sp, #40]	@ 0x28
 801948c:	f1c8 0300 	rsb	r3, r8, #0
 8019490:	e7e3      	b.n	801945a <_dtoa_r+0x1d2>
 8019492:	2201      	movs	r2, #1
 8019494:	9208      	str	r2, [sp, #32]
 8019496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019498:	eb08 0b02 	add.w	fp, r8, r2
 801949c:	f10b 0a01 	add.w	sl, fp, #1
 80194a0:	4652      	mov	r2, sl
 80194a2:	2a01      	cmp	r2, #1
 80194a4:	bfb8      	it	lt
 80194a6:	2201      	movlt	r2, #1
 80194a8:	e006      	b.n	80194b8 <_dtoa_r+0x230>
 80194aa:	2201      	movs	r2, #1
 80194ac:	9208      	str	r2, [sp, #32]
 80194ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80194b0:	2a00      	cmp	r2, #0
 80194b2:	dd29      	ble.n	8019508 <_dtoa_r+0x280>
 80194b4:	4693      	mov	fp, r2
 80194b6:	4692      	mov	sl, r2
 80194b8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80194bc:	2100      	movs	r1, #0
 80194be:	2004      	movs	r0, #4
 80194c0:	f100 0614 	add.w	r6, r0, #20
 80194c4:	4296      	cmp	r6, r2
 80194c6:	d926      	bls.n	8019516 <_dtoa_r+0x28e>
 80194c8:	6079      	str	r1, [r7, #4]
 80194ca:	4648      	mov	r0, r9
 80194cc:	9305      	str	r3, [sp, #20]
 80194ce:	f000 fd39 	bl	8019f44 <_Balloc>
 80194d2:	9b05      	ldr	r3, [sp, #20]
 80194d4:	4607      	mov	r7, r0
 80194d6:	2800      	cmp	r0, #0
 80194d8:	d13e      	bne.n	8019558 <_dtoa_r+0x2d0>
 80194da:	4b1e      	ldr	r3, [pc, #120]	@ (8019554 <_dtoa_r+0x2cc>)
 80194dc:	4602      	mov	r2, r0
 80194de:	f240 11af 	movw	r1, #431	@ 0x1af
 80194e2:	e6ea      	b.n	80192ba <_dtoa_r+0x32>
 80194e4:	2200      	movs	r2, #0
 80194e6:	e7e1      	b.n	80194ac <_dtoa_r+0x224>
 80194e8:	2200      	movs	r2, #0
 80194ea:	e7d3      	b.n	8019494 <_dtoa_r+0x20c>
 80194ec:	2401      	movs	r4, #1
 80194ee:	2200      	movs	r2, #0
 80194f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80194f4:	f04f 3bff 	mov.w	fp, #4294967295
 80194f8:	2100      	movs	r1, #0
 80194fa:	46da      	mov	sl, fp
 80194fc:	2212      	movs	r2, #18
 80194fe:	9109      	str	r1, [sp, #36]	@ 0x24
 8019500:	e7da      	b.n	80194b8 <_dtoa_r+0x230>
 8019502:	2201      	movs	r2, #1
 8019504:	9208      	str	r2, [sp, #32]
 8019506:	e7f5      	b.n	80194f4 <_dtoa_r+0x26c>
 8019508:	f04f 0b01 	mov.w	fp, #1
 801950c:	46da      	mov	sl, fp
 801950e:	465a      	mov	r2, fp
 8019510:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8019514:	e7d0      	b.n	80194b8 <_dtoa_r+0x230>
 8019516:	3101      	adds	r1, #1
 8019518:	0040      	lsls	r0, r0, #1
 801951a:	e7d1      	b.n	80194c0 <_dtoa_r+0x238>
 801951c:	f3af 8000 	nop.w
 8019520:	636f4361 	.word	0x636f4361
 8019524:	3fd287a7 	.word	0x3fd287a7
 8019528:	8b60c8b3 	.word	0x8b60c8b3
 801952c:	3fc68a28 	.word	0x3fc68a28
 8019530:	509f79fb 	.word	0x509f79fb
 8019534:	3fd34413 	.word	0x3fd34413
 8019538:	0801f77c 	.word	0x0801f77c
 801953c:	0801f86d 	.word	0x0801f86d
 8019540:	7ff00000 	.word	0x7ff00000
 8019544:	0801f869 	.word	0x0801f869
 8019548:	0801f7fc 	.word	0x0801f7fc
 801954c:	0801f7fb 	.word	0x0801f7fb
 8019550:	0801fae0 	.word	0x0801fae0
 8019554:	0801f8c5 	.word	0x0801f8c5
 8019558:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801955c:	f1ba 0f0e 	cmp.w	sl, #14
 8019560:	6010      	str	r0, [r2, #0]
 8019562:	d86e      	bhi.n	8019642 <_dtoa_r+0x3ba>
 8019564:	2c00      	cmp	r4, #0
 8019566:	d06c      	beq.n	8019642 <_dtoa_r+0x3ba>
 8019568:	f1b8 0f00 	cmp.w	r8, #0
 801956c:	f340 80b4 	ble.w	80196d8 <_dtoa_r+0x450>
 8019570:	4ac8      	ldr	r2, [pc, #800]	@ (8019894 <_dtoa_r+0x60c>)
 8019572:	f008 010f 	and.w	r1, r8, #15
 8019576:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801957a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801957e:	ed92 7b00 	vldr	d7, [r2]
 8019582:	ea4f 1128 	mov.w	r1, r8, asr #4
 8019586:	f000 809b 	beq.w	80196c0 <_dtoa_r+0x438>
 801958a:	4ac3      	ldr	r2, [pc, #780]	@ (8019898 <_dtoa_r+0x610>)
 801958c:	ed92 6b08 	vldr	d6, [r2, #32]
 8019590:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8019594:	ed8d 6b02 	vstr	d6, [sp, #8]
 8019598:	f001 010f 	and.w	r1, r1, #15
 801959c:	2203      	movs	r2, #3
 801959e:	48be      	ldr	r0, [pc, #760]	@ (8019898 <_dtoa_r+0x610>)
 80195a0:	2900      	cmp	r1, #0
 80195a2:	f040 808f 	bne.w	80196c4 <_dtoa_r+0x43c>
 80195a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80195aa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80195ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 80195b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80195b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80195b8:	2900      	cmp	r1, #0
 80195ba:	f000 80b3 	beq.w	8019724 <_dtoa_r+0x49c>
 80195be:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80195c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80195c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195ca:	f140 80ab 	bpl.w	8019724 <_dtoa_r+0x49c>
 80195ce:	f1ba 0f00 	cmp.w	sl, #0
 80195d2:	f000 80a7 	beq.w	8019724 <_dtoa_r+0x49c>
 80195d6:	f1bb 0f00 	cmp.w	fp, #0
 80195da:	dd30      	ble.n	801963e <_dtoa_r+0x3b6>
 80195dc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80195e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80195e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80195e8:	f108 31ff 	add.w	r1, r8, #4294967295
 80195ec:	9105      	str	r1, [sp, #20]
 80195ee:	3201      	adds	r2, #1
 80195f0:	465c      	mov	r4, fp
 80195f2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80195f6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80195fa:	ee07 2a90 	vmov	s15, r2
 80195fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8019602:	eea7 5b06 	vfma.f64	d5, d7, d6
 8019606:	ee15 2a90 	vmov	r2, s11
 801960a:	ec51 0b15 	vmov	r0, r1, d5
 801960e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8019612:	2c00      	cmp	r4, #0
 8019614:	f040 808a 	bne.w	801972c <_dtoa_r+0x4a4>
 8019618:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801961c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8019620:	ec41 0b17 	vmov	d7, r0, r1
 8019624:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801962c:	f300 826a 	bgt.w	8019b04 <_dtoa_r+0x87c>
 8019630:	eeb1 7b47 	vneg.f64	d7, d7
 8019634:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801963c:	d423      	bmi.n	8019686 <_dtoa_r+0x3fe>
 801963e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8019642:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019644:	2a00      	cmp	r2, #0
 8019646:	f2c0 8129 	blt.w	801989c <_dtoa_r+0x614>
 801964a:	f1b8 0f0e 	cmp.w	r8, #14
 801964e:	f300 8125 	bgt.w	801989c <_dtoa_r+0x614>
 8019652:	4b90      	ldr	r3, [pc, #576]	@ (8019894 <_dtoa_r+0x60c>)
 8019654:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8019658:	ed93 6b00 	vldr	d6, [r3]
 801965c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801965e:	2b00      	cmp	r3, #0
 8019660:	f280 80c8 	bge.w	80197f4 <_dtoa_r+0x56c>
 8019664:	f1ba 0f00 	cmp.w	sl, #0
 8019668:	f300 80c4 	bgt.w	80197f4 <_dtoa_r+0x56c>
 801966c:	d10b      	bne.n	8019686 <_dtoa_r+0x3fe>
 801966e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8019672:	ee26 6b07 	vmul.f64	d6, d6, d7
 8019676:	ed9d 7b02 	vldr	d7, [sp, #8]
 801967a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019682:	f2c0 823c 	blt.w	8019afe <_dtoa_r+0x876>
 8019686:	2400      	movs	r4, #0
 8019688:	4625      	mov	r5, r4
 801968a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801968c:	43db      	mvns	r3, r3
 801968e:	9305      	str	r3, [sp, #20]
 8019690:	463e      	mov	r6, r7
 8019692:	f04f 0800 	mov.w	r8, #0
 8019696:	4621      	mov	r1, r4
 8019698:	4648      	mov	r0, r9
 801969a:	f000 fc93 	bl	8019fc4 <_Bfree>
 801969e:	2d00      	cmp	r5, #0
 80196a0:	f000 80a2 	beq.w	80197e8 <_dtoa_r+0x560>
 80196a4:	f1b8 0f00 	cmp.w	r8, #0
 80196a8:	d005      	beq.n	80196b6 <_dtoa_r+0x42e>
 80196aa:	45a8      	cmp	r8, r5
 80196ac:	d003      	beq.n	80196b6 <_dtoa_r+0x42e>
 80196ae:	4641      	mov	r1, r8
 80196b0:	4648      	mov	r0, r9
 80196b2:	f000 fc87 	bl	8019fc4 <_Bfree>
 80196b6:	4629      	mov	r1, r5
 80196b8:	4648      	mov	r0, r9
 80196ba:	f000 fc83 	bl	8019fc4 <_Bfree>
 80196be:	e093      	b.n	80197e8 <_dtoa_r+0x560>
 80196c0:	2202      	movs	r2, #2
 80196c2:	e76c      	b.n	801959e <_dtoa_r+0x316>
 80196c4:	07cc      	lsls	r4, r1, #31
 80196c6:	d504      	bpl.n	80196d2 <_dtoa_r+0x44a>
 80196c8:	ed90 6b00 	vldr	d6, [r0]
 80196cc:	3201      	adds	r2, #1
 80196ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80196d2:	1049      	asrs	r1, r1, #1
 80196d4:	3008      	adds	r0, #8
 80196d6:	e763      	b.n	80195a0 <_dtoa_r+0x318>
 80196d8:	d022      	beq.n	8019720 <_dtoa_r+0x498>
 80196da:	f1c8 0100 	rsb	r1, r8, #0
 80196de:	4a6d      	ldr	r2, [pc, #436]	@ (8019894 <_dtoa_r+0x60c>)
 80196e0:	f001 000f 	and.w	r0, r1, #15
 80196e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80196e8:	ed92 7b00 	vldr	d7, [r2]
 80196ec:	ee28 7b07 	vmul.f64	d7, d8, d7
 80196f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80196f4:	4868      	ldr	r0, [pc, #416]	@ (8019898 <_dtoa_r+0x610>)
 80196f6:	1109      	asrs	r1, r1, #4
 80196f8:	2400      	movs	r4, #0
 80196fa:	2202      	movs	r2, #2
 80196fc:	b929      	cbnz	r1, 801970a <_dtoa_r+0x482>
 80196fe:	2c00      	cmp	r4, #0
 8019700:	f43f af57 	beq.w	80195b2 <_dtoa_r+0x32a>
 8019704:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019708:	e753      	b.n	80195b2 <_dtoa_r+0x32a>
 801970a:	07ce      	lsls	r6, r1, #31
 801970c:	d505      	bpl.n	801971a <_dtoa_r+0x492>
 801970e:	ed90 6b00 	vldr	d6, [r0]
 8019712:	3201      	adds	r2, #1
 8019714:	2401      	movs	r4, #1
 8019716:	ee27 7b06 	vmul.f64	d7, d7, d6
 801971a:	1049      	asrs	r1, r1, #1
 801971c:	3008      	adds	r0, #8
 801971e:	e7ed      	b.n	80196fc <_dtoa_r+0x474>
 8019720:	2202      	movs	r2, #2
 8019722:	e746      	b.n	80195b2 <_dtoa_r+0x32a>
 8019724:	f8cd 8014 	str.w	r8, [sp, #20]
 8019728:	4654      	mov	r4, sl
 801972a:	e762      	b.n	80195f2 <_dtoa_r+0x36a>
 801972c:	4a59      	ldr	r2, [pc, #356]	@ (8019894 <_dtoa_r+0x60c>)
 801972e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8019732:	ed12 4b02 	vldr	d4, [r2, #-8]
 8019736:	9a08      	ldr	r2, [sp, #32]
 8019738:	ec41 0b17 	vmov	d7, r0, r1
 801973c:	443c      	add	r4, r7
 801973e:	b34a      	cbz	r2, 8019794 <_dtoa_r+0x50c>
 8019740:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8019744:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8019748:	463e      	mov	r6, r7
 801974a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801974e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8019752:	ee35 7b47 	vsub.f64	d7, d5, d7
 8019756:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801975a:	ee14 2a90 	vmov	r2, s9
 801975e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8019762:	3230      	adds	r2, #48	@ 0x30
 8019764:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019768:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801976c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019770:	f806 2b01 	strb.w	r2, [r6], #1
 8019774:	d438      	bmi.n	80197e8 <_dtoa_r+0x560>
 8019776:	ee32 5b46 	vsub.f64	d5, d2, d6
 801977a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801977e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019782:	d46e      	bmi.n	8019862 <_dtoa_r+0x5da>
 8019784:	42a6      	cmp	r6, r4
 8019786:	f43f af5a 	beq.w	801963e <_dtoa_r+0x3b6>
 801978a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801978e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8019792:	e7e0      	b.n	8019756 <_dtoa_r+0x4ce>
 8019794:	4621      	mov	r1, r4
 8019796:	463e      	mov	r6, r7
 8019798:	ee27 7b04 	vmul.f64	d7, d7, d4
 801979c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80197a0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80197a4:	ee14 2a90 	vmov	r2, s9
 80197a8:	3230      	adds	r2, #48	@ 0x30
 80197aa:	f806 2b01 	strb.w	r2, [r6], #1
 80197ae:	42a6      	cmp	r6, r4
 80197b0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80197b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80197b8:	d119      	bne.n	80197ee <_dtoa_r+0x566>
 80197ba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80197be:	ee37 4b05 	vadd.f64	d4, d7, d5
 80197c2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80197c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197ca:	dc4a      	bgt.n	8019862 <_dtoa_r+0x5da>
 80197cc:	ee35 5b47 	vsub.f64	d5, d5, d7
 80197d0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80197d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197d8:	f57f af31 	bpl.w	801963e <_dtoa_r+0x3b6>
 80197dc:	460e      	mov	r6, r1
 80197de:	3901      	subs	r1, #1
 80197e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80197e4:	2b30      	cmp	r3, #48	@ 0x30
 80197e6:	d0f9      	beq.n	80197dc <_dtoa_r+0x554>
 80197e8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80197ec:	e027      	b.n	801983e <_dtoa_r+0x5b6>
 80197ee:	ee26 6b03 	vmul.f64	d6, d6, d3
 80197f2:	e7d5      	b.n	80197a0 <_dtoa_r+0x518>
 80197f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80197f8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80197fc:	463e      	mov	r6, r7
 80197fe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8019802:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8019806:	ee15 3a10 	vmov	r3, s10
 801980a:	3330      	adds	r3, #48	@ 0x30
 801980c:	f806 3b01 	strb.w	r3, [r6], #1
 8019810:	1bf3      	subs	r3, r6, r7
 8019812:	459a      	cmp	sl, r3
 8019814:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8019818:	eea3 7b46 	vfms.f64	d7, d3, d6
 801981c:	d132      	bne.n	8019884 <_dtoa_r+0x5fc>
 801981e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8019822:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801982a:	dc18      	bgt.n	801985e <_dtoa_r+0x5d6>
 801982c:	eeb4 7b46 	vcmp.f64	d7, d6
 8019830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019834:	d103      	bne.n	801983e <_dtoa_r+0x5b6>
 8019836:	ee15 3a10 	vmov	r3, s10
 801983a:	07db      	lsls	r3, r3, #31
 801983c:	d40f      	bmi.n	801985e <_dtoa_r+0x5d6>
 801983e:	9901      	ldr	r1, [sp, #4]
 8019840:	4648      	mov	r0, r9
 8019842:	f000 fbbf 	bl	8019fc4 <_Bfree>
 8019846:	2300      	movs	r3, #0
 8019848:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801984a:	7033      	strb	r3, [r6, #0]
 801984c:	f108 0301 	add.w	r3, r8, #1
 8019850:	6013      	str	r3, [r2, #0]
 8019852:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019854:	2b00      	cmp	r3, #0
 8019856:	f000 824b 	beq.w	8019cf0 <_dtoa_r+0xa68>
 801985a:	601e      	str	r6, [r3, #0]
 801985c:	e248      	b.n	8019cf0 <_dtoa_r+0xa68>
 801985e:	f8cd 8014 	str.w	r8, [sp, #20]
 8019862:	4633      	mov	r3, r6
 8019864:	461e      	mov	r6, r3
 8019866:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801986a:	2a39      	cmp	r2, #57	@ 0x39
 801986c:	d106      	bne.n	801987c <_dtoa_r+0x5f4>
 801986e:	429f      	cmp	r7, r3
 8019870:	d1f8      	bne.n	8019864 <_dtoa_r+0x5dc>
 8019872:	9a05      	ldr	r2, [sp, #20]
 8019874:	3201      	adds	r2, #1
 8019876:	9205      	str	r2, [sp, #20]
 8019878:	2230      	movs	r2, #48	@ 0x30
 801987a:	703a      	strb	r2, [r7, #0]
 801987c:	781a      	ldrb	r2, [r3, #0]
 801987e:	3201      	adds	r2, #1
 8019880:	701a      	strb	r2, [r3, #0]
 8019882:	e7b1      	b.n	80197e8 <_dtoa_r+0x560>
 8019884:	ee27 7b04 	vmul.f64	d7, d7, d4
 8019888:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801988c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019890:	d1b5      	bne.n	80197fe <_dtoa_r+0x576>
 8019892:	e7d4      	b.n	801983e <_dtoa_r+0x5b6>
 8019894:	0801fae0 	.word	0x0801fae0
 8019898:	0801fab8 	.word	0x0801fab8
 801989c:	9908      	ldr	r1, [sp, #32]
 801989e:	2900      	cmp	r1, #0
 80198a0:	f000 80e9 	beq.w	8019a76 <_dtoa_r+0x7ee>
 80198a4:	9907      	ldr	r1, [sp, #28]
 80198a6:	2901      	cmp	r1, #1
 80198a8:	f300 80cb 	bgt.w	8019a42 <_dtoa_r+0x7ba>
 80198ac:	2d00      	cmp	r5, #0
 80198ae:	f000 80c4 	beq.w	8019a3a <_dtoa_r+0x7b2>
 80198b2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80198b6:	9e04      	ldr	r6, [sp, #16]
 80198b8:	461c      	mov	r4, r3
 80198ba:	9305      	str	r3, [sp, #20]
 80198bc:	9b04      	ldr	r3, [sp, #16]
 80198be:	4413      	add	r3, r2
 80198c0:	9304      	str	r3, [sp, #16]
 80198c2:	9b06      	ldr	r3, [sp, #24]
 80198c4:	2101      	movs	r1, #1
 80198c6:	4413      	add	r3, r2
 80198c8:	4648      	mov	r0, r9
 80198ca:	9306      	str	r3, [sp, #24]
 80198cc:	f000 fc78 	bl	801a1c0 <__i2b>
 80198d0:	9b05      	ldr	r3, [sp, #20]
 80198d2:	4605      	mov	r5, r0
 80198d4:	b166      	cbz	r6, 80198f0 <_dtoa_r+0x668>
 80198d6:	9a06      	ldr	r2, [sp, #24]
 80198d8:	2a00      	cmp	r2, #0
 80198da:	dd09      	ble.n	80198f0 <_dtoa_r+0x668>
 80198dc:	42b2      	cmp	r2, r6
 80198de:	9904      	ldr	r1, [sp, #16]
 80198e0:	bfa8      	it	ge
 80198e2:	4632      	movge	r2, r6
 80198e4:	1a89      	subs	r1, r1, r2
 80198e6:	9104      	str	r1, [sp, #16]
 80198e8:	9906      	ldr	r1, [sp, #24]
 80198ea:	1ab6      	subs	r6, r6, r2
 80198ec:	1a8a      	subs	r2, r1, r2
 80198ee:	9206      	str	r2, [sp, #24]
 80198f0:	b30b      	cbz	r3, 8019936 <_dtoa_r+0x6ae>
 80198f2:	9a08      	ldr	r2, [sp, #32]
 80198f4:	2a00      	cmp	r2, #0
 80198f6:	f000 80c5 	beq.w	8019a84 <_dtoa_r+0x7fc>
 80198fa:	2c00      	cmp	r4, #0
 80198fc:	f000 80bf 	beq.w	8019a7e <_dtoa_r+0x7f6>
 8019900:	4629      	mov	r1, r5
 8019902:	4622      	mov	r2, r4
 8019904:	4648      	mov	r0, r9
 8019906:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019908:	f000 fd12 	bl	801a330 <__pow5mult>
 801990c:	9a01      	ldr	r2, [sp, #4]
 801990e:	4601      	mov	r1, r0
 8019910:	4605      	mov	r5, r0
 8019912:	4648      	mov	r0, r9
 8019914:	f000 fc6a 	bl	801a1ec <__multiply>
 8019918:	9901      	ldr	r1, [sp, #4]
 801991a:	9005      	str	r0, [sp, #20]
 801991c:	4648      	mov	r0, r9
 801991e:	f000 fb51 	bl	8019fc4 <_Bfree>
 8019922:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019924:	1b1b      	subs	r3, r3, r4
 8019926:	f000 80b0 	beq.w	8019a8a <_dtoa_r+0x802>
 801992a:	9905      	ldr	r1, [sp, #20]
 801992c:	461a      	mov	r2, r3
 801992e:	4648      	mov	r0, r9
 8019930:	f000 fcfe 	bl	801a330 <__pow5mult>
 8019934:	9001      	str	r0, [sp, #4]
 8019936:	2101      	movs	r1, #1
 8019938:	4648      	mov	r0, r9
 801993a:	f000 fc41 	bl	801a1c0 <__i2b>
 801993e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019940:	4604      	mov	r4, r0
 8019942:	2b00      	cmp	r3, #0
 8019944:	f000 81da 	beq.w	8019cfc <_dtoa_r+0xa74>
 8019948:	461a      	mov	r2, r3
 801994a:	4601      	mov	r1, r0
 801994c:	4648      	mov	r0, r9
 801994e:	f000 fcef 	bl	801a330 <__pow5mult>
 8019952:	9b07      	ldr	r3, [sp, #28]
 8019954:	2b01      	cmp	r3, #1
 8019956:	4604      	mov	r4, r0
 8019958:	f300 80a0 	bgt.w	8019a9c <_dtoa_r+0x814>
 801995c:	9b02      	ldr	r3, [sp, #8]
 801995e:	2b00      	cmp	r3, #0
 8019960:	f040 8096 	bne.w	8019a90 <_dtoa_r+0x808>
 8019964:	9b03      	ldr	r3, [sp, #12]
 8019966:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801996a:	2a00      	cmp	r2, #0
 801996c:	f040 8092 	bne.w	8019a94 <_dtoa_r+0x80c>
 8019970:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8019974:	0d12      	lsrs	r2, r2, #20
 8019976:	0512      	lsls	r2, r2, #20
 8019978:	2a00      	cmp	r2, #0
 801997a:	f000 808d 	beq.w	8019a98 <_dtoa_r+0x810>
 801997e:	9b04      	ldr	r3, [sp, #16]
 8019980:	3301      	adds	r3, #1
 8019982:	9304      	str	r3, [sp, #16]
 8019984:	9b06      	ldr	r3, [sp, #24]
 8019986:	3301      	adds	r3, #1
 8019988:	9306      	str	r3, [sp, #24]
 801998a:	2301      	movs	r3, #1
 801998c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801998e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019990:	2b00      	cmp	r3, #0
 8019992:	f000 81b9 	beq.w	8019d08 <_dtoa_r+0xa80>
 8019996:	6922      	ldr	r2, [r4, #16]
 8019998:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801999c:	6910      	ldr	r0, [r2, #16]
 801999e:	f000 fbc3 	bl	801a128 <__hi0bits>
 80199a2:	f1c0 0020 	rsb	r0, r0, #32
 80199a6:	9b06      	ldr	r3, [sp, #24]
 80199a8:	4418      	add	r0, r3
 80199aa:	f010 001f 	ands.w	r0, r0, #31
 80199ae:	f000 8081 	beq.w	8019ab4 <_dtoa_r+0x82c>
 80199b2:	f1c0 0220 	rsb	r2, r0, #32
 80199b6:	2a04      	cmp	r2, #4
 80199b8:	dd73      	ble.n	8019aa2 <_dtoa_r+0x81a>
 80199ba:	9b04      	ldr	r3, [sp, #16]
 80199bc:	f1c0 001c 	rsb	r0, r0, #28
 80199c0:	4403      	add	r3, r0
 80199c2:	9304      	str	r3, [sp, #16]
 80199c4:	9b06      	ldr	r3, [sp, #24]
 80199c6:	4406      	add	r6, r0
 80199c8:	4403      	add	r3, r0
 80199ca:	9306      	str	r3, [sp, #24]
 80199cc:	9b04      	ldr	r3, [sp, #16]
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	dd05      	ble.n	80199de <_dtoa_r+0x756>
 80199d2:	9901      	ldr	r1, [sp, #4]
 80199d4:	461a      	mov	r2, r3
 80199d6:	4648      	mov	r0, r9
 80199d8:	f000 fd04 	bl	801a3e4 <__lshift>
 80199dc:	9001      	str	r0, [sp, #4]
 80199de:	9b06      	ldr	r3, [sp, #24]
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	dd05      	ble.n	80199f0 <_dtoa_r+0x768>
 80199e4:	4621      	mov	r1, r4
 80199e6:	461a      	mov	r2, r3
 80199e8:	4648      	mov	r0, r9
 80199ea:	f000 fcfb 	bl	801a3e4 <__lshift>
 80199ee:	4604      	mov	r4, r0
 80199f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d060      	beq.n	8019ab8 <_dtoa_r+0x830>
 80199f6:	9801      	ldr	r0, [sp, #4]
 80199f8:	4621      	mov	r1, r4
 80199fa:	f000 fd5f 	bl	801a4bc <__mcmp>
 80199fe:	2800      	cmp	r0, #0
 8019a00:	da5a      	bge.n	8019ab8 <_dtoa_r+0x830>
 8019a02:	f108 33ff 	add.w	r3, r8, #4294967295
 8019a06:	9305      	str	r3, [sp, #20]
 8019a08:	9901      	ldr	r1, [sp, #4]
 8019a0a:	2300      	movs	r3, #0
 8019a0c:	220a      	movs	r2, #10
 8019a0e:	4648      	mov	r0, r9
 8019a10:	f000 fafa 	bl	801a008 <__multadd>
 8019a14:	9b08      	ldr	r3, [sp, #32]
 8019a16:	9001      	str	r0, [sp, #4]
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	f000 8177 	beq.w	8019d0c <_dtoa_r+0xa84>
 8019a1e:	4629      	mov	r1, r5
 8019a20:	2300      	movs	r3, #0
 8019a22:	220a      	movs	r2, #10
 8019a24:	4648      	mov	r0, r9
 8019a26:	f000 faef 	bl	801a008 <__multadd>
 8019a2a:	f1bb 0f00 	cmp.w	fp, #0
 8019a2e:	4605      	mov	r5, r0
 8019a30:	dc6e      	bgt.n	8019b10 <_dtoa_r+0x888>
 8019a32:	9b07      	ldr	r3, [sp, #28]
 8019a34:	2b02      	cmp	r3, #2
 8019a36:	dc48      	bgt.n	8019aca <_dtoa_r+0x842>
 8019a38:	e06a      	b.n	8019b10 <_dtoa_r+0x888>
 8019a3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019a3c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8019a40:	e739      	b.n	80198b6 <_dtoa_r+0x62e>
 8019a42:	f10a 34ff 	add.w	r4, sl, #4294967295
 8019a46:	42a3      	cmp	r3, r4
 8019a48:	db07      	blt.n	8019a5a <_dtoa_r+0x7d2>
 8019a4a:	f1ba 0f00 	cmp.w	sl, #0
 8019a4e:	eba3 0404 	sub.w	r4, r3, r4
 8019a52:	db0b      	blt.n	8019a6c <_dtoa_r+0x7e4>
 8019a54:	9e04      	ldr	r6, [sp, #16]
 8019a56:	4652      	mov	r2, sl
 8019a58:	e72f      	b.n	80198ba <_dtoa_r+0x632>
 8019a5a:	1ae2      	subs	r2, r4, r3
 8019a5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019a5e:	9e04      	ldr	r6, [sp, #16]
 8019a60:	4413      	add	r3, r2
 8019a62:	930a      	str	r3, [sp, #40]	@ 0x28
 8019a64:	4652      	mov	r2, sl
 8019a66:	4623      	mov	r3, r4
 8019a68:	2400      	movs	r4, #0
 8019a6a:	e726      	b.n	80198ba <_dtoa_r+0x632>
 8019a6c:	9a04      	ldr	r2, [sp, #16]
 8019a6e:	eba2 060a 	sub.w	r6, r2, sl
 8019a72:	2200      	movs	r2, #0
 8019a74:	e721      	b.n	80198ba <_dtoa_r+0x632>
 8019a76:	9e04      	ldr	r6, [sp, #16]
 8019a78:	9d08      	ldr	r5, [sp, #32]
 8019a7a:	461c      	mov	r4, r3
 8019a7c:	e72a      	b.n	80198d4 <_dtoa_r+0x64c>
 8019a7e:	9a01      	ldr	r2, [sp, #4]
 8019a80:	9205      	str	r2, [sp, #20]
 8019a82:	e752      	b.n	801992a <_dtoa_r+0x6a2>
 8019a84:	9901      	ldr	r1, [sp, #4]
 8019a86:	461a      	mov	r2, r3
 8019a88:	e751      	b.n	801992e <_dtoa_r+0x6a6>
 8019a8a:	9b05      	ldr	r3, [sp, #20]
 8019a8c:	9301      	str	r3, [sp, #4]
 8019a8e:	e752      	b.n	8019936 <_dtoa_r+0x6ae>
 8019a90:	2300      	movs	r3, #0
 8019a92:	e77b      	b.n	801998c <_dtoa_r+0x704>
 8019a94:	9b02      	ldr	r3, [sp, #8]
 8019a96:	e779      	b.n	801998c <_dtoa_r+0x704>
 8019a98:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019a9a:	e778      	b.n	801998e <_dtoa_r+0x706>
 8019a9c:	2300      	movs	r3, #0
 8019a9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019aa0:	e779      	b.n	8019996 <_dtoa_r+0x70e>
 8019aa2:	d093      	beq.n	80199cc <_dtoa_r+0x744>
 8019aa4:	9b04      	ldr	r3, [sp, #16]
 8019aa6:	321c      	adds	r2, #28
 8019aa8:	4413      	add	r3, r2
 8019aaa:	9304      	str	r3, [sp, #16]
 8019aac:	9b06      	ldr	r3, [sp, #24]
 8019aae:	4416      	add	r6, r2
 8019ab0:	4413      	add	r3, r2
 8019ab2:	e78a      	b.n	80199ca <_dtoa_r+0x742>
 8019ab4:	4602      	mov	r2, r0
 8019ab6:	e7f5      	b.n	8019aa4 <_dtoa_r+0x81c>
 8019ab8:	f1ba 0f00 	cmp.w	sl, #0
 8019abc:	f8cd 8014 	str.w	r8, [sp, #20]
 8019ac0:	46d3      	mov	fp, sl
 8019ac2:	dc21      	bgt.n	8019b08 <_dtoa_r+0x880>
 8019ac4:	9b07      	ldr	r3, [sp, #28]
 8019ac6:	2b02      	cmp	r3, #2
 8019ac8:	dd1e      	ble.n	8019b08 <_dtoa_r+0x880>
 8019aca:	f1bb 0f00 	cmp.w	fp, #0
 8019ace:	f47f addc 	bne.w	801968a <_dtoa_r+0x402>
 8019ad2:	4621      	mov	r1, r4
 8019ad4:	465b      	mov	r3, fp
 8019ad6:	2205      	movs	r2, #5
 8019ad8:	4648      	mov	r0, r9
 8019ada:	f000 fa95 	bl	801a008 <__multadd>
 8019ade:	4601      	mov	r1, r0
 8019ae0:	4604      	mov	r4, r0
 8019ae2:	9801      	ldr	r0, [sp, #4]
 8019ae4:	f000 fcea 	bl	801a4bc <__mcmp>
 8019ae8:	2800      	cmp	r0, #0
 8019aea:	f77f adce 	ble.w	801968a <_dtoa_r+0x402>
 8019aee:	463e      	mov	r6, r7
 8019af0:	2331      	movs	r3, #49	@ 0x31
 8019af2:	f806 3b01 	strb.w	r3, [r6], #1
 8019af6:	9b05      	ldr	r3, [sp, #20]
 8019af8:	3301      	adds	r3, #1
 8019afa:	9305      	str	r3, [sp, #20]
 8019afc:	e5c9      	b.n	8019692 <_dtoa_r+0x40a>
 8019afe:	f8cd 8014 	str.w	r8, [sp, #20]
 8019b02:	4654      	mov	r4, sl
 8019b04:	4625      	mov	r5, r4
 8019b06:	e7f2      	b.n	8019aee <_dtoa_r+0x866>
 8019b08:	9b08      	ldr	r3, [sp, #32]
 8019b0a:	2b00      	cmp	r3, #0
 8019b0c:	f000 8102 	beq.w	8019d14 <_dtoa_r+0xa8c>
 8019b10:	2e00      	cmp	r6, #0
 8019b12:	dd05      	ble.n	8019b20 <_dtoa_r+0x898>
 8019b14:	4629      	mov	r1, r5
 8019b16:	4632      	mov	r2, r6
 8019b18:	4648      	mov	r0, r9
 8019b1a:	f000 fc63 	bl	801a3e4 <__lshift>
 8019b1e:	4605      	mov	r5, r0
 8019b20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019b22:	2b00      	cmp	r3, #0
 8019b24:	d058      	beq.n	8019bd8 <_dtoa_r+0x950>
 8019b26:	6869      	ldr	r1, [r5, #4]
 8019b28:	4648      	mov	r0, r9
 8019b2a:	f000 fa0b 	bl	8019f44 <_Balloc>
 8019b2e:	4606      	mov	r6, r0
 8019b30:	b928      	cbnz	r0, 8019b3e <_dtoa_r+0x8b6>
 8019b32:	4b82      	ldr	r3, [pc, #520]	@ (8019d3c <_dtoa_r+0xab4>)
 8019b34:	4602      	mov	r2, r0
 8019b36:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019b3a:	f7ff bbbe 	b.w	80192ba <_dtoa_r+0x32>
 8019b3e:	692a      	ldr	r2, [r5, #16]
 8019b40:	3202      	adds	r2, #2
 8019b42:	0092      	lsls	r2, r2, #2
 8019b44:	f105 010c 	add.w	r1, r5, #12
 8019b48:	300c      	adds	r0, #12
 8019b4a:	f7ff fae0 	bl	801910e <memcpy>
 8019b4e:	2201      	movs	r2, #1
 8019b50:	4631      	mov	r1, r6
 8019b52:	4648      	mov	r0, r9
 8019b54:	f000 fc46 	bl	801a3e4 <__lshift>
 8019b58:	1c7b      	adds	r3, r7, #1
 8019b5a:	9304      	str	r3, [sp, #16]
 8019b5c:	eb07 030b 	add.w	r3, r7, fp
 8019b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b62:	9b02      	ldr	r3, [sp, #8]
 8019b64:	f003 0301 	and.w	r3, r3, #1
 8019b68:	46a8      	mov	r8, r5
 8019b6a:	9308      	str	r3, [sp, #32]
 8019b6c:	4605      	mov	r5, r0
 8019b6e:	9b04      	ldr	r3, [sp, #16]
 8019b70:	9801      	ldr	r0, [sp, #4]
 8019b72:	4621      	mov	r1, r4
 8019b74:	f103 3bff 	add.w	fp, r3, #4294967295
 8019b78:	f7ff fafc 	bl	8019174 <quorem>
 8019b7c:	4641      	mov	r1, r8
 8019b7e:	9002      	str	r0, [sp, #8]
 8019b80:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8019b84:	9801      	ldr	r0, [sp, #4]
 8019b86:	f000 fc99 	bl	801a4bc <__mcmp>
 8019b8a:	462a      	mov	r2, r5
 8019b8c:	9006      	str	r0, [sp, #24]
 8019b8e:	4621      	mov	r1, r4
 8019b90:	4648      	mov	r0, r9
 8019b92:	f000 fcaf 	bl	801a4f4 <__mdiff>
 8019b96:	68c2      	ldr	r2, [r0, #12]
 8019b98:	4606      	mov	r6, r0
 8019b9a:	b9fa      	cbnz	r2, 8019bdc <_dtoa_r+0x954>
 8019b9c:	4601      	mov	r1, r0
 8019b9e:	9801      	ldr	r0, [sp, #4]
 8019ba0:	f000 fc8c 	bl	801a4bc <__mcmp>
 8019ba4:	4602      	mov	r2, r0
 8019ba6:	4631      	mov	r1, r6
 8019ba8:	4648      	mov	r0, r9
 8019baa:	920a      	str	r2, [sp, #40]	@ 0x28
 8019bac:	f000 fa0a 	bl	8019fc4 <_Bfree>
 8019bb0:	9b07      	ldr	r3, [sp, #28]
 8019bb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019bb4:	9e04      	ldr	r6, [sp, #16]
 8019bb6:	ea42 0103 	orr.w	r1, r2, r3
 8019bba:	9b08      	ldr	r3, [sp, #32]
 8019bbc:	4319      	orrs	r1, r3
 8019bbe:	d10f      	bne.n	8019be0 <_dtoa_r+0x958>
 8019bc0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8019bc4:	d028      	beq.n	8019c18 <_dtoa_r+0x990>
 8019bc6:	9b06      	ldr	r3, [sp, #24]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	dd02      	ble.n	8019bd2 <_dtoa_r+0x94a>
 8019bcc:	9b02      	ldr	r3, [sp, #8]
 8019bce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8019bd2:	f88b a000 	strb.w	sl, [fp]
 8019bd6:	e55e      	b.n	8019696 <_dtoa_r+0x40e>
 8019bd8:	4628      	mov	r0, r5
 8019bda:	e7bd      	b.n	8019b58 <_dtoa_r+0x8d0>
 8019bdc:	2201      	movs	r2, #1
 8019bde:	e7e2      	b.n	8019ba6 <_dtoa_r+0x91e>
 8019be0:	9b06      	ldr	r3, [sp, #24]
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	db04      	blt.n	8019bf0 <_dtoa_r+0x968>
 8019be6:	9907      	ldr	r1, [sp, #28]
 8019be8:	430b      	orrs	r3, r1
 8019bea:	9908      	ldr	r1, [sp, #32]
 8019bec:	430b      	orrs	r3, r1
 8019bee:	d120      	bne.n	8019c32 <_dtoa_r+0x9aa>
 8019bf0:	2a00      	cmp	r2, #0
 8019bf2:	ddee      	ble.n	8019bd2 <_dtoa_r+0x94a>
 8019bf4:	9901      	ldr	r1, [sp, #4]
 8019bf6:	2201      	movs	r2, #1
 8019bf8:	4648      	mov	r0, r9
 8019bfa:	f000 fbf3 	bl	801a3e4 <__lshift>
 8019bfe:	4621      	mov	r1, r4
 8019c00:	9001      	str	r0, [sp, #4]
 8019c02:	f000 fc5b 	bl	801a4bc <__mcmp>
 8019c06:	2800      	cmp	r0, #0
 8019c08:	dc03      	bgt.n	8019c12 <_dtoa_r+0x98a>
 8019c0a:	d1e2      	bne.n	8019bd2 <_dtoa_r+0x94a>
 8019c0c:	f01a 0f01 	tst.w	sl, #1
 8019c10:	d0df      	beq.n	8019bd2 <_dtoa_r+0x94a>
 8019c12:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8019c16:	d1d9      	bne.n	8019bcc <_dtoa_r+0x944>
 8019c18:	2339      	movs	r3, #57	@ 0x39
 8019c1a:	f88b 3000 	strb.w	r3, [fp]
 8019c1e:	4633      	mov	r3, r6
 8019c20:	461e      	mov	r6, r3
 8019c22:	3b01      	subs	r3, #1
 8019c24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019c28:	2a39      	cmp	r2, #57	@ 0x39
 8019c2a:	d052      	beq.n	8019cd2 <_dtoa_r+0xa4a>
 8019c2c:	3201      	adds	r2, #1
 8019c2e:	701a      	strb	r2, [r3, #0]
 8019c30:	e531      	b.n	8019696 <_dtoa_r+0x40e>
 8019c32:	2a00      	cmp	r2, #0
 8019c34:	dd07      	ble.n	8019c46 <_dtoa_r+0x9be>
 8019c36:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8019c3a:	d0ed      	beq.n	8019c18 <_dtoa_r+0x990>
 8019c3c:	f10a 0301 	add.w	r3, sl, #1
 8019c40:	f88b 3000 	strb.w	r3, [fp]
 8019c44:	e527      	b.n	8019696 <_dtoa_r+0x40e>
 8019c46:	9b04      	ldr	r3, [sp, #16]
 8019c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019c4a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8019c4e:	4293      	cmp	r3, r2
 8019c50:	d029      	beq.n	8019ca6 <_dtoa_r+0xa1e>
 8019c52:	9901      	ldr	r1, [sp, #4]
 8019c54:	2300      	movs	r3, #0
 8019c56:	220a      	movs	r2, #10
 8019c58:	4648      	mov	r0, r9
 8019c5a:	f000 f9d5 	bl	801a008 <__multadd>
 8019c5e:	45a8      	cmp	r8, r5
 8019c60:	9001      	str	r0, [sp, #4]
 8019c62:	f04f 0300 	mov.w	r3, #0
 8019c66:	f04f 020a 	mov.w	r2, #10
 8019c6a:	4641      	mov	r1, r8
 8019c6c:	4648      	mov	r0, r9
 8019c6e:	d107      	bne.n	8019c80 <_dtoa_r+0x9f8>
 8019c70:	f000 f9ca 	bl	801a008 <__multadd>
 8019c74:	4680      	mov	r8, r0
 8019c76:	4605      	mov	r5, r0
 8019c78:	9b04      	ldr	r3, [sp, #16]
 8019c7a:	3301      	adds	r3, #1
 8019c7c:	9304      	str	r3, [sp, #16]
 8019c7e:	e776      	b.n	8019b6e <_dtoa_r+0x8e6>
 8019c80:	f000 f9c2 	bl	801a008 <__multadd>
 8019c84:	4629      	mov	r1, r5
 8019c86:	4680      	mov	r8, r0
 8019c88:	2300      	movs	r3, #0
 8019c8a:	220a      	movs	r2, #10
 8019c8c:	4648      	mov	r0, r9
 8019c8e:	f000 f9bb 	bl	801a008 <__multadd>
 8019c92:	4605      	mov	r5, r0
 8019c94:	e7f0      	b.n	8019c78 <_dtoa_r+0x9f0>
 8019c96:	f1bb 0f00 	cmp.w	fp, #0
 8019c9a:	bfcc      	ite	gt
 8019c9c:	465e      	movgt	r6, fp
 8019c9e:	2601      	movle	r6, #1
 8019ca0:	443e      	add	r6, r7
 8019ca2:	f04f 0800 	mov.w	r8, #0
 8019ca6:	9901      	ldr	r1, [sp, #4]
 8019ca8:	2201      	movs	r2, #1
 8019caa:	4648      	mov	r0, r9
 8019cac:	f000 fb9a 	bl	801a3e4 <__lshift>
 8019cb0:	4621      	mov	r1, r4
 8019cb2:	9001      	str	r0, [sp, #4]
 8019cb4:	f000 fc02 	bl	801a4bc <__mcmp>
 8019cb8:	2800      	cmp	r0, #0
 8019cba:	dcb0      	bgt.n	8019c1e <_dtoa_r+0x996>
 8019cbc:	d102      	bne.n	8019cc4 <_dtoa_r+0xa3c>
 8019cbe:	f01a 0f01 	tst.w	sl, #1
 8019cc2:	d1ac      	bne.n	8019c1e <_dtoa_r+0x996>
 8019cc4:	4633      	mov	r3, r6
 8019cc6:	461e      	mov	r6, r3
 8019cc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019ccc:	2a30      	cmp	r2, #48	@ 0x30
 8019cce:	d0fa      	beq.n	8019cc6 <_dtoa_r+0xa3e>
 8019cd0:	e4e1      	b.n	8019696 <_dtoa_r+0x40e>
 8019cd2:	429f      	cmp	r7, r3
 8019cd4:	d1a4      	bne.n	8019c20 <_dtoa_r+0x998>
 8019cd6:	9b05      	ldr	r3, [sp, #20]
 8019cd8:	3301      	adds	r3, #1
 8019cda:	9305      	str	r3, [sp, #20]
 8019cdc:	2331      	movs	r3, #49	@ 0x31
 8019cde:	703b      	strb	r3, [r7, #0]
 8019ce0:	e4d9      	b.n	8019696 <_dtoa_r+0x40e>
 8019ce2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019ce4:	4f16      	ldr	r7, [pc, #88]	@ (8019d40 <_dtoa_r+0xab8>)
 8019ce6:	b11b      	cbz	r3, 8019cf0 <_dtoa_r+0xa68>
 8019ce8:	f107 0308 	add.w	r3, r7, #8
 8019cec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8019cee:	6013      	str	r3, [r2, #0]
 8019cf0:	4638      	mov	r0, r7
 8019cf2:	b011      	add	sp, #68	@ 0x44
 8019cf4:	ecbd 8b02 	vpop	{d8}
 8019cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cfc:	9b07      	ldr	r3, [sp, #28]
 8019cfe:	2b01      	cmp	r3, #1
 8019d00:	f77f ae2c 	ble.w	801995c <_dtoa_r+0x6d4>
 8019d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019d06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019d08:	2001      	movs	r0, #1
 8019d0a:	e64c      	b.n	80199a6 <_dtoa_r+0x71e>
 8019d0c:	f1bb 0f00 	cmp.w	fp, #0
 8019d10:	f77f aed8 	ble.w	8019ac4 <_dtoa_r+0x83c>
 8019d14:	463e      	mov	r6, r7
 8019d16:	9801      	ldr	r0, [sp, #4]
 8019d18:	4621      	mov	r1, r4
 8019d1a:	f7ff fa2b 	bl	8019174 <quorem>
 8019d1e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8019d22:	f806 ab01 	strb.w	sl, [r6], #1
 8019d26:	1bf2      	subs	r2, r6, r7
 8019d28:	4593      	cmp	fp, r2
 8019d2a:	ddb4      	ble.n	8019c96 <_dtoa_r+0xa0e>
 8019d2c:	9901      	ldr	r1, [sp, #4]
 8019d2e:	2300      	movs	r3, #0
 8019d30:	220a      	movs	r2, #10
 8019d32:	4648      	mov	r0, r9
 8019d34:	f000 f968 	bl	801a008 <__multadd>
 8019d38:	9001      	str	r0, [sp, #4]
 8019d3a:	e7ec      	b.n	8019d16 <_dtoa_r+0xa8e>
 8019d3c:	0801f8c5 	.word	0x0801f8c5
 8019d40:	0801f860 	.word	0x0801f860

08019d44 <_free_r>:
 8019d44:	b538      	push	{r3, r4, r5, lr}
 8019d46:	4605      	mov	r5, r0
 8019d48:	2900      	cmp	r1, #0
 8019d4a:	d041      	beq.n	8019dd0 <_free_r+0x8c>
 8019d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d50:	1f0c      	subs	r4, r1, #4
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	bfb8      	it	lt
 8019d56:	18e4      	addlt	r4, r4, r3
 8019d58:	f000 f8e8 	bl	8019f2c <__malloc_lock>
 8019d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8019dd4 <_free_r+0x90>)
 8019d5e:	6813      	ldr	r3, [r2, #0]
 8019d60:	b933      	cbnz	r3, 8019d70 <_free_r+0x2c>
 8019d62:	6063      	str	r3, [r4, #4]
 8019d64:	6014      	str	r4, [r2, #0]
 8019d66:	4628      	mov	r0, r5
 8019d68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d6c:	f000 b8e4 	b.w	8019f38 <__malloc_unlock>
 8019d70:	42a3      	cmp	r3, r4
 8019d72:	d908      	bls.n	8019d86 <_free_r+0x42>
 8019d74:	6820      	ldr	r0, [r4, #0]
 8019d76:	1821      	adds	r1, r4, r0
 8019d78:	428b      	cmp	r3, r1
 8019d7a:	bf01      	itttt	eq
 8019d7c:	6819      	ldreq	r1, [r3, #0]
 8019d7e:	685b      	ldreq	r3, [r3, #4]
 8019d80:	1809      	addeq	r1, r1, r0
 8019d82:	6021      	streq	r1, [r4, #0]
 8019d84:	e7ed      	b.n	8019d62 <_free_r+0x1e>
 8019d86:	461a      	mov	r2, r3
 8019d88:	685b      	ldr	r3, [r3, #4]
 8019d8a:	b10b      	cbz	r3, 8019d90 <_free_r+0x4c>
 8019d8c:	42a3      	cmp	r3, r4
 8019d8e:	d9fa      	bls.n	8019d86 <_free_r+0x42>
 8019d90:	6811      	ldr	r1, [r2, #0]
 8019d92:	1850      	adds	r0, r2, r1
 8019d94:	42a0      	cmp	r0, r4
 8019d96:	d10b      	bne.n	8019db0 <_free_r+0x6c>
 8019d98:	6820      	ldr	r0, [r4, #0]
 8019d9a:	4401      	add	r1, r0
 8019d9c:	1850      	adds	r0, r2, r1
 8019d9e:	4283      	cmp	r3, r0
 8019da0:	6011      	str	r1, [r2, #0]
 8019da2:	d1e0      	bne.n	8019d66 <_free_r+0x22>
 8019da4:	6818      	ldr	r0, [r3, #0]
 8019da6:	685b      	ldr	r3, [r3, #4]
 8019da8:	6053      	str	r3, [r2, #4]
 8019daa:	4408      	add	r0, r1
 8019dac:	6010      	str	r0, [r2, #0]
 8019dae:	e7da      	b.n	8019d66 <_free_r+0x22>
 8019db0:	d902      	bls.n	8019db8 <_free_r+0x74>
 8019db2:	230c      	movs	r3, #12
 8019db4:	602b      	str	r3, [r5, #0]
 8019db6:	e7d6      	b.n	8019d66 <_free_r+0x22>
 8019db8:	6820      	ldr	r0, [r4, #0]
 8019dba:	1821      	adds	r1, r4, r0
 8019dbc:	428b      	cmp	r3, r1
 8019dbe:	bf04      	itt	eq
 8019dc0:	6819      	ldreq	r1, [r3, #0]
 8019dc2:	685b      	ldreq	r3, [r3, #4]
 8019dc4:	6063      	str	r3, [r4, #4]
 8019dc6:	bf04      	itt	eq
 8019dc8:	1809      	addeq	r1, r1, r0
 8019dca:	6021      	streq	r1, [r4, #0]
 8019dcc:	6054      	str	r4, [r2, #4]
 8019dce:	e7ca      	b.n	8019d66 <_free_r+0x22>
 8019dd0:	bd38      	pop	{r3, r4, r5, pc}
 8019dd2:	bf00      	nop
 8019dd4:	200670c0 	.word	0x200670c0

08019dd8 <malloc>:
 8019dd8:	4b02      	ldr	r3, [pc, #8]	@ (8019de4 <malloc+0xc>)
 8019dda:	4601      	mov	r1, r0
 8019ddc:	6818      	ldr	r0, [r3, #0]
 8019dde:	f000 b825 	b.w	8019e2c <_malloc_r>
 8019de2:	bf00      	nop
 8019de4:	2000003c 	.word	0x2000003c

08019de8 <sbrk_aligned>:
 8019de8:	b570      	push	{r4, r5, r6, lr}
 8019dea:	4e0f      	ldr	r6, [pc, #60]	@ (8019e28 <sbrk_aligned+0x40>)
 8019dec:	460c      	mov	r4, r1
 8019dee:	6831      	ldr	r1, [r6, #0]
 8019df0:	4605      	mov	r5, r0
 8019df2:	b911      	cbnz	r1, 8019dfa <sbrk_aligned+0x12>
 8019df4:	f001 fef4 	bl	801bbe0 <_sbrk_r>
 8019df8:	6030      	str	r0, [r6, #0]
 8019dfa:	4621      	mov	r1, r4
 8019dfc:	4628      	mov	r0, r5
 8019dfe:	f001 feef 	bl	801bbe0 <_sbrk_r>
 8019e02:	1c43      	adds	r3, r0, #1
 8019e04:	d103      	bne.n	8019e0e <sbrk_aligned+0x26>
 8019e06:	f04f 34ff 	mov.w	r4, #4294967295
 8019e0a:	4620      	mov	r0, r4
 8019e0c:	bd70      	pop	{r4, r5, r6, pc}
 8019e0e:	1cc4      	adds	r4, r0, #3
 8019e10:	f024 0403 	bic.w	r4, r4, #3
 8019e14:	42a0      	cmp	r0, r4
 8019e16:	d0f8      	beq.n	8019e0a <sbrk_aligned+0x22>
 8019e18:	1a21      	subs	r1, r4, r0
 8019e1a:	4628      	mov	r0, r5
 8019e1c:	f001 fee0 	bl	801bbe0 <_sbrk_r>
 8019e20:	3001      	adds	r0, #1
 8019e22:	d1f2      	bne.n	8019e0a <sbrk_aligned+0x22>
 8019e24:	e7ef      	b.n	8019e06 <sbrk_aligned+0x1e>
 8019e26:	bf00      	nop
 8019e28:	200670bc 	.word	0x200670bc

08019e2c <_malloc_r>:
 8019e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e30:	1ccd      	adds	r5, r1, #3
 8019e32:	f025 0503 	bic.w	r5, r5, #3
 8019e36:	3508      	adds	r5, #8
 8019e38:	2d0c      	cmp	r5, #12
 8019e3a:	bf38      	it	cc
 8019e3c:	250c      	movcc	r5, #12
 8019e3e:	2d00      	cmp	r5, #0
 8019e40:	4606      	mov	r6, r0
 8019e42:	db01      	blt.n	8019e48 <_malloc_r+0x1c>
 8019e44:	42a9      	cmp	r1, r5
 8019e46:	d904      	bls.n	8019e52 <_malloc_r+0x26>
 8019e48:	230c      	movs	r3, #12
 8019e4a:	6033      	str	r3, [r6, #0]
 8019e4c:	2000      	movs	r0, #0
 8019e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019f28 <_malloc_r+0xfc>
 8019e56:	f000 f869 	bl	8019f2c <__malloc_lock>
 8019e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8019e5e:	461c      	mov	r4, r3
 8019e60:	bb44      	cbnz	r4, 8019eb4 <_malloc_r+0x88>
 8019e62:	4629      	mov	r1, r5
 8019e64:	4630      	mov	r0, r6
 8019e66:	f7ff ffbf 	bl	8019de8 <sbrk_aligned>
 8019e6a:	1c43      	adds	r3, r0, #1
 8019e6c:	4604      	mov	r4, r0
 8019e6e:	d158      	bne.n	8019f22 <_malloc_r+0xf6>
 8019e70:	f8d8 4000 	ldr.w	r4, [r8]
 8019e74:	4627      	mov	r7, r4
 8019e76:	2f00      	cmp	r7, #0
 8019e78:	d143      	bne.n	8019f02 <_malloc_r+0xd6>
 8019e7a:	2c00      	cmp	r4, #0
 8019e7c:	d04b      	beq.n	8019f16 <_malloc_r+0xea>
 8019e7e:	6823      	ldr	r3, [r4, #0]
 8019e80:	4639      	mov	r1, r7
 8019e82:	4630      	mov	r0, r6
 8019e84:	eb04 0903 	add.w	r9, r4, r3
 8019e88:	f001 feaa 	bl	801bbe0 <_sbrk_r>
 8019e8c:	4581      	cmp	r9, r0
 8019e8e:	d142      	bne.n	8019f16 <_malloc_r+0xea>
 8019e90:	6821      	ldr	r1, [r4, #0]
 8019e92:	1a6d      	subs	r5, r5, r1
 8019e94:	4629      	mov	r1, r5
 8019e96:	4630      	mov	r0, r6
 8019e98:	f7ff ffa6 	bl	8019de8 <sbrk_aligned>
 8019e9c:	3001      	adds	r0, #1
 8019e9e:	d03a      	beq.n	8019f16 <_malloc_r+0xea>
 8019ea0:	6823      	ldr	r3, [r4, #0]
 8019ea2:	442b      	add	r3, r5
 8019ea4:	6023      	str	r3, [r4, #0]
 8019ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8019eaa:	685a      	ldr	r2, [r3, #4]
 8019eac:	bb62      	cbnz	r2, 8019f08 <_malloc_r+0xdc>
 8019eae:	f8c8 7000 	str.w	r7, [r8]
 8019eb2:	e00f      	b.n	8019ed4 <_malloc_r+0xa8>
 8019eb4:	6822      	ldr	r2, [r4, #0]
 8019eb6:	1b52      	subs	r2, r2, r5
 8019eb8:	d420      	bmi.n	8019efc <_malloc_r+0xd0>
 8019eba:	2a0b      	cmp	r2, #11
 8019ebc:	d917      	bls.n	8019eee <_malloc_r+0xc2>
 8019ebe:	1961      	adds	r1, r4, r5
 8019ec0:	42a3      	cmp	r3, r4
 8019ec2:	6025      	str	r5, [r4, #0]
 8019ec4:	bf18      	it	ne
 8019ec6:	6059      	strne	r1, [r3, #4]
 8019ec8:	6863      	ldr	r3, [r4, #4]
 8019eca:	bf08      	it	eq
 8019ecc:	f8c8 1000 	streq.w	r1, [r8]
 8019ed0:	5162      	str	r2, [r4, r5]
 8019ed2:	604b      	str	r3, [r1, #4]
 8019ed4:	4630      	mov	r0, r6
 8019ed6:	f000 f82f 	bl	8019f38 <__malloc_unlock>
 8019eda:	f104 000b 	add.w	r0, r4, #11
 8019ede:	1d23      	adds	r3, r4, #4
 8019ee0:	f020 0007 	bic.w	r0, r0, #7
 8019ee4:	1ac2      	subs	r2, r0, r3
 8019ee6:	bf1c      	itt	ne
 8019ee8:	1a1b      	subne	r3, r3, r0
 8019eea:	50a3      	strne	r3, [r4, r2]
 8019eec:	e7af      	b.n	8019e4e <_malloc_r+0x22>
 8019eee:	6862      	ldr	r2, [r4, #4]
 8019ef0:	42a3      	cmp	r3, r4
 8019ef2:	bf0c      	ite	eq
 8019ef4:	f8c8 2000 	streq.w	r2, [r8]
 8019ef8:	605a      	strne	r2, [r3, #4]
 8019efa:	e7eb      	b.n	8019ed4 <_malloc_r+0xa8>
 8019efc:	4623      	mov	r3, r4
 8019efe:	6864      	ldr	r4, [r4, #4]
 8019f00:	e7ae      	b.n	8019e60 <_malloc_r+0x34>
 8019f02:	463c      	mov	r4, r7
 8019f04:	687f      	ldr	r7, [r7, #4]
 8019f06:	e7b6      	b.n	8019e76 <_malloc_r+0x4a>
 8019f08:	461a      	mov	r2, r3
 8019f0a:	685b      	ldr	r3, [r3, #4]
 8019f0c:	42a3      	cmp	r3, r4
 8019f0e:	d1fb      	bne.n	8019f08 <_malloc_r+0xdc>
 8019f10:	2300      	movs	r3, #0
 8019f12:	6053      	str	r3, [r2, #4]
 8019f14:	e7de      	b.n	8019ed4 <_malloc_r+0xa8>
 8019f16:	230c      	movs	r3, #12
 8019f18:	6033      	str	r3, [r6, #0]
 8019f1a:	4630      	mov	r0, r6
 8019f1c:	f000 f80c 	bl	8019f38 <__malloc_unlock>
 8019f20:	e794      	b.n	8019e4c <_malloc_r+0x20>
 8019f22:	6005      	str	r5, [r0, #0]
 8019f24:	e7d6      	b.n	8019ed4 <_malloc_r+0xa8>
 8019f26:	bf00      	nop
 8019f28:	200670c0 	.word	0x200670c0

08019f2c <__malloc_lock>:
 8019f2c:	4801      	ldr	r0, [pc, #4]	@ (8019f34 <__malloc_lock+0x8>)
 8019f2e:	f7ff b8ec 	b.w	801910a <__retarget_lock_acquire_recursive>
 8019f32:	bf00      	nop
 8019f34:	200670b8 	.word	0x200670b8

08019f38 <__malloc_unlock>:
 8019f38:	4801      	ldr	r0, [pc, #4]	@ (8019f40 <__malloc_unlock+0x8>)
 8019f3a:	f7ff b8e7 	b.w	801910c <__retarget_lock_release_recursive>
 8019f3e:	bf00      	nop
 8019f40:	200670b8 	.word	0x200670b8

08019f44 <_Balloc>:
 8019f44:	b570      	push	{r4, r5, r6, lr}
 8019f46:	69c6      	ldr	r6, [r0, #28]
 8019f48:	4604      	mov	r4, r0
 8019f4a:	460d      	mov	r5, r1
 8019f4c:	b976      	cbnz	r6, 8019f6c <_Balloc+0x28>
 8019f4e:	2010      	movs	r0, #16
 8019f50:	f7ff ff42 	bl	8019dd8 <malloc>
 8019f54:	4602      	mov	r2, r0
 8019f56:	61e0      	str	r0, [r4, #28]
 8019f58:	b920      	cbnz	r0, 8019f64 <_Balloc+0x20>
 8019f5a:	4b18      	ldr	r3, [pc, #96]	@ (8019fbc <_Balloc+0x78>)
 8019f5c:	4818      	ldr	r0, [pc, #96]	@ (8019fc0 <_Balloc+0x7c>)
 8019f5e:	216b      	movs	r1, #107	@ 0x6b
 8019f60:	f7ff f8ea 	bl	8019138 <__assert_func>
 8019f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019f68:	6006      	str	r6, [r0, #0]
 8019f6a:	60c6      	str	r6, [r0, #12]
 8019f6c:	69e6      	ldr	r6, [r4, #28]
 8019f6e:	68f3      	ldr	r3, [r6, #12]
 8019f70:	b183      	cbz	r3, 8019f94 <_Balloc+0x50>
 8019f72:	69e3      	ldr	r3, [r4, #28]
 8019f74:	68db      	ldr	r3, [r3, #12]
 8019f76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019f7a:	b9b8      	cbnz	r0, 8019fac <_Balloc+0x68>
 8019f7c:	2101      	movs	r1, #1
 8019f7e:	fa01 f605 	lsl.w	r6, r1, r5
 8019f82:	1d72      	adds	r2, r6, #5
 8019f84:	0092      	lsls	r2, r2, #2
 8019f86:	4620      	mov	r0, r4
 8019f88:	f001 fe49 	bl	801bc1e <_calloc_r>
 8019f8c:	b160      	cbz	r0, 8019fa8 <_Balloc+0x64>
 8019f8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019f92:	e00e      	b.n	8019fb2 <_Balloc+0x6e>
 8019f94:	2221      	movs	r2, #33	@ 0x21
 8019f96:	2104      	movs	r1, #4
 8019f98:	4620      	mov	r0, r4
 8019f9a:	f001 fe40 	bl	801bc1e <_calloc_r>
 8019f9e:	69e3      	ldr	r3, [r4, #28]
 8019fa0:	60f0      	str	r0, [r6, #12]
 8019fa2:	68db      	ldr	r3, [r3, #12]
 8019fa4:	2b00      	cmp	r3, #0
 8019fa6:	d1e4      	bne.n	8019f72 <_Balloc+0x2e>
 8019fa8:	2000      	movs	r0, #0
 8019faa:	bd70      	pop	{r4, r5, r6, pc}
 8019fac:	6802      	ldr	r2, [r0, #0]
 8019fae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019fb2:	2300      	movs	r3, #0
 8019fb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019fb8:	e7f7      	b.n	8019faa <_Balloc+0x66>
 8019fba:	bf00      	nop
 8019fbc:	0801f77c 	.word	0x0801f77c
 8019fc0:	0801f8d6 	.word	0x0801f8d6

08019fc4 <_Bfree>:
 8019fc4:	b570      	push	{r4, r5, r6, lr}
 8019fc6:	69c6      	ldr	r6, [r0, #28]
 8019fc8:	4605      	mov	r5, r0
 8019fca:	460c      	mov	r4, r1
 8019fcc:	b976      	cbnz	r6, 8019fec <_Bfree+0x28>
 8019fce:	2010      	movs	r0, #16
 8019fd0:	f7ff ff02 	bl	8019dd8 <malloc>
 8019fd4:	4602      	mov	r2, r0
 8019fd6:	61e8      	str	r0, [r5, #28]
 8019fd8:	b920      	cbnz	r0, 8019fe4 <_Bfree+0x20>
 8019fda:	4b09      	ldr	r3, [pc, #36]	@ (801a000 <_Bfree+0x3c>)
 8019fdc:	4809      	ldr	r0, [pc, #36]	@ (801a004 <_Bfree+0x40>)
 8019fde:	218f      	movs	r1, #143	@ 0x8f
 8019fe0:	f7ff f8aa 	bl	8019138 <__assert_func>
 8019fe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019fe8:	6006      	str	r6, [r0, #0]
 8019fea:	60c6      	str	r6, [r0, #12]
 8019fec:	b13c      	cbz	r4, 8019ffe <_Bfree+0x3a>
 8019fee:	69eb      	ldr	r3, [r5, #28]
 8019ff0:	6862      	ldr	r2, [r4, #4]
 8019ff2:	68db      	ldr	r3, [r3, #12]
 8019ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019ff8:	6021      	str	r1, [r4, #0]
 8019ffa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019ffe:	bd70      	pop	{r4, r5, r6, pc}
 801a000:	0801f77c 	.word	0x0801f77c
 801a004:	0801f8d6 	.word	0x0801f8d6

0801a008 <__multadd>:
 801a008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a00c:	690d      	ldr	r5, [r1, #16]
 801a00e:	4607      	mov	r7, r0
 801a010:	460c      	mov	r4, r1
 801a012:	461e      	mov	r6, r3
 801a014:	f101 0c14 	add.w	ip, r1, #20
 801a018:	2000      	movs	r0, #0
 801a01a:	f8dc 3000 	ldr.w	r3, [ip]
 801a01e:	b299      	uxth	r1, r3
 801a020:	fb02 6101 	mla	r1, r2, r1, r6
 801a024:	0c1e      	lsrs	r6, r3, #16
 801a026:	0c0b      	lsrs	r3, r1, #16
 801a028:	fb02 3306 	mla	r3, r2, r6, r3
 801a02c:	b289      	uxth	r1, r1
 801a02e:	3001      	adds	r0, #1
 801a030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a034:	4285      	cmp	r5, r0
 801a036:	f84c 1b04 	str.w	r1, [ip], #4
 801a03a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a03e:	dcec      	bgt.n	801a01a <__multadd+0x12>
 801a040:	b30e      	cbz	r6, 801a086 <__multadd+0x7e>
 801a042:	68a3      	ldr	r3, [r4, #8]
 801a044:	42ab      	cmp	r3, r5
 801a046:	dc19      	bgt.n	801a07c <__multadd+0x74>
 801a048:	6861      	ldr	r1, [r4, #4]
 801a04a:	4638      	mov	r0, r7
 801a04c:	3101      	adds	r1, #1
 801a04e:	f7ff ff79 	bl	8019f44 <_Balloc>
 801a052:	4680      	mov	r8, r0
 801a054:	b928      	cbnz	r0, 801a062 <__multadd+0x5a>
 801a056:	4602      	mov	r2, r0
 801a058:	4b0c      	ldr	r3, [pc, #48]	@ (801a08c <__multadd+0x84>)
 801a05a:	480d      	ldr	r0, [pc, #52]	@ (801a090 <__multadd+0x88>)
 801a05c:	21ba      	movs	r1, #186	@ 0xba
 801a05e:	f7ff f86b 	bl	8019138 <__assert_func>
 801a062:	6922      	ldr	r2, [r4, #16]
 801a064:	3202      	adds	r2, #2
 801a066:	f104 010c 	add.w	r1, r4, #12
 801a06a:	0092      	lsls	r2, r2, #2
 801a06c:	300c      	adds	r0, #12
 801a06e:	f7ff f84e 	bl	801910e <memcpy>
 801a072:	4621      	mov	r1, r4
 801a074:	4638      	mov	r0, r7
 801a076:	f7ff ffa5 	bl	8019fc4 <_Bfree>
 801a07a:	4644      	mov	r4, r8
 801a07c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a080:	3501      	adds	r5, #1
 801a082:	615e      	str	r6, [r3, #20]
 801a084:	6125      	str	r5, [r4, #16]
 801a086:	4620      	mov	r0, r4
 801a088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a08c:	0801f8c5 	.word	0x0801f8c5
 801a090:	0801f8d6 	.word	0x0801f8d6

0801a094 <__s2b>:
 801a094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a098:	460c      	mov	r4, r1
 801a09a:	4615      	mov	r5, r2
 801a09c:	461f      	mov	r7, r3
 801a09e:	2209      	movs	r2, #9
 801a0a0:	3308      	adds	r3, #8
 801a0a2:	4606      	mov	r6, r0
 801a0a4:	fb93 f3f2 	sdiv	r3, r3, r2
 801a0a8:	2100      	movs	r1, #0
 801a0aa:	2201      	movs	r2, #1
 801a0ac:	429a      	cmp	r2, r3
 801a0ae:	db09      	blt.n	801a0c4 <__s2b+0x30>
 801a0b0:	4630      	mov	r0, r6
 801a0b2:	f7ff ff47 	bl	8019f44 <_Balloc>
 801a0b6:	b940      	cbnz	r0, 801a0ca <__s2b+0x36>
 801a0b8:	4602      	mov	r2, r0
 801a0ba:	4b19      	ldr	r3, [pc, #100]	@ (801a120 <__s2b+0x8c>)
 801a0bc:	4819      	ldr	r0, [pc, #100]	@ (801a124 <__s2b+0x90>)
 801a0be:	21d3      	movs	r1, #211	@ 0xd3
 801a0c0:	f7ff f83a 	bl	8019138 <__assert_func>
 801a0c4:	0052      	lsls	r2, r2, #1
 801a0c6:	3101      	adds	r1, #1
 801a0c8:	e7f0      	b.n	801a0ac <__s2b+0x18>
 801a0ca:	9b08      	ldr	r3, [sp, #32]
 801a0cc:	6143      	str	r3, [r0, #20]
 801a0ce:	2d09      	cmp	r5, #9
 801a0d0:	f04f 0301 	mov.w	r3, #1
 801a0d4:	6103      	str	r3, [r0, #16]
 801a0d6:	dd16      	ble.n	801a106 <__s2b+0x72>
 801a0d8:	f104 0909 	add.w	r9, r4, #9
 801a0dc:	46c8      	mov	r8, r9
 801a0de:	442c      	add	r4, r5
 801a0e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 801a0e4:	4601      	mov	r1, r0
 801a0e6:	3b30      	subs	r3, #48	@ 0x30
 801a0e8:	220a      	movs	r2, #10
 801a0ea:	4630      	mov	r0, r6
 801a0ec:	f7ff ff8c 	bl	801a008 <__multadd>
 801a0f0:	45a0      	cmp	r8, r4
 801a0f2:	d1f5      	bne.n	801a0e0 <__s2b+0x4c>
 801a0f4:	f1a5 0408 	sub.w	r4, r5, #8
 801a0f8:	444c      	add	r4, r9
 801a0fa:	1b2d      	subs	r5, r5, r4
 801a0fc:	1963      	adds	r3, r4, r5
 801a0fe:	42bb      	cmp	r3, r7
 801a100:	db04      	blt.n	801a10c <__s2b+0x78>
 801a102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a106:	340a      	adds	r4, #10
 801a108:	2509      	movs	r5, #9
 801a10a:	e7f6      	b.n	801a0fa <__s2b+0x66>
 801a10c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a110:	4601      	mov	r1, r0
 801a112:	3b30      	subs	r3, #48	@ 0x30
 801a114:	220a      	movs	r2, #10
 801a116:	4630      	mov	r0, r6
 801a118:	f7ff ff76 	bl	801a008 <__multadd>
 801a11c:	e7ee      	b.n	801a0fc <__s2b+0x68>
 801a11e:	bf00      	nop
 801a120:	0801f8c5 	.word	0x0801f8c5
 801a124:	0801f8d6 	.word	0x0801f8d6

0801a128 <__hi0bits>:
 801a128:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a12c:	4603      	mov	r3, r0
 801a12e:	bf36      	itet	cc
 801a130:	0403      	lslcc	r3, r0, #16
 801a132:	2000      	movcs	r0, #0
 801a134:	2010      	movcc	r0, #16
 801a136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a13a:	bf3c      	itt	cc
 801a13c:	021b      	lslcc	r3, r3, #8
 801a13e:	3008      	addcc	r0, #8
 801a140:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a144:	bf3c      	itt	cc
 801a146:	011b      	lslcc	r3, r3, #4
 801a148:	3004      	addcc	r0, #4
 801a14a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a14e:	bf3c      	itt	cc
 801a150:	009b      	lslcc	r3, r3, #2
 801a152:	3002      	addcc	r0, #2
 801a154:	2b00      	cmp	r3, #0
 801a156:	db05      	blt.n	801a164 <__hi0bits+0x3c>
 801a158:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a15c:	f100 0001 	add.w	r0, r0, #1
 801a160:	bf08      	it	eq
 801a162:	2020      	moveq	r0, #32
 801a164:	4770      	bx	lr

0801a166 <__lo0bits>:
 801a166:	6803      	ldr	r3, [r0, #0]
 801a168:	4602      	mov	r2, r0
 801a16a:	f013 0007 	ands.w	r0, r3, #7
 801a16e:	d00b      	beq.n	801a188 <__lo0bits+0x22>
 801a170:	07d9      	lsls	r1, r3, #31
 801a172:	d421      	bmi.n	801a1b8 <__lo0bits+0x52>
 801a174:	0798      	lsls	r0, r3, #30
 801a176:	bf49      	itett	mi
 801a178:	085b      	lsrmi	r3, r3, #1
 801a17a:	089b      	lsrpl	r3, r3, #2
 801a17c:	2001      	movmi	r0, #1
 801a17e:	6013      	strmi	r3, [r2, #0]
 801a180:	bf5c      	itt	pl
 801a182:	6013      	strpl	r3, [r2, #0]
 801a184:	2002      	movpl	r0, #2
 801a186:	4770      	bx	lr
 801a188:	b299      	uxth	r1, r3
 801a18a:	b909      	cbnz	r1, 801a190 <__lo0bits+0x2a>
 801a18c:	0c1b      	lsrs	r3, r3, #16
 801a18e:	2010      	movs	r0, #16
 801a190:	b2d9      	uxtb	r1, r3
 801a192:	b909      	cbnz	r1, 801a198 <__lo0bits+0x32>
 801a194:	3008      	adds	r0, #8
 801a196:	0a1b      	lsrs	r3, r3, #8
 801a198:	0719      	lsls	r1, r3, #28
 801a19a:	bf04      	itt	eq
 801a19c:	091b      	lsreq	r3, r3, #4
 801a19e:	3004      	addeq	r0, #4
 801a1a0:	0799      	lsls	r1, r3, #30
 801a1a2:	bf04      	itt	eq
 801a1a4:	089b      	lsreq	r3, r3, #2
 801a1a6:	3002      	addeq	r0, #2
 801a1a8:	07d9      	lsls	r1, r3, #31
 801a1aa:	d403      	bmi.n	801a1b4 <__lo0bits+0x4e>
 801a1ac:	085b      	lsrs	r3, r3, #1
 801a1ae:	f100 0001 	add.w	r0, r0, #1
 801a1b2:	d003      	beq.n	801a1bc <__lo0bits+0x56>
 801a1b4:	6013      	str	r3, [r2, #0]
 801a1b6:	4770      	bx	lr
 801a1b8:	2000      	movs	r0, #0
 801a1ba:	4770      	bx	lr
 801a1bc:	2020      	movs	r0, #32
 801a1be:	4770      	bx	lr

0801a1c0 <__i2b>:
 801a1c0:	b510      	push	{r4, lr}
 801a1c2:	460c      	mov	r4, r1
 801a1c4:	2101      	movs	r1, #1
 801a1c6:	f7ff febd 	bl	8019f44 <_Balloc>
 801a1ca:	4602      	mov	r2, r0
 801a1cc:	b928      	cbnz	r0, 801a1da <__i2b+0x1a>
 801a1ce:	4b05      	ldr	r3, [pc, #20]	@ (801a1e4 <__i2b+0x24>)
 801a1d0:	4805      	ldr	r0, [pc, #20]	@ (801a1e8 <__i2b+0x28>)
 801a1d2:	f240 1145 	movw	r1, #325	@ 0x145
 801a1d6:	f7fe ffaf 	bl	8019138 <__assert_func>
 801a1da:	2301      	movs	r3, #1
 801a1dc:	6144      	str	r4, [r0, #20]
 801a1de:	6103      	str	r3, [r0, #16]
 801a1e0:	bd10      	pop	{r4, pc}
 801a1e2:	bf00      	nop
 801a1e4:	0801f8c5 	.word	0x0801f8c5
 801a1e8:	0801f8d6 	.word	0x0801f8d6

0801a1ec <__multiply>:
 801a1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1f0:	4617      	mov	r7, r2
 801a1f2:	690a      	ldr	r2, [r1, #16]
 801a1f4:	693b      	ldr	r3, [r7, #16]
 801a1f6:	429a      	cmp	r2, r3
 801a1f8:	bfa8      	it	ge
 801a1fa:	463b      	movge	r3, r7
 801a1fc:	4689      	mov	r9, r1
 801a1fe:	bfa4      	itt	ge
 801a200:	460f      	movge	r7, r1
 801a202:	4699      	movge	r9, r3
 801a204:	693d      	ldr	r5, [r7, #16]
 801a206:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a20a:	68bb      	ldr	r3, [r7, #8]
 801a20c:	6879      	ldr	r1, [r7, #4]
 801a20e:	eb05 060a 	add.w	r6, r5, sl
 801a212:	42b3      	cmp	r3, r6
 801a214:	b085      	sub	sp, #20
 801a216:	bfb8      	it	lt
 801a218:	3101      	addlt	r1, #1
 801a21a:	f7ff fe93 	bl	8019f44 <_Balloc>
 801a21e:	b930      	cbnz	r0, 801a22e <__multiply+0x42>
 801a220:	4602      	mov	r2, r0
 801a222:	4b41      	ldr	r3, [pc, #260]	@ (801a328 <__multiply+0x13c>)
 801a224:	4841      	ldr	r0, [pc, #260]	@ (801a32c <__multiply+0x140>)
 801a226:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a22a:	f7fe ff85 	bl	8019138 <__assert_func>
 801a22e:	f100 0414 	add.w	r4, r0, #20
 801a232:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a236:	4623      	mov	r3, r4
 801a238:	2200      	movs	r2, #0
 801a23a:	4573      	cmp	r3, lr
 801a23c:	d320      	bcc.n	801a280 <__multiply+0x94>
 801a23e:	f107 0814 	add.w	r8, r7, #20
 801a242:	f109 0114 	add.w	r1, r9, #20
 801a246:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a24a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a24e:	9302      	str	r3, [sp, #8]
 801a250:	1beb      	subs	r3, r5, r7
 801a252:	3b15      	subs	r3, #21
 801a254:	f023 0303 	bic.w	r3, r3, #3
 801a258:	3304      	adds	r3, #4
 801a25a:	3715      	adds	r7, #21
 801a25c:	42bd      	cmp	r5, r7
 801a25e:	bf38      	it	cc
 801a260:	2304      	movcc	r3, #4
 801a262:	9301      	str	r3, [sp, #4]
 801a264:	9b02      	ldr	r3, [sp, #8]
 801a266:	9103      	str	r1, [sp, #12]
 801a268:	428b      	cmp	r3, r1
 801a26a:	d80c      	bhi.n	801a286 <__multiply+0x9a>
 801a26c:	2e00      	cmp	r6, #0
 801a26e:	dd03      	ble.n	801a278 <__multiply+0x8c>
 801a270:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a274:	2b00      	cmp	r3, #0
 801a276:	d055      	beq.n	801a324 <__multiply+0x138>
 801a278:	6106      	str	r6, [r0, #16]
 801a27a:	b005      	add	sp, #20
 801a27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a280:	f843 2b04 	str.w	r2, [r3], #4
 801a284:	e7d9      	b.n	801a23a <__multiply+0x4e>
 801a286:	f8b1 a000 	ldrh.w	sl, [r1]
 801a28a:	f1ba 0f00 	cmp.w	sl, #0
 801a28e:	d01f      	beq.n	801a2d0 <__multiply+0xe4>
 801a290:	46c4      	mov	ip, r8
 801a292:	46a1      	mov	r9, r4
 801a294:	2700      	movs	r7, #0
 801a296:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a29a:	f8d9 3000 	ldr.w	r3, [r9]
 801a29e:	fa1f fb82 	uxth.w	fp, r2
 801a2a2:	b29b      	uxth	r3, r3
 801a2a4:	fb0a 330b 	mla	r3, sl, fp, r3
 801a2a8:	443b      	add	r3, r7
 801a2aa:	f8d9 7000 	ldr.w	r7, [r9]
 801a2ae:	0c12      	lsrs	r2, r2, #16
 801a2b0:	0c3f      	lsrs	r7, r7, #16
 801a2b2:	fb0a 7202 	mla	r2, sl, r2, r7
 801a2b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a2ba:	b29b      	uxth	r3, r3
 801a2bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a2c0:	4565      	cmp	r5, ip
 801a2c2:	f849 3b04 	str.w	r3, [r9], #4
 801a2c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a2ca:	d8e4      	bhi.n	801a296 <__multiply+0xaa>
 801a2cc:	9b01      	ldr	r3, [sp, #4]
 801a2ce:	50e7      	str	r7, [r4, r3]
 801a2d0:	9b03      	ldr	r3, [sp, #12]
 801a2d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a2d6:	3104      	adds	r1, #4
 801a2d8:	f1b9 0f00 	cmp.w	r9, #0
 801a2dc:	d020      	beq.n	801a320 <__multiply+0x134>
 801a2de:	6823      	ldr	r3, [r4, #0]
 801a2e0:	4647      	mov	r7, r8
 801a2e2:	46a4      	mov	ip, r4
 801a2e4:	f04f 0a00 	mov.w	sl, #0
 801a2e8:	f8b7 b000 	ldrh.w	fp, [r7]
 801a2ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a2f0:	fb09 220b 	mla	r2, r9, fp, r2
 801a2f4:	4452      	add	r2, sl
 801a2f6:	b29b      	uxth	r3, r3
 801a2f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a2fc:	f84c 3b04 	str.w	r3, [ip], #4
 801a300:	f857 3b04 	ldr.w	r3, [r7], #4
 801a304:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a308:	f8bc 3000 	ldrh.w	r3, [ip]
 801a30c:	fb09 330a 	mla	r3, r9, sl, r3
 801a310:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a314:	42bd      	cmp	r5, r7
 801a316:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a31a:	d8e5      	bhi.n	801a2e8 <__multiply+0xfc>
 801a31c:	9a01      	ldr	r2, [sp, #4]
 801a31e:	50a3      	str	r3, [r4, r2]
 801a320:	3404      	adds	r4, #4
 801a322:	e79f      	b.n	801a264 <__multiply+0x78>
 801a324:	3e01      	subs	r6, #1
 801a326:	e7a1      	b.n	801a26c <__multiply+0x80>
 801a328:	0801f8c5 	.word	0x0801f8c5
 801a32c:	0801f8d6 	.word	0x0801f8d6

0801a330 <__pow5mult>:
 801a330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a334:	4615      	mov	r5, r2
 801a336:	f012 0203 	ands.w	r2, r2, #3
 801a33a:	4607      	mov	r7, r0
 801a33c:	460e      	mov	r6, r1
 801a33e:	d007      	beq.n	801a350 <__pow5mult+0x20>
 801a340:	4c25      	ldr	r4, [pc, #148]	@ (801a3d8 <__pow5mult+0xa8>)
 801a342:	3a01      	subs	r2, #1
 801a344:	2300      	movs	r3, #0
 801a346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a34a:	f7ff fe5d 	bl	801a008 <__multadd>
 801a34e:	4606      	mov	r6, r0
 801a350:	10ad      	asrs	r5, r5, #2
 801a352:	d03d      	beq.n	801a3d0 <__pow5mult+0xa0>
 801a354:	69fc      	ldr	r4, [r7, #28]
 801a356:	b97c      	cbnz	r4, 801a378 <__pow5mult+0x48>
 801a358:	2010      	movs	r0, #16
 801a35a:	f7ff fd3d 	bl	8019dd8 <malloc>
 801a35e:	4602      	mov	r2, r0
 801a360:	61f8      	str	r0, [r7, #28]
 801a362:	b928      	cbnz	r0, 801a370 <__pow5mult+0x40>
 801a364:	4b1d      	ldr	r3, [pc, #116]	@ (801a3dc <__pow5mult+0xac>)
 801a366:	481e      	ldr	r0, [pc, #120]	@ (801a3e0 <__pow5mult+0xb0>)
 801a368:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a36c:	f7fe fee4 	bl	8019138 <__assert_func>
 801a370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a374:	6004      	str	r4, [r0, #0]
 801a376:	60c4      	str	r4, [r0, #12]
 801a378:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a37c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a380:	b94c      	cbnz	r4, 801a396 <__pow5mult+0x66>
 801a382:	f240 2171 	movw	r1, #625	@ 0x271
 801a386:	4638      	mov	r0, r7
 801a388:	f7ff ff1a 	bl	801a1c0 <__i2b>
 801a38c:	2300      	movs	r3, #0
 801a38e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a392:	4604      	mov	r4, r0
 801a394:	6003      	str	r3, [r0, #0]
 801a396:	f04f 0900 	mov.w	r9, #0
 801a39a:	07eb      	lsls	r3, r5, #31
 801a39c:	d50a      	bpl.n	801a3b4 <__pow5mult+0x84>
 801a39e:	4631      	mov	r1, r6
 801a3a0:	4622      	mov	r2, r4
 801a3a2:	4638      	mov	r0, r7
 801a3a4:	f7ff ff22 	bl	801a1ec <__multiply>
 801a3a8:	4631      	mov	r1, r6
 801a3aa:	4680      	mov	r8, r0
 801a3ac:	4638      	mov	r0, r7
 801a3ae:	f7ff fe09 	bl	8019fc4 <_Bfree>
 801a3b2:	4646      	mov	r6, r8
 801a3b4:	106d      	asrs	r5, r5, #1
 801a3b6:	d00b      	beq.n	801a3d0 <__pow5mult+0xa0>
 801a3b8:	6820      	ldr	r0, [r4, #0]
 801a3ba:	b938      	cbnz	r0, 801a3cc <__pow5mult+0x9c>
 801a3bc:	4622      	mov	r2, r4
 801a3be:	4621      	mov	r1, r4
 801a3c0:	4638      	mov	r0, r7
 801a3c2:	f7ff ff13 	bl	801a1ec <__multiply>
 801a3c6:	6020      	str	r0, [r4, #0]
 801a3c8:	f8c0 9000 	str.w	r9, [r0]
 801a3cc:	4604      	mov	r4, r0
 801a3ce:	e7e4      	b.n	801a39a <__pow5mult+0x6a>
 801a3d0:	4630      	mov	r0, r6
 801a3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a3d6:	bf00      	nop
 801a3d8:	0801faac 	.word	0x0801faac
 801a3dc:	0801f77c 	.word	0x0801f77c
 801a3e0:	0801f8d6 	.word	0x0801f8d6

0801a3e4 <__lshift>:
 801a3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a3e8:	460c      	mov	r4, r1
 801a3ea:	6849      	ldr	r1, [r1, #4]
 801a3ec:	6923      	ldr	r3, [r4, #16]
 801a3ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a3f2:	68a3      	ldr	r3, [r4, #8]
 801a3f4:	4607      	mov	r7, r0
 801a3f6:	4691      	mov	r9, r2
 801a3f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a3fc:	f108 0601 	add.w	r6, r8, #1
 801a400:	42b3      	cmp	r3, r6
 801a402:	db0b      	blt.n	801a41c <__lshift+0x38>
 801a404:	4638      	mov	r0, r7
 801a406:	f7ff fd9d 	bl	8019f44 <_Balloc>
 801a40a:	4605      	mov	r5, r0
 801a40c:	b948      	cbnz	r0, 801a422 <__lshift+0x3e>
 801a40e:	4602      	mov	r2, r0
 801a410:	4b28      	ldr	r3, [pc, #160]	@ (801a4b4 <__lshift+0xd0>)
 801a412:	4829      	ldr	r0, [pc, #164]	@ (801a4b8 <__lshift+0xd4>)
 801a414:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a418:	f7fe fe8e 	bl	8019138 <__assert_func>
 801a41c:	3101      	adds	r1, #1
 801a41e:	005b      	lsls	r3, r3, #1
 801a420:	e7ee      	b.n	801a400 <__lshift+0x1c>
 801a422:	2300      	movs	r3, #0
 801a424:	f100 0114 	add.w	r1, r0, #20
 801a428:	f100 0210 	add.w	r2, r0, #16
 801a42c:	4618      	mov	r0, r3
 801a42e:	4553      	cmp	r3, sl
 801a430:	db33      	blt.n	801a49a <__lshift+0xb6>
 801a432:	6920      	ldr	r0, [r4, #16]
 801a434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a438:	f104 0314 	add.w	r3, r4, #20
 801a43c:	f019 091f 	ands.w	r9, r9, #31
 801a440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a444:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a448:	d02b      	beq.n	801a4a2 <__lshift+0xbe>
 801a44a:	f1c9 0e20 	rsb	lr, r9, #32
 801a44e:	468a      	mov	sl, r1
 801a450:	2200      	movs	r2, #0
 801a452:	6818      	ldr	r0, [r3, #0]
 801a454:	fa00 f009 	lsl.w	r0, r0, r9
 801a458:	4310      	orrs	r0, r2
 801a45a:	f84a 0b04 	str.w	r0, [sl], #4
 801a45e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a462:	459c      	cmp	ip, r3
 801a464:	fa22 f20e 	lsr.w	r2, r2, lr
 801a468:	d8f3      	bhi.n	801a452 <__lshift+0x6e>
 801a46a:	ebac 0304 	sub.w	r3, ip, r4
 801a46e:	3b15      	subs	r3, #21
 801a470:	f023 0303 	bic.w	r3, r3, #3
 801a474:	3304      	adds	r3, #4
 801a476:	f104 0015 	add.w	r0, r4, #21
 801a47a:	4560      	cmp	r0, ip
 801a47c:	bf88      	it	hi
 801a47e:	2304      	movhi	r3, #4
 801a480:	50ca      	str	r2, [r1, r3]
 801a482:	b10a      	cbz	r2, 801a488 <__lshift+0xa4>
 801a484:	f108 0602 	add.w	r6, r8, #2
 801a488:	3e01      	subs	r6, #1
 801a48a:	4638      	mov	r0, r7
 801a48c:	612e      	str	r6, [r5, #16]
 801a48e:	4621      	mov	r1, r4
 801a490:	f7ff fd98 	bl	8019fc4 <_Bfree>
 801a494:	4628      	mov	r0, r5
 801a496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a49a:	f842 0f04 	str.w	r0, [r2, #4]!
 801a49e:	3301      	adds	r3, #1
 801a4a0:	e7c5      	b.n	801a42e <__lshift+0x4a>
 801a4a2:	3904      	subs	r1, #4
 801a4a4:	f853 2b04 	ldr.w	r2, [r3], #4
 801a4a8:	f841 2f04 	str.w	r2, [r1, #4]!
 801a4ac:	459c      	cmp	ip, r3
 801a4ae:	d8f9      	bhi.n	801a4a4 <__lshift+0xc0>
 801a4b0:	e7ea      	b.n	801a488 <__lshift+0xa4>
 801a4b2:	bf00      	nop
 801a4b4:	0801f8c5 	.word	0x0801f8c5
 801a4b8:	0801f8d6 	.word	0x0801f8d6

0801a4bc <__mcmp>:
 801a4bc:	690a      	ldr	r2, [r1, #16]
 801a4be:	4603      	mov	r3, r0
 801a4c0:	6900      	ldr	r0, [r0, #16]
 801a4c2:	1a80      	subs	r0, r0, r2
 801a4c4:	b530      	push	{r4, r5, lr}
 801a4c6:	d10e      	bne.n	801a4e6 <__mcmp+0x2a>
 801a4c8:	3314      	adds	r3, #20
 801a4ca:	3114      	adds	r1, #20
 801a4cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a4d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a4d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a4d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a4dc:	4295      	cmp	r5, r2
 801a4de:	d003      	beq.n	801a4e8 <__mcmp+0x2c>
 801a4e0:	d205      	bcs.n	801a4ee <__mcmp+0x32>
 801a4e2:	f04f 30ff 	mov.w	r0, #4294967295
 801a4e6:	bd30      	pop	{r4, r5, pc}
 801a4e8:	42a3      	cmp	r3, r4
 801a4ea:	d3f3      	bcc.n	801a4d4 <__mcmp+0x18>
 801a4ec:	e7fb      	b.n	801a4e6 <__mcmp+0x2a>
 801a4ee:	2001      	movs	r0, #1
 801a4f0:	e7f9      	b.n	801a4e6 <__mcmp+0x2a>
	...

0801a4f4 <__mdiff>:
 801a4f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4f8:	4689      	mov	r9, r1
 801a4fa:	4606      	mov	r6, r0
 801a4fc:	4611      	mov	r1, r2
 801a4fe:	4648      	mov	r0, r9
 801a500:	4614      	mov	r4, r2
 801a502:	f7ff ffdb 	bl	801a4bc <__mcmp>
 801a506:	1e05      	subs	r5, r0, #0
 801a508:	d112      	bne.n	801a530 <__mdiff+0x3c>
 801a50a:	4629      	mov	r1, r5
 801a50c:	4630      	mov	r0, r6
 801a50e:	f7ff fd19 	bl	8019f44 <_Balloc>
 801a512:	4602      	mov	r2, r0
 801a514:	b928      	cbnz	r0, 801a522 <__mdiff+0x2e>
 801a516:	4b3f      	ldr	r3, [pc, #252]	@ (801a614 <__mdiff+0x120>)
 801a518:	f240 2137 	movw	r1, #567	@ 0x237
 801a51c:	483e      	ldr	r0, [pc, #248]	@ (801a618 <__mdiff+0x124>)
 801a51e:	f7fe fe0b 	bl	8019138 <__assert_func>
 801a522:	2301      	movs	r3, #1
 801a524:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a528:	4610      	mov	r0, r2
 801a52a:	b003      	add	sp, #12
 801a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a530:	bfbc      	itt	lt
 801a532:	464b      	movlt	r3, r9
 801a534:	46a1      	movlt	r9, r4
 801a536:	4630      	mov	r0, r6
 801a538:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a53c:	bfba      	itte	lt
 801a53e:	461c      	movlt	r4, r3
 801a540:	2501      	movlt	r5, #1
 801a542:	2500      	movge	r5, #0
 801a544:	f7ff fcfe 	bl	8019f44 <_Balloc>
 801a548:	4602      	mov	r2, r0
 801a54a:	b918      	cbnz	r0, 801a554 <__mdiff+0x60>
 801a54c:	4b31      	ldr	r3, [pc, #196]	@ (801a614 <__mdiff+0x120>)
 801a54e:	f240 2145 	movw	r1, #581	@ 0x245
 801a552:	e7e3      	b.n	801a51c <__mdiff+0x28>
 801a554:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a558:	6926      	ldr	r6, [r4, #16]
 801a55a:	60c5      	str	r5, [r0, #12]
 801a55c:	f109 0310 	add.w	r3, r9, #16
 801a560:	f109 0514 	add.w	r5, r9, #20
 801a564:	f104 0e14 	add.w	lr, r4, #20
 801a568:	f100 0b14 	add.w	fp, r0, #20
 801a56c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a570:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a574:	9301      	str	r3, [sp, #4]
 801a576:	46d9      	mov	r9, fp
 801a578:	f04f 0c00 	mov.w	ip, #0
 801a57c:	9b01      	ldr	r3, [sp, #4]
 801a57e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a582:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a586:	9301      	str	r3, [sp, #4]
 801a588:	fa1f f38a 	uxth.w	r3, sl
 801a58c:	4619      	mov	r1, r3
 801a58e:	b283      	uxth	r3, r0
 801a590:	1acb      	subs	r3, r1, r3
 801a592:	0c00      	lsrs	r0, r0, #16
 801a594:	4463      	add	r3, ip
 801a596:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a59a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a59e:	b29b      	uxth	r3, r3
 801a5a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a5a4:	4576      	cmp	r6, lr
 801a5a6:	f849 3b04 	str.w	r3, [r9], #4
 801a5aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a5ae:	d8e5      	bhi.n	801a57c <__mdiff+0x88>
 801a5b0:	1b33      	subs	r3, r6, r4
 801a5b2:	3b15      	subs	r3, #21
 801a5b4:	f023 0303 	bic.w	r3, r3, #3
 801a5b8:	3415      	adds	r4, #21
 801a5ba:	3304      	adds	r3, #4
 801a5bc:	42a6      	cmp	r6, r4
 801a5be:	bf38      	it	cc
 801a5c0:	2304      	movcc	r3, #4
 801a5c2:	441d      	add	r5, r3
 801a5c4:	445b      	add	r3, fp
 801a5c6:	461e      	mov	r6, r3
 801a5c8:	462c      	mov	r4, r5
 801a5ca:	4544      	cmp	r4, r8
 801a5cc:	d30e      	bcc.n	801a5ec <__mdiff+0xf8>
 801a5ce:	f108 0103 	add.w	r1, r8, #3
 801a5d2:	1b49      	subs	r1, r1, r5
 801a5d4:	f021 0103 	bic.w	r1, r1, #3
 801a5d8:	3d03      	subs	r5, #3
 801a5da:	45a8      	cmp	r8, r5
 801a5dc:	bf38      	it	cc
 801a5de:	2100      	movcc	r1, #0
 801a5e0:	440b      	add	r3, r1
 801a5e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a5e6:	b191      	cbz	r1, 801a60e <__mdiff+0x11a>
 801a5e8:	6117      	str	r7, [r2, #16]
 801a5ea:	e79d      	b.n	801a528 <__mdiff+0x34>
 801a5ec:	f854 1b04 	ldr.w	r1, [r4], #4
 801a5f0:	46e6      	mov	lr, ip
 801a5f2:	0c08      	lsrs	r0, r1, #16
 801a5f4:	fa1c fc81 	uxtah	ip, ip, r1
 801a5f8:	4471      	add	r1, lr
 801a5fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a5fe:	b289      	uxth	r1, r1
 801a600:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a604:	f846 1b04 	str.w	r1, [r6], #4
 801a608:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a60c:	e7dd      	b.n	801a5ca <__mdiff+0xd6>
 801a60e:	3f01      	subs	r7, #1
 801a610:	e7e7      	b.n	801a5e2 <__mdiff+0xee>
 801a612:	bf00      	nop
 801a614:	0801f8c5 	.word	0x0801f8c5
 801a618:	0801f8d6 	.word	0x0801f8d6

0801a61c <__ulp>:
 801a61c:	b082      	sub	sp, #8
 801a61e:	ed8d 0b00 	vstr	d0, [sp]
 801a622:	9a01      	ldr	r2, [sp, #4]
 801a624:	4b0f      	ldr	r3, [pc, #60]	@ (801a664 <__ulp+0x48>)
 801a626:	4013      	ands	r3, r2
 801a628:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801a62c:	2b00      	cmp	r3, #0
 801a62e:	dc08      	bgt.n	801a642 <__ulp+0x26>
 801a630:	425b      	negs	r3, r3
 801a632:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801a636:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a63a:	da04      	bge.n	801a646 <__ulp+0x2a>
 801a63c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801a640:	4113      	asrs	r3, r2
 801a642:	2200      	movs	r2, #0
 801a644:	e008      	b.n	801a658 <__ulp+0x3c>
 801a646:	f1a2 0314 	sub.w	r3, r2, #20
 801a64a:	2b1e      	cmp	r3, #30
 801a64c:	bfda      	itte	le
 801a64e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801a652:	40da      	lsrle	r2, r3
 801a654:	2201      	movgt	r2, #1
 801a656:	2300      	movs	r3, #0
 801a658:	4619      	mov	r1, r3
 801a65a:	4610      	mov	r0, r2
 801a65c:	ec41 0b10 	vmov	d0, r0, r1
 801a660:	b002      	add	sp, #8
 801a662:	4770      	bx	lr
 801a664:	7ff00000 	.word	0x7ff00000

0801a668 <__b2d>:
 801a668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a66c:	6906      	ldr	r6, [r0, #16]
 801a66e:	f100 0814 	add.w	r8, r0, #20
 801a672:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a676:	1f37      	subs	r7, r6, #4
 801a678:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a67c:	4610      	mov	r0, r2
 801a67e:	f7ff fd53 	bl	801a128 <__hi0bits>
 801a682:	f1c0 0320 	rsb	r3, r0, #32
 801a686:	280a      	cmp	r0, #10
 801a688:	600b      	str	r3, [r1, #0]
 801a68a:	491b      	ldr	r1, [pc, #108]	@ (801a6f8 <__b2d+0x90>)
 801a68c:	dc15      	bgt.n	801a6ba <__b2d+0x52>
 801a68e:	f1c0 0c0b 	rsb	ip, r0, #11
 801a692:	fa22 f30c 	lsr.w	r3, r2, ip
 801a696:	45b8      	cmp	r8, r7
 801a698:	ea43 0501 	orr.w	r5, r3, r1
 801a69c:	bf34      	ite	cc
 801a69e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a6a2:	2300      	movcs	r3, #0
 801a6a4:	3015      	adds	r0, #21
 801a6a6:	fa02 f000 	lsl.w	r0, r2, r0
 801a6aa:	fa23 f30c 	lsr.w	r3, r3, ip
 801a6ae:	4303      	orrs	r3, r0
 801a6b0:	461c      	mov	r4, r3
 801a6b2:	ec45 4b10 	vmov	d0, r4, r5
 801a6b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a6ba:	45b8      	cmp	r8, r7
 801a6bc:	bf3a      	itte	cc
 801a6be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a6c2:	f1a6 0708 	subcc.w	r7, r6, #8
 801a6c6:	2300      	movcs	r3, #0
 801a6c8:	380b      	subs	r0, #11
 801a6ca:	d012      	beq.n	801a6f2 <__b2d+0x8a>
 801a6cc:	f1c0 0120 	rsb	r1, r0, #32
 801a6d0:	fa23 f401 	lsr.w	r4, r3, r1
 801a6d4:	4082      	lsls	r2, r0
 801a6d6:	4322      	orrs	r2, r4
 801a6d8:	4547      	cmp	r7, r8
 801a6da:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801a6de:	bf8c      	ite	hi
 801a6e0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a6e4:	2200      	movls	r2, #0
 801a6e6:	4083      	lsls	r3, r0
 801a6e8:	40ca      	lsrs	r2, r1
 801a6ea:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801a6ee:	4313      	orrs	r3, r2
 801a6f0:	e7de      	b.n	801a6b0 <__b2d+0x48>
 801a6f2:	ea42 0501 	orr.w	r5, r2, r1
 801a6f6:	e7db      	b.n	801a6b0 <__b2d+0x48>
 801a6f8:	3ff00000 	.word	0x3ff00000

0801a6fc <__d2b>:
 801a6fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a700:	460f      	mov	r7, r1
 801a702:	2101      	movs	r1, #1
 801a704:	ec59 8b10 	vmov	r8, r9, d0
 801a708:	4616      	mov	r6, r2
 801a70a:	f7ff fc1b 	bl	8019f44 <_Balloc>
 801a70e:	4604      	mov	r4, r0
 801a710:	b930      	cbnz	r0, 801a720 <__d2b+0x24>
 801a712:	4602      	mov	r2, r0
 801a714:	4b23      	ldr	r3, [pc, #140]	@ (801a7a4 <__d2b+0xa8>)
 801a716:	4824      	ldr	r0, [pc, #144]	@ (801a7a8 <__d2b+0xac>)
 801a718:	f240 310f 	movw	r1, #783	@ 0x30f
 801a71c:	f7fe fd0c 	bl	8019138 <__assert_func>
 801a720:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a724:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a728:	b10d      	cbz	r5, 801a72e <__d2b+0x32>
 801a72a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a72e:	9301      	str	r3, [sp, #4]
 801a730:	f1b8 0300 	subs.w	r3, r8, #0
 801a734:	d023      	beq.n	801a77e <__d2b+0x82>
 801a736:	4668      	mov	r0, sp
 801a738:	9300      	str	r3, [sp, #0]
 801a73a:	f7ff fd14 	bl	801a166 <__lo0bits>
 801a73e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a742:	b1d0      	cbz	r0, 801a77a <__d2b+0x7e>
 801a744:	f1c0 0320 	rsb	r3, r0, #32
 801a748:	fa02 f303 	lsl.w	r3, r2, r3
 801a74c:	430b      	orrs	r3, r1
 801a74e:	40c2      	lsrs	r2, r0
 801a750:	6163      	str	r3, [r4, #20]
 801a752:	9201      	str	r2, [sp, #4]
 801a754:	9b01      	ldr	r3, [sp, #4]
 801a756:	61a3      	str	r3, [r4, #24]
 801a758:	2b00      	cmp	r3, #0
 801a75a:	bf0c      	ite	eq
 801a75c:	2201      	moveq	r2, #1
 801a75e:	2202      	movne	r2, #2
 801a760:	6122      	str	r2, [r4, #16]
 801a762:	b1a5      	cbz	r5, 801a78e <__d2b+0x92>
 801a764:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a768:	4405      	add	r5, r0
 801a76a:	603d      	str	r5, [r7, #0]
 801a76c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a770:	6030      	str	r0, [r6, #0]
 801a772:	4620      	mov	r0, r4
 801a774:	b003      	add	sp, #12
 801a776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a77a:	6161      	str	r1, [r4, #20]
 801a77c:	e7ea      	b.n	801a754 <__d2b+0x58>
 801a77e:	a801      	add	r0, sp, #4
 801a780:	f7ff fcf1 	bl	801a166 <__lo0bits>
 801a784:	9b01      	ldr	r3, [sp, #4]
 801a786:	6163      	str	r3, [r4, #20]
 801a788:	3020      	adds	r0, #32
 801a78a:	2201      	movs	r2, #1
 801a78c:	e7e8      	b.n	801a760 <__d2b+0x64>
 801a78e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a792:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a796:	6038      	str	r0, [r7, #0]
 801a798:	6918      	ldr	r0, [r3, #16]
 801a79a:	f7ff fcc5 	bl	801a128 <__hi0bits>
 801a79e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a7a2:	e7e5      	b.n	801a770 <__d2b+0x74>
 801a7a4:	0801f8c5 	.word	0x0801f8c5
 801a7a8:	0801f8d6 	.word	0x0801f8d6

0801a7ac <__ratio>:
 801a7ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a7b0:	4688      	mov	r8, r1
 801a7b2:	4669      	mov	r1, sp
 801a7b4:	4681      	mov	r9, r0
 801a7b6:	f7ff ff57 	bl	801a668 <__b2d>
 801a7ba:	a901      	add	r1, sp, #4
 801a7bc:	4640      	mov	r0, r8
 801a7be:	ec55 4b10 	vmov	r4, r5, d0
 801a7c2:	f7ff ff51 	bl	801a668 <__b2d>
 801a7c6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801a7ca:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801a7ce:	1ad2      	subs	r2, r2, r3
 801a7d0:	e9dd 3100 	ldrd	r3, r1, [sp]
 801a7d4:	1a5b      	subs	r3, r3, r1
 801a7d6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801a7da:	ec57 6b10 	vmov	r6, r7, d0
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	bfd6      	itet	le
 801a7e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a7e6:	462a      	movgt	r2, r5
 801a7e8:	463a      	movle	r2, r7
 801a7ea:	46ab      	mov	fp, r5
 801a7ec:	46a2      	mov	sl, r4
 801a7ee:	bfce      	itee	gt
 801a7f0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801a7f4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801a7f8:	ee00 3a90 	vmovle	s1, r3
 801a7fc:	ec4b ab17 	vmov	d7, sl, fp
 801a800:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801a804:	b003      	add	sp, #12
 801a806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a80a <__copybits>:
 801a80a:	3901      	subs	r1, #1
 801a80c:	b570      	push	{r4, r5, r6, lr}
 801a80e:	1149      	asrs	r1, r1, #5
 801a810:	6914      	ldr	r4, [r2, #16]
 801a812:	3101      	adds	r1, #1
 801a814:	f102 0314 	add.w	r3, r2, #20
 801a818:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a81c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a820:	1f05      	subs	r5, r0, #4
 801a822:	42a3      	cmp	r3, r4
 801a824:	d30c      	bcc.n	801a840 <__copybits+0x36>
 801a826:	1aa3      	subs	r3, r4, r2
 801a828:	3b11      	subs	r3, #17
 801a82a:	f023 0303 	bic.w	r3, r3, #3
 801a82e:	3211      	adds	r2, #17
 801a830:	42a2      	cmp	r2, r4
 801a832:	bf88      	it	hi
 801a834:	2300      	movhi	r3, #0
 801a836:	4418      	add	r0, r3
 801a838:	2300      	movs	r3, #0
 801a83a:	4288      	cmp	r0, r1
 801a83c:	d305      	bcc.n	801a84a <__copybits+0x40>
 801a83e:	bd70      	pop	{r4, r5, r6, pc}
 801a840:	f853 6b04 	ldr.w	r6, [r3], #4
 801a844:	f845 6f04 	str.w	r6, [r5, #4]!
 801a848:	e7eb      	b.n	801a822 <__copybits+0x18>
 801a84a:	f840 3b04 	str.w	r3, [r0], #4
 801a84e:	e7f4      	b.n	801a83a <__copybits+0x30>

0801a850 <__any_on>:
 801a850:	f100 0214 	add.w	r2, r0, #20
 801a854:	6900      	ldr	r0, [r0, #16]
 801a856:	114b      	asrs	r3, r1, #5
 801a858:	4298      	cmp	r0, r3
 801a85a:	b510      	push	{r4, lr}
 801a85c:	db11      	blt.n	801a882 <__any_on+0x32>
 801a85e:	dd0a      	ble.n	801a876 <__any_on+0x26>
 801a860:	f011 011f 	ands.w	r1, r1, #31
 801a864:	d007      	beq.n	801a876 <__any_on+0x26>
 801a866:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a86a:	fa24 f001 	lsr.w	r0, r4, r1
 801a86e:	fa00 f101 	lsl.w	r1, r0, r1
 801a872:	428c      	cmp	r4, r1
 801a874:	d10b      	bne.n	801a88e <__any_on+0x3e>
 801a876:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a87a:	4293      	cmp	r3, r2
 801a87c:	d803      	bhi.n	801a886 <__any_on+0x36>
 801a87e:	2000      	movs	r0, #0
 801a880:	bd10      	pop	{r4, pc}
 801a882:	4603      	mov	r3, r0
 801a884:	e7f7      	b.n	801a876 <__any_on+0x26>
 801a886:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a88a:	2900      	cmp	r1, #0
 801a88c:	d0f5      	beq.n	801a87a <__any_on+0x2a>
 801a88e:	2001      	movs	r0, #1
 801a890:	e7f6      	b.n	801a880 <__any_on+0x30>

0801a892 <sulp>:
 801a892:	b570      	push	{r4, r5, r6, lr}
 801a894:	4604      	mov	r4, r0
 801a896:	460d      	mov	r5, r1
 801a898:	4616      	mov	r6, r2
 801a89a:	ec45 4b10 	vmov	d0, r4, r5
 801a89e:	f7ff febd 	bl	801a61c <__ulp>
 801a8a2:	b17e      	cbz	r6, 801a8c4 <sulp+0x32>
 801a8a4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a8a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801a8ac:	2b00      	cmp	r3, #0
 801a8ae:	dd09      	ble.n	801a8c4 <sulp+0x32>
 801a8b0:	051b      	lsls	r3, r3, #20
 801a8b2:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801a8b6:	2000      	movs	r0, #0
 801a8b8:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801a8bc:	ec41 0b17 	vmov	d7, r0, r1
 801a8c0:	ee20 0b07 	vmul.f64	d0, d0, d7
 801a8c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a8c8 <_strtod_l>:
 801a8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8cc:	ed2d 8b0a 	vpush	{d8-d12}
 801a8d0:	b097      	sub	sp, #92	@ 0x5c
 801a8d2:	4688      	mov	r8, r1
 801a8d4:	920e      	str	r2, [sp, #56]	@ 0x38
 801a8d6:	2200      	movs	r2, #0
 801a8d8:	9212      	str	r2, [sp, #72]	@ 0x48
 801a8da:	9005      	str	r0, [sp, #20]
 801a8dc:	f04f 0a00 	mov.w	sl, #0
 801a8e0:	f04f 0b00 	mov.w	fp, #0
 801a8e4:	460a      	mov	r2, r1
 801a8e6:	9211      	str	r2, [sp, #68]	@ 0x44
 801a8e8:	7811      	ldrb	r1, [r2, #0]
 801a8ea:	292b      	cmp	r1, #43	@ 0x2b
 801a8ec:	d04c      	beq.n	801a988 <_strtod_l+0xc0>
 801a8ee:	d839      	bhi.n	801a964 <_strtod_l+0x9c>
 801a8f0:	290d      	cmp	r1, #13
 801a8f2:	d833      	bhi.n	801a95c <_strtod_l+0x94>
 801a8f4:	2908      	cmp	r1, #8
 801a8f6:	d833      	bhi.n	801a960 <_strtod_l+0x98>
 801a8f8:	2900      	cmp	r1, #0
 801a8fa:	d03c      	beq.n	801a976 <_strtod_l+0xae>
 801a8fc:	2200      	movs	r2, #0
 801a8fe:	9208      	str	r2, [sp, #32]
 801a900:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801a902:	782a      	ldrb	r2, [r5, #0]
 801a904:	2a30      	cmp	r2, #48	@ 0x30
 801a906:	f040 80b7 	bne.w	801aa78 <_strtod_l+0x1b0>
 801a90a:	786a      	ldrb	r2, [r5, #1]
 801a90c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801a910:	2a58      	cmp	r2, #88	@ 0x58
 801a912:	d170      	bne.n	801a9f6 <_strtod_l+0x12e>
 801a914:	9302      	str	r3, [sp, #8]
 801a916:	9b08      	ldr	r3, [sp, #32]
 801a918:	9301      	str	r3, [sp, #4]
 801a91a:	ab12      	add	r3, sp, #72	@ 0x48
 801a91c:	9300      	str	r3, [sp, #0]
 801a91e:	4a90      	ldr	r2, [pc, #576]	@ (801ab60 <_strtod_l+0x298>)
 801a920:	9805      	ldr	r0, [sp, #20]
 801a922:	ab13      	add	r3, sp, #76	@ 0x4c
 801a924:	a911      	add	r1, sp, #68	@ 0x44
 801a926:	f001 f9f5 	bl	801bd14 <__gethex>
 801a92a:	f010 060f 	ands.w	r6, r0, #15
 801a92e:	4604      	mov	r4, r0
 801a930:	d005      	beq.n	801a93e <_strtod_l+0x76>
 801a932:	2e06      	cmp	r6, #6
 801a934:	d12a      	bne.n	801a98c <_strtod_l+0xc4>
 801a936:	3501      	adds	r5, #1
 801a938:	2300      	movs	r3, #0
 801a93a:	9511      	str	r5, [sp, #68]	@ 0x44
 801a93c:	9308      	str	r3, [sp, #32]
 801a93e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a940:	2b00      	cmp	r3, #0
 801a942:	f040 8537 	bne.w	801b3b4 <_strtod_l+0xaec>
 801a946:	9b08      	ldr	r3, [sp, #32]
 801a948:	ec4b ab10 	vmov	d0, sl, fp
 801a94c:	b1cb      	cbz	r3, 801a982 <_strtod_l+0xba>
 801a94e:	eeb1 0b40 	vneg.f64	d0, d0
 801a952:	b017      	add	sp, #92	@ 0x5c
 801a954:	ecbd 8b0a 	vpop	{d8-d12}
 801a958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a95c:	2920      	cmp	r1, #32
 801a95e:	d1cd      	bne.n	801a8fc <_strtod_l+0x34>
 801a960:	3201      	adds	r2, #1
 801a962:	e7c0      	b.n	801a8e6 <_strtod_l+0x1e>
 801a964:	292d      	cmp	r1, #45	@ 0x2d
 801a966:	d1c9      	bne.n	801a8fc <_strtod_l+0x34>
 801a968:	2101      	movs	r1, #1
 801a96a:	9108      	str	r1, [sp, #32]
 801a96c:	1c51      	adds	r1, r2, #1
 801a96e:	9111      	str	r1, [sp, #68]	@ 0x44
 801a970:	7852      	ldrb	r2, [r2, #1]
 801a972:	2a00      	cmp	r2, #0
 801a974:	d1c4      	bne.n	801a900 <_strtod_l+0x38>
 801a976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a978:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801a97c:	2b00      	cmp	r3, #0
 801a97e:	f040 8517 	bne.w	801b3b0 <_strtod_l+0xae8>
 801a982:	ec4b ab10 	vmov	d0, sl, fp
 801a986:	e7e4      	b.n	801a952 <_strtod_l+0x8a>
 801a988:	2100      	movs	r1, #0
 801a98a:	e7ee      	b.n	801a96a <_strtod_l+0xa2>
 801a98c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801a98e:	b13a      	cbz	r2, 801a9a0 <_strtod_l+0xd8>
 801a990:	2135      	movs	r1, #53	@ 0x35
 801a992:	a814      	add	r0, sp, #80	@ 0x50
 801a994:	f7ff ff39 	bl	801a80a <__copybits>
 801a998:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801a99a:	9805      	ldr	r0, [sp, #20]
 801a99c:	f7ff fb12 	bl	8019fc4 <_Bfree>
 801a9a0:	1e73      	subs	r3, r6, #1
 801a9a2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801a9a4:	2b04      	cmp	r3, #4
 801a9a6:	d806      	bhi.n	801a9b6 <_strtod_l+0xee>
 801a9a8:	e8df f003 	tbb	[pc, r3]
 801a9ac:	201d0314 	.word	0x201d0314
 801a9b0:	14          	.byte	0x14
 801a9b1:	00          	.byte	0x00
 801a9b2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801a9b6:	05e3      	lsls	r3, r4, #23
 801a9b8:	bf48      	it	mi
 801a9ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801a9be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a9c2:	0d1b      	lsrs	r3, r3, #20
 801a9c4:	051b      	lsls	r3, r3, #20
 801a9c6:	2b00      	cmp	r3, #0
 801a9c8:	d1b9      	bne.n	801a93e <_strtod_l+0x76>
 801a9ca:	f7fe fb73 	bl	80190b4 <__errno>
 801a9ce:	2322      	movs	r3, #34	@ 0x22
 801a9d0:	6003      	str	r3, [r0, #0]
 801a9d2:	e7b4      	b.n	801a93e <_strtod_l+0x76>
 801a9d4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801a9d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a9dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801a9e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801a9e4:	e7e7      	b.n	801a9b6 <_strtod_l+0xee>
 801a9e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801ab68 <_strtod_l+0x2a0>
 801a9ea:	e7e4      	b.n	801a9b6 <_strtod_l+0xee>
 801a9ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801a9f0:	f04f 3aff 	mov.w	sl, #4294967295
 801a9f4:	e7df      	b.n	801a9b6 <_strtod_l+0xee>
 801a9f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801a9f8:	1c5a      	adds	r2, r3, #1
 801a9fa:	9211      	str	r2, [sp, #68]	@ 0x44
 801a9fc:	785b      	ldrb	r3, [r3, #1]
 801a9fe:	2b30      	cmp	r3, #48	@ 0x30
 801aa00:	d0f9      	beq.n	801a9f6 <_strtod_l+0x12e>
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d09b      	beq.n	801a93e <_strtod_l+0x76>
 801aa06:	2301      	movs	r3, #1
 801aa08:	9307      	str	r3, [sp, #28]
 801aa0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801aa0c:	930a      	str	r3, [sp, #40]	@ 0x28
 801aa0e:	2300      	movs	r3, #0
 801aa10:	9306      	str	r3, [sp, #24]
 801aa12:	4699      	mov	r9, r3
 801aa14:	461d      	mov	r5, r3
 801aa16:	220a      	movs	r2, #10
 801aa18:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801aa1a:	7804      	ldrb	r4, [r0, #0]
 801aa1c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801aa20:	b2d9      	uxtb	r1, r3
 801aa22:	2909      	cmp	r1, #9
 801aa24:	d92a      	bls.n	801aa7c <_strtod_l+0x1b4>
 801aa26:	494f      	ldr	r1, [pc, #316]	@ (801ab64 <_strtod_l+0x29c>)
 801aa28:	2201      	movs	r2, #1
 801aa2a:	f7fe fa72 	bl	8018f12 <strncmp>
 801aa2e:	b398      	cbz	r0, 801aa98 <_strtod_l+0x1d0>
 801aa30:	2000      	movs	r0, #0
 801aa32:	4622      	mov	r2, r4
 801aa34:	462b      	mov	r3, r5
 801aa36:	4607      	mov	r7, r0
 801aa38:	4601      	mov	r1, r0
 801aa3a:	2a65      	cmp	r2, #101	@ 0x65
 801aa3c:	d001      	beq.n	801aa42 <_strtod_l+0x17a>
 801aa3e:	2a45      	cmp	r2, #69	@ 0x45
 801aa40:	d118      	bne.n	801aa74 <_strtod_l+0x1ac>
 801aa42:	b91b      	cbnz	r3, 801aa4c <_strtod_l+0x184>
 801aa44:	9b07      	ldr	r3, [sp, #28]
 801aa46:	4303      	orrs	r3, r0
 801aa48:	d095      	beq.n	801a976 <_strtod_l+0xae>
 801aa4a:	2300      	movs	r3, #0
 801aa4c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801aa50:	f108 0201 	add.w	r2, r8, #1
 801aa54:	9211      	str	r2, [sp, #68]	@ 0x44
 801aa56:	f898 2001 	ldrb.w	r2, [r8, #1]
 801aa5a:	2a2b      	cmp	r2, #43	@ 0x2b
 801aa5c:	d074      	beq.n	801ab48 <_strtod_l+0x280>
 801aa5e:	2a2d      	cmp	r2, #45	@ 0x2d
 801aa60:	d07a      	beq.n	801ab58 <_strtod_l+0x290>
 801aa62:	f04f 0e00 	mov.w	lr, #0
 801aa66:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801aa6a:	2c09      	cmp	r4, #9
 801aa6c:	f240 8082 	bls.w	801ab74 <_strtod_l+0x2ac>
 801aa70:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801aa74:	2400      	movs	r4, #0
 801aa76:	e09d      	b.n	801abb4 <_strtod_l+0x2ec>
 801aa78:	2300      	movs	r3, #0
 801aa7a:	e7c5      	b.n	801aa08 <_strtod_l+0x140>
 801aa7c:	2d08      	cmp	r5, #8
 801aa7e:	bfc8      	it	gt
 801aa80:	9906      	ldrgt	r1, [sp, #24]
 801aa82:	f100 0001 	add.w	r0, r0, #1
 801aa86:	bfca      	itet	gt
 801aa88:	fb02 3301 	mlagt	r3, r2, r1, r3
 801aa8c:	fb02 3909 	mlale	r9, r2, r9, r3
 801aa90:	9306      	strgt	r3, [sp, #24]
 801aa92:	3501      	adds	r5, #1
 801aa94:	9011      	str	r0, [sp, #68]	@ 0x44
 801aa96:	e7bf      	b.n	801aa18 <_strtod_l+0x150>
 801aa98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801aa9a:	1c5a      	adds	r2, r3, #1
 801aa9c:	9211      	str	r2, [sp, #68]	@ 0x44
 801aa9e:	785a      	ldrb	r2, [r3, #1]
 801aaa0:	b3bd      	cbz	r5, 801ab12 <_strtod_l+0x24a>
 801aaa2:	4607      	mov	r7, r0
 801aaa4:	462b      	mov	r3, r5
 801aaa6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801aaaa:	2909      	cmp	r1, #9
 801aaac:	d912      	bls.n	801aad4 <_strtod_l+0x20c>
 801aaae:	2101      	movs	r1, #1
 801aab0:	e7c3      	b.n	801aa3a <_strtod_l+0x172>
 801aab2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801aab4:	1c5a      	adds	r2, r3, #1
 801aab6:	9211      	str	r2, [sp, #68]	@ 0x44
 801aab8:	785a      	ldrb	r2, [r3, #1]
 801aaba:	3001      	adds	r0, #1
 801aabc:	2a30      	cmp	r2, #48	@ 0x30
 801aabe:	d0f8      	beq.n	801aab2 <_strtod_l+0x1ea>
 801aac0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801aac4:	2b08      	cmp	r3, #8
 801aac6:	f200 847a 	bhi.w	801b3be <_strtod_l+0xaf6>
 801aaca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801aacc:	930a      	str	r3, [sp, #40]	@ 0x28
 801aace:	4607      	mov	r7, r0
 801aad0:	2000      	movs	r0, #0
 801aad2:	4603      	mov	r3, r0
 801aad4:	3a30      	subs	r2, #48	@ 0x30
 801aad6:	f100 0101 	add.w	r1, r0, #1
 801aada:	d014      	beq.n	801ab06 <_strtod_l+0x23e>
 801aadc:	440f      	add	r7, r1
 801aade:	469c      	mov	ip, r3
 801aae0:	f04f 0e0a 	mov.w	lr, #10
 801aae4:	f10c 0401 	add.w	r4, ip, #1
 801aae8:	1ae6      	subs	r6, r4, r3
 801aaea:	42b1      	cmp	r1, r6
 801aaec:	dc13      	bgt.n	801ab16 <_strtod_l+0x24e>
 801aaee:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801aaf2:	1819      	adds	r1, r3, r0
 801aaf4:	2908      	cmp	r1, #8
 801aaf6:	f103 0301 	add.w	r3, r3, #1
 801aafa:	4403      	add	r3, r0
 801aafc:	dc19      	bgt.n	801ab32 <_strtod_l+0x26a>
 801aafe:	210a      	movs	r1, #10
 801ab00:	fb01 2909 	mla	r9, r1, r9, r2
 801ab04:	2100      	movs	r1, #0
 801ab06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801ab08:	1c50      	adds	r0, r2, #1
 801ab0a:	9011      	str	r0, [sp, #68]	@ 0x44
 801ab0c:	7852      	ldrb	r2, [r2, #1]
 801ab0e:	4608      	mov	r0, r1
 801ab10:	e7c9      	b.n	801aaa6 <_strtod_l+0x1de>
 801ab12:	4628      	mov	r0, r5
 801ab14:	e7d2      	b.n	801aabc <_strtod_l+0x1f4>
 801ab16:	f1bc 0f08 	cmp.w	ip, #8
 801ab1a:	dc03      	bgt.n	801ab24 <_strtod_l+0x25c>
 801ab1c:	fb0e f909 	mul.w	r9, lr, r9
 801ab20:	46a4      	mov	ip, r4
 801ab22:	e7df      	b.n	801aae4 <_strtod_l+0x21c>
 801ab24:	2c10      	cmp	r4, #16
 801ab26:	bfde      	ittt	le
 801ab28:	9e06      	ldrle	r6, [sp, #24]
 801ab2a:	fb0e f606 	mulle.w	r6, lr, r6
 801ab2e:	9606      	strle	r6, [sp, #24]
 801ab30:	e7f6      	b.n	801ab20 <_strtod_l+0x258>
 801ab32:	290f      	cmp	r1, #15
 801ab34:	bfdf      	itttt	le
 801ab36:	9806      	ldrle	r0, [sp, #24]
 801ab38:	210a      	movle	r1, #10
 801ab3a:	fb01 2200 	mlale	r2, r1, r0, r2
 801ab3e:	9206      	strle	r2, [sp, #24]
 801ab40:	e7e0      	b.n	801ab04 <_strtod_l+0x23c>
 801ab42:	2700      	movs	r7, #0
 801ab44:	2101      	movs	r1, #1
 801ab46:	e77d      	b.n	801aa44 <_strtod_l+0x17c>
 801ab48:	f04f 0e00 	mov.w	lr, #0
 801ab4c:	f108 0202 	add.w	r2, r8, #2
 801ab50:	9211      	str	r2, [sp, #68]	@ 0x44
 801ab52:	f898 2002 	ldrb.w	r2, [r8, #2]
 801ab56:	e786      	b.n	801aa66 <_strtod_l+0x19e>
 801ab58:	f04f 0e01 	mov.w	lr, #1
 801ab5c:	e7f6      	b.n	801ab4c <_strtod_l+0x284>
 801ab5e:	bf00      	nop
 801ab60:	0801fbbc 	.word	0x0801fbbc
 801ab64:	0801f92f 	.word	0x0801f92f
 801ab68:	7ff00000 	.word	0x7ff00000
 801ab6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801ab6e:	1c54      	adds	r4, r2, #1
 801ab70:	9411      	str	r4, [sp, #68]	@ 0x44
 801ab72:	7852      	ldrb	r2, [r2, #1]
 801ab74:	2a30      	cmp	r2, #48	@ 0x30
 801ab76:	d0f9      	beq.n	801ab6c <_strtod_l+0x2a4>
 801ab78:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801ab7c:	2c08      	cmp	r4, #8
 801ab7e:	f63f af79 	bhi.w	801aa74 <_strtod_l+0x1ac>
 801ab82:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801ab86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801ab88:	9209      	str	r2, [sp, #36]	@ 0x24
 801ab8a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801ab8c:	1c54      	adds	r4, r2, #1
 801ab8e:	9411      	str	r4, [sp, #68]	@ 0x44
 801ab90:	7852      	ldrb	r2, [r2, #1]
 801ab92:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801ab96:	2e09      	cmp	r6, #9
 801ab98:	d937      	bls.n	801ac0a <_strtod_l+0x342>
 801ab9a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801ab9c:	1ba4      	subs	r4, r4, r6
 801ab9e:	2c08      	cmp	r4, #8
 801aba0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801aba4:	dc02      	bgt.n	801abac <_strtod_l+0x2e4>
 801aba6:	4564      	cmp	r4, ip
 801aba8:	bfa8      	it	ge
 801abaa:	4664      	movge	r4, ip
 801abac:	f1be 0f00 	cmp.w	lr, #0
 801abb0:	d000      	beq.n	801abb4 <_strtod_l+0x2ec>
 801abb2:	4264      	negs	r4, r4
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	d14d      	bne.n	801ac54 <_strtod_l+0x38c>
 801abb8:	9b07      	ldr	r3, [sp, #28]
 801abba:	4318      	orrs	r0, r3
 801abbc:	f47f aebf 	bne.w	801a93e <_strtod_l+0x76>
 801abc0:	2900      	cmp	r1, #0
 801abc2:	f47f aed8 	bne.w	801a976 <_strtod_l+0xae>
 801abc6:	2a69      	cmp	r2, #105	@ 0x69
 801abc8:	d027      	beq.n	801ac1a <_strtod_l+0x352>
 801abca:	dc24      	bgt.n	801ac16 <_strtod_l+0x34e>
 801abcc:	2a49      	cmp	r2, #73	@ 0x49
 801abce:	d024      	beq.n	801ac1a <_strtod_l+0x352>
 801abd0:	2a4e      	cmp	r2, #78	@ 0x4e
 801abd2:	f47f aed0 	bne.w	801a976 <_strtod_l+0xae>
 801abd6:	4997      	ldr	r1, [pc, #604]	@ (801ae34 <_strtod_l+0x56c>)
 801abd8:	a811      	add	r0, sp, #68	@ 0x44
 801abda:	f001 fabd 	bl	801c158 <__match>
 801abde:	2800      	cmp	r0, #0
 801abe0:	f43f aec9 	beq.w	801a976 <_strtod_l+0xae>
 801abe4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801abe6:	781b      	ldrb	r3, [r3, #0]
 801abe8:	2b28      	cmp	r3, #40	@ 0x28
 801abea:	d12d      	bne.n	801ac48 <_strtod_l+0x380>
 801abec:	4992      	ldr	r1, [pc, #584]	@ (801ae38 <_strtod_l+0x570>)
 801abee:	aa14      	add	r2, sp, #80	@ 0x50
 801abf0:	a811      	add	r0, sp, #68	@ 0x44
 801abf2:	f001 fac5 	bl	801c180 <__hexnan>
 801abf6:	2805      	cmp	r0, #5
 801abf8:	d126      	bne.n	801ac48 <_strtod_l+0x380>
 801abfa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801abfc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801ac00:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801ac04:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801ac08:	e699      	b.n	801a93e <_strtod_l+0x76>
 801ac0a:	240a      	movs	r4, #10
 801ac0c:	fb04 2c0c 	mla	ip, r4, ip, r2
 801ac10:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801ac14:	e7b9      	b.n	801ab8a <_strtod_l+0x2c2>
 801ac16:	2a6e      	cmp	r2, #110	@ 0x6e
 801ac18:	e7db      	b.n	801abd2 <_strtod_l+0x30a>
 801ac1a:	4988      	ldr	r1, [pc, #544]	@ (801ae3c <_strtod_l+0x574>)
 801ac1c:	a811      	add	r0, sp, #68	@ 0x44
 801ac1e:	f001 fa9b 	bl	801c158 <__match>
 801ac22:	2800      	cmp	r0, #0
 801ac24:	f43f aea7 	beq.w	801a976 <_strtod_l+0xae>
 801ac28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ac2a:	4985      	ldr	r1, [pc, #532]	@ (801ae40 <_strtod_l+0x578>)
 801ac2c:	3b01      	subs	r3, #1
 801ac2e:	a811      	add	r0, sp, #68	@ 0x44
 801ac30:	9311      	str	r3, [sp, #68]	@ 0x44
 801ac32:	f001 fa91 	bl	801c158 <__match>
 801ac36:	b910      	cbnz	r0, 801ac3e <_strtod_l+0x376>
 801ac38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ac3a:	3301      	adds	r3, #1
 801ac3c:	9311      	str	r3, [sp, #68]	@ 0x44
 801ac3e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801ae54 <_strtod_l+0x58c>
 801ac42:	f04f 0a00 	mov.w	sl, #0
 801ac46:	e67a      	b.n	801a93e <_strtod_l+0x76>
 801ac48:	487e      	ldr	r0, [pc, #504]	@ (801ae44 <_strtod_l+0x57c>)
 801ac4a:	f000 ffd9 	bl	801bc00 <nan>
 801ac4e:	ec5b ab10 	vmov	sl, fp, d0
 801ac52:	e674      	b.n	801a93e <_strtod_l+0x76>
 801ac54:	ee07 9a90 	vmov	s15, r9
 801ac58:	1be2      	subs	r2, r4, r7
 801ac5a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801ac5e:	2d00      	cmp	r5, #0
 801ac60:	bf08      	it	eq
 801ac62:	461d      	moveq	r5, r3
 801ac64:	2b10      	cmp	r3, #16
 801ac66:	9209      	str	r2, [sp, #36]	@ 0x24
 801ac68:	461a      	mov	r2, r3
 801ac6a:	bfa8      	it	ge
 801ac6c:	2210      	movge	r2, #16
 801ac6e:	2b09      	cmp	r3, #9
 801ac70:	ec5b ab17 	vmov	sl, fp, d7
 801ac74:	dc15      	bgt.n	801aca2 <_strtod_l+0x3da>
 801ac76:	1be1      	subs	r1, r4, r7
 801ac78:	2900      	cmp	r1, #0
 801ac7a:	f43f ae60 	beq.w	801a93e <_strtod_l+0x76>
 801ac7e:	eba4 0107 	sub.w	r1, r4, r7
 801ac82:	dd72      	ble.n	801ad6a <_strtod_l+0x4a2>
 801ac84:	2916      	cmp	r1, #22
 801ac86:	dc59      	bgt.n	801ad3c <_strtod_l+0x474>
 801ac88:	4b6f      	ldr	r3, [pc, #444]	@ (801ae48 <_strtod_l+0x580>)
 801ac8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ac8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ac90:	ed93 7b00 	vldr	d7, [r3]
 801ac94:	ec4b ab16 	vmov	d6, sl, fp
 801ac98:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ac9c:	ec5b ab17 	vmov	sl, fp, d7
 801aca0:	e64d      	b.n	801a93e <_strtod_l+0x76>
 801aca2:	4969      	ldr	r1, [pc, #420]	@ (801ae48 <_strtod_l+0x580>)
 801aca4:	eddd 6a06 	vldr	s13, [sp, #24]
 801aca8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801acac:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801acb0:	2b0f      	cmp	r3, #15
 801acb2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801acb6:	eea7 6b05 	vfma.f64	d6, d7, d5
 801acba:	ec5b ab16 	vmov	sl, fp, d6
 801acbe:	ddda      	ble.n	801ac76 <_strtod_l+0x3ae>
 801acc0:	1a9a      	subs	r2, r3, r2
 801acc2:	1be1      	subs	r1, r4, r7
 801acc4:	440a      	add	r2, r1
 801acc6:	2a00      	cmp	r2, #0
 801acc8:	f340 8094 	ble.w	801adf4 <_strtod_l+0x52c>
 801accc:	f012 000f 	ands.w	r0, r2, #15
 801acd0:	d00a      	beq.n	801ace8 <_strtod_l+0x420>
 801acd2:	495d      	ldr	r1, [pc, #372]	@ (801ae48 <_strtod_l+0x580>)
 801acd4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801acd8:	ed91 7b00 	vldr	d7, [r1]
 801acdc:	ec4b ab16 	vmov	d6, sl, fp
 801ace0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ace4:	ec5b ab17 	vmov	sl, fp, d7
 801ace8:	f032 020f 	bics.w	r2, r2, #15
 801acec:	d073      	beq.n	801add6 <_strtod_l+0x50e>
 801acee:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801acf2:	dd47      	ble.n	801ad84 <_strtod_l+0x4bc>
 801acf4:	2400      	movs	r4, #0
 801acf6:	4625      	mov	r5, r4
 801acf8:	9407      	str	r4, [sp, #28]
 801acfa:	4626      	mov	r6, r4
 801acfc:	9a05      	ldr	r2, [sp, #20]
 801acfe:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801ae54 <_strtod_l+0x58c>
 801ad02:	2322      	movs	r3, #34	@ 0x22
 801ad04:	6013      	str	r3, [r2, #0]
 801ad06:	f04f 0a00 	mov.w	sl, #0
 801ad0a:	9b07      	ldr	r3, [sp, #28]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	f43f ae16 	beq.w	801a93e <_strtod_l+0x76>
 801ad12:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ad14:	9805      	ldr	r0, [sp, #20]
 801ad16:	f7ff f955 	bl	8019fc4 <_Bfree>
 801ad1a:	9805      	ldr	r0, [sp, #20]
 801ad1c:	4631      	mov	r1, r6
 801ad1e:	f7ff f951 	bl	8019fc4 <_Bfree>
 801ad22:	9805      	ldr	r0, [sp, #20]
 801ad24:	4629      	mov	r1, r5
 801ad26:	f7ff f94d 	bl	8019fc4 <_Bfree>
 801ad2a:	9907      	ldr	r1, [sp, #28]
 801ad2c:	9805      	ldr	r0, [sp, #20]
 801ad2e:	f7ff f949 	bl	8019fc4 <_Bfree>
 801ad32:	9805      	ldr	r0, [sp, #20]
 801ad34:	4621      	mov	r1, r4
 801ad36:	f7ff f945 	bl	8019fc4 <_Bfree>
 801ad3a:	e600      	b.n	801a93e <_strtod_l+0x76>
 801ad3c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801ad40:	1be0      	subs	r0, r4, r7
 801ad42:	4281      	cmp	r1, r0
 801ad44:	dbbc      	blt.n	801acc0 <_strtod_l+0x3f8>
 801ad46:	4a40      	ldr	r2, [pc, #256]	@ (801ae48 <_strtod_l+0x580>)
 801ad48:	f1c3 030f 	rsb	r3, r3, #15
 801ad4c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801ad50:	ed91 7b00 	vldr	d7, [r1]
 801ad54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ad56:	ec4b ab16 	vmov	d6, sl, fp
 801ad5a:	1acb      	subs	r3, r1, r3
 801ad5c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801ad60:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ad64:	ed92 6b00 	vldr	d6, [r2]
 801ad68:	e796      	b.n	801ac98 <_strtod_l+0x3d0>
 801ad6a:	3116      	adds	r1, #22
 801ad6c:	dba8      	blt.n	801acc0 <_strtod_l+0x3f8>
 801ad6e:	4b36      	ldr	r3, [pc, #216]	@ (801ae48 <_strtod_l+0x580>)
 801ad70:	1b3c      	subs	r4, r7, r4
 801ad72:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801ad76:	ed94 7b00 	vldr	d7, [r4]
 801ad7a:	ec4b ab16 	vmov	d6, sl, fp
 801ad7e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ad82:	e78b      	b.n	801ac9c <_strtod_l+0x3d4>
 801ad84:	2000      	movs	r0, #0
 801ad86:	ec4b ab17 	vmov	d7, sl, fp
 801ad8a:	4e30      	ldr	r6, [pc, #192]	@ (801ae4c <_strtod_l+0x584>)
 801ad8c:	1112      	asrs	r2, r2, #4
 801ad8e:	4601      	mov	r1, r0
 801ad90:	2a01      	cmp	r2, #1
 801ad92:	dc23      	bgt.n	801addc <_strtod_l+0x514>
 801ad94:	b108      	cbz	r0, 801ad9a <_strtod_l+0x4d2>
 801ad96:	ec5b ab17 	vmov	sl, fp, d7
 801ad9a:	4a2c      	ldr	r2, [pc, #176]	@ (801ae4c <_strtod_l+0x584>)
 801ad9c:	482c      	ldr	r0, [pc, #176]	@ (801ae50 <_strtod_l+0x588>)
 801ad9e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801ada2:	ed92 7b00 	vldr	d7, [r2]
 801ada6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801adaa:	ec4b ab16 	vmov	d6, sl, fp
 801adae:	4a29      	ldr	r2, [pc, #164]	@ (801ae54 <_strtod_l+0x58c>)
 801adb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801adb4:	ee17 1a90 	vmov	r1, s15
 801adb8:	400a      	ands	r2, r1
 801adba:	4282      	cmp	r2, r0
 801adbc:	ec5b ab17 	vmov	sl, fp, d7
 801adc0:	d898      	bhi.n	801acf4 <_strtod_l+0x42c>
 801adc2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801adc6:	4282      	cmp	r2, r0
 801adc8:	bf86      	itte	hi
 801adca:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801ae58 <_strtod_l+0x590>
 801adce:	f04f 3aff 	movhi.w	sl, #4294967295
 801add2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801add6:	2200      	movs	r2, #0
 801add8:	9206      	str	r2, [sp, #24]
 801adda:	e076      	b.n	801aeca <_strtod_l+0x602>
 801addc:	f012 0f01 	tst.w	r2, #1
 801ade0:	d004      	beq.n	801adec <_strtod_l+0x524>
 801ade2:	ed96 6b00 	vldr	d6, [r6]
 801ade6:	2001      	movs	r0, #1
 801ade8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801adec:	3101      	adds	r1, #1
 801adee:	1052      	asrs	r2, r2, #1
 801adf0:	3608      	adds	r6, #8
 801adf2:	e7cd      	b.n	801ad90 <_strtod_l+0x4c8>
 801adf4:	d0ef      	beq.n	801add6 <_strtod_l+0x50e>
 801adf6:	4252      	negs	r2, r2
 801adf8:	f012 000f 	ands.w	r0, r2, #15
 801adfc:	d00a      	beq.n	801ae14 <_strtod_l+0x54c>
 801adfe:	4912      	ldr	r1, [pc, #72]	@ (801ae48 <_strtod_l+0x580>)
 801ae00:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ae04:	ed91 7b00 	vldr	d7, [r1]
 801ae08:	ec4b ab16 	vmov	d6, sl, fp
 801ae0c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ae10:	ec5b ab17 	vmov	sl, fp, d7
 801ae14:	1112      	asrs	r2, r2, #4
 801ae16:	d0de      	beq.n	801add6 <_strtod_l+0x50e>
 801ae18:	2a1f      	cmp	r2, #31
 801ae1a:	dd1f      	ble.n	801ae5c <_strtod_l+0x594>
 801ae1c:	2400      	movs	r4, #0
 801ae1e:	4625      	mov	r5, r4
 801ae20:	9407      	str	r4, [sp, #28]
 801ae22:	4626      	mov	r6, r4
 801ae24:	9a05      	ldr	r2, [sp, #20]
 801ae26:	2322      	movs	r3, #34	@ 0x22
 801ae28:	f04f 0a00 	mov.w	sl, #0
 801ae2c:	f04f 0b00 	mov.w	fp, #0
 801ae30:	6013      	str	r3, [r2, #0]
 801ae32:	e76a      	b.n	801ad0a <_strtod_l+0x442>
 801ae34:	0801f7f8 	.word	0x0801f7f8
 801ae38:	0801fba8 	.word	0x0801fba8
 801ae3c:	0801f7f0 	.word	0x0801f7f0
 801ae40:	0801f863 	.word	0x0801f863
 801ae44:	0801f85f 	.word	0x0801f85f
 801ae48:	0801fae0 	.word	0x0801fae0
 801ae4c:	0801fab8 	.word	0x0801fab8
 801ae50:	7ca00000 	.word	0x7ca00000
 801ae54:	7ff00000 	.word	0x7ff00000
 801ae58:	7fefffff 	.word	0x7fefffff
 801ae5c:	f012 0110 	ands.w	r1, r2, #16
 801ae60:	bf18      	it	ne
 801ae62:	216a      	movne	r1, #106	@ 0x6a
 801ae64:	9106      	str	r1, [sp, #24]
 801ae66:	ec4b ab17 	vmov	d7, sl, fp
 801ae6a:	49af      	ldr	r1, [pc, #700]	@ (801b128 <_strtod_l+0x860>)
 801ae6c:	2000      	movs	r0, #0
 801ae6e:	07d6      	lsls	r6, r2, #31
 801ae70:	d504      	bpl.n	801ae7c <_strtod_l+0x5b4>
 801ae72:	ed91 6b00 	vldr	d6, [r1]
 801ae76:	2001      	movs	r0, #1
 801ae78:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ae7c:	1052      	asrs	r2, r2, #1
 801ae7e:	f101 0108 	add.w	r1, r1, #8
 801ae82:	d1f4      	bne.n	801ae6e <_strtod_l+0x5a6>
 801ae84:	b108      	cbz	r0, 801ae8a <_strtod_l+0x5c2>
 801ae86:	ec5b ab17 	vmov	sl, fp, d7
 801ae8a:	9a06      	ldr	r2, [sp, #24]
 801ae8c:	b1b2      	cbz	r2, 801aebc <_strtod_l+0x5f4>
 801ae8e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801ae92:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801ae96:	2a00      	cmp	r2, #0
 801ae98:	4658      	mov	r0, fp
 801ae9a:	dd0f      	ble.n	801aebc <_strtod_l+0x5f4>
 801ae9c:	2a1f      	cmp	r2, #31
 801ae9e:	dd55      	ble.n	801af4c <_strtod_l+0x684>
 801aea0:	2a34      	cmp	r2, #52	@ 0x34
 801aea2:	bfde      	ittt	le
 801aea4:	f04f 32ff 	movle.w	r2, #4294967295
 801aea8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801aeac:	408a      	lslle	r2, r1
 801aeae:	f04f 0a00 	mov.w	sl, #0
 801aeb2:	bfcc      	ite	gt
 801aeb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801aeb8:	ea02 0b00 	andle.w	fp, r2, r0
 801aebc:	ec4b ab17 	vmov	d7, sl, fp
 801aec0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801aec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aec8:	d0a8      	beq.n	801ae1c <_strtod_l+0x554>
 801aeca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801aecc:	9805      	ldr	r0, [sp, #20]
 801aece:	f8cd 9000 	str.w	r9, [sp]
 801aed2:	462a      	mov	r2, r5
 801aed4:	f7ff f8de 	bl	801a094 <__s2b>
 801aed8:	9007      	str	r0, [sp, #28]
 801aeda:	2800      	cmp	r0, #0
 801aedc:	f43f af0a 	beq.w	801acf4 <_strtod_l+0x42c>
 801aee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aee2:	1b3f      	subs	r7, r7, r4
 801aee4:	2b00      	cmp	r3, #0
 801aee6:	bfb4      	ite	lt
 801aee8:	463b      	movlt	r3, r7
 801aeea:	2300      	movge	r3, #0
 801aeec:	930a      	str	r3, [sp, #40]	@ 0x28
 801aeee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aef0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801b118 <_strtod_l+0x850>
 801aef4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801aef8:	2400      	movs	r4, #0
 801aefa:	930d      	str	r3, [sp, #52]	@ 0x34
 801aefc:	4625      	mov	r5, r4
 801aefe:	9b07      	ldr	r3, [sp, #28]
 801af00:	9805      	ldr	r0, [sp, #20]
 801af02:	6859      	ldr	r1, [r3, #4]
 801af04:	f7ff f81e 	bl	8019f44 <_Balloc>
 801af08:	4606      	mov	r6, r0
 801af0a:	2800      	cmp	r0, #0
 801af0c:	f43f aef6 	beq.w	801acfc <_strtod_l+0x434>
 801af10:	9b07      	ldr	r3, [sp, #28]
 801af12:	691a      	ldr	r2, [r3, #16]
 801af14:	ec4b ab19 	vmov	d9, sl, fp
 801af18:	3202      	adds	r2, #2
 801af1a:	f103 010c 	add.w	r1, r3, #12
 801af1e:	0092      	lsls	r2, r2, #2
 801af20:	300c      	adds	r0, #12
 801af22:	f7fe f8f4 	bl	801910e <memcpy>
 801af26:	eeb0 0b49 	vmov.f64	d0, d9
 801af2a:	9805      	ldr	r0, [sp, #20]
 801af2c:	aa14      	add	r2, sp, #80	@ 0x50
 801af2e:	a913      	add	r1, sp, #76	@ 0x4c
 801af30:	f7ff fbe4 	bl	801a6fc <__d2b>
 801af34:	9012      	str	r0, [sp, #72]	@ 0x48
 801af36:	2800      	cmp	r0, #0
 801af38:	f43f aee0 	beq.w	801acfc <_strtod_l+0x434>
 801af3c:	9805      	ldr	r0, [sp, #20]
 801af3e:	2101      	movs	r1, #1
 801af40:	f7ff f93e 	bl	801a1c0 <__i2b>
 801af44:	4605      	mov	r5, r0
 801af46:	b940      	cbnz	r0, 801af5a <_strtod_l+0x692>
 801af48:	2500      	movs	r5, #0
 801af4a:	e6d7      	b.n	801acfc <_strtod_l+0x434>
 801af4c:	f04f 31ff 	mov.w	r1, #4294967295
 801af50:	fa01 f202 	lsl.w	r2, r1, r2
 801af54:	ea02 0a0a 	and.w	sl, r2, sl
 801af58:	e7b0      	b.n	801aebc <_strtod_l+0x5f4>
 801af5a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801af5c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801af5e:	2f00      	cmp	r7, #0
 801af60:	bfab      	itete	ge
 801af62:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801af64:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801af66:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801af6a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801af6e:	bfac      	ite	ge
 801af70:	eb07 0903 	addge.w	r9, r7, r3
 801af74:	eba3 0807 	sublt.w	r8, r3, r7
 801af78:	9b06      	ldr	r3, [sp, #24]
 801af7a:	1aff      	subs	r7, r7, r3
 801af7c:	4417      	add	r7, r2
 801af7e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801af82:	4a6a      	ldr	r2, [pc, #424]	@ (801b12c <_strtod_l+0x864>)
 801af84:	3f01      	subs	r7, #1
 801af86:	4297      	cmp	r7, r2
 801af88:	da51      	bge.n	801b02e <_strtod_l+0x766>
 801af8a:	1bd1      	subs	r1, r2, r7
 801af8c:	291f      	cmp	r1, #31
 801af8e:	eba3 0301 	sub.w	r3, r3, r1
 801af92:	f04f 0201 	mov.w	r2, #1
 801af96:	dc3e      	bgt.n	801b016 <_strtod_l+0x74e>
 801af98:	408a      	lsls	r2, r1
 801af9a:	920c      	str	r2, [sp, #48]	@ 0x30
 801af9c:	2200      	movs	r2, #0
 801af9e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801afa0:	eb09 0703 	add.w	r7, r9, r3
 801afa4:	4498      	add	r8, r3
 801afa6:	9b06      	ldr	r3, [sp, #24]
 801afa8:	45b9      	cmp	r9, r7
 801afaa:	4498      	add	r8, r3
 801afac:	464b      	mov	r3, r9
 801afae:	bfa8      	it	ge
 801afb0:	463b      	movge	r3, r7
 801afb2:	4543      	cmp	r3, r8
 801afb4:	bfa8      	it	ge
 801afb6:	4643      	movge	r3, r8
 801afb8:	2b00      	cmp	r3, #0
 801afba:	bfc2      	ittt	gt
 801afbc:	1aff      	subgt	r7, r7, r3
 801afbe:	eba8 0803 	subgt.w	r8, r8, r3
 801afc2:	eba9 0903 	subgt.w	r9, r9, r3
 801afc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801afc8:	2b00      	cmp	r3, #0
 801afca:	dd16      	ble.n	801affa <_strtod_l+0x732>
 801afcc:	4629      	mov	r1, r5
 801afce:	9805      	ldr	r0, [sp, #20]
 801afd0:	461a      	mov	r2, r3
 801afd2:	f7ff f9ad 	bl	801a330 <__pow5mult>
 801afd6:	4605      	mov	r5, r0
 801afd8:	2800      	cmp	r0, #0
 801afda:	d0b5      	beq.n	801af48 <_strtod_l+0x680>
 801afdc:	4601      	mov	r1, r0
 801afde:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801afe0:	9805      	ldr	r0, [sp, #20]
 801afe2:	f7ff f903 	bl	801a1ec <__multiply>
 801afe6:	900f      	str	r0, [sp, #60]	@ 0x3c
 801afe8:	2800      	cmp	r0, #0
 801afea:	f43f ae87 	beq.w	801acfc <_strtod_l+0x434>
 801afee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801aff0:	9805      	ldr	r0, [sp, #20]
 801aff2:	f7fe ffe7 	bl	8019fc4 <_Bfree>
 801aff6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801aff8:	9312      	str	r3, [sp, #72]	@ 0x48
 801affa:	2f00      	cmp	r7, #0
 801affc:	dc1b      	bgt.n	801b036 <_strtod_l+0x76e>
 801affe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b000:	2b00      	cmp	r3, #0
 801b002:	dd21      	ble.n	801b048 <_strtod_l+0x780>
 801b004:	4631      	mov	r1, r6
 801b006:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b008:	9805      	ldr	r0, [sp, #20]
 801b00a:	f7ff f991 	bl	801a330 <__pow5mult>
 801b00e:	4606      	mov	r6, r0
 801b010:	b9d0      	cbnz	r0, 801b048 <_strtod_l+0x780>
 801b012:	2600      	movs	r6, #0
 801b014:	e672      	b.n	801acfc <_strtod_l+0x434>
 801b016:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801b01a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801b01e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801b022:	37e2      	adds	r7, #226	@ 0xe2
 801b024:	fa02 f107 	lsl.w	r1, r2, r7
 801b028:	910b      	str	r1, [sp, #44]	@ 0x2c
 801b02a:	920c      	str	r2, [sp, #48]	@ 0x30
 801b02c:	e7b8      	b.n	801afa0 <_strtod_l+0x6d8>
 801b02e:	2200      	movs	r2, #0
 801b030:	920b      	str	r2, [sp, #44]	@ 0x2c
 801b032:	2201      	movs	r2, #1
 801b034:	e7f9      	b.n	801b02a <_strtod_l+0x762>
 801b036:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b038:	9805      	ldr	r0, [sp, #20]
 801b03a:	463a      	mov	r2, r7
 801b03c:	f7ff f9d2 	bl	801a3e4 <__lshift>
 801b040:	9012      	str	r0, [sp, #72]	@ 0x48
 801b042:	2800      	cmp	r0, #0
 801b044:	d1db      	bne.n	801affe <_strtod_l+0x736>
 801b046:	e659      	b.n	801acfc <_strtod_l+0x434>
 801b048:	f1b8 0f00 	cmp.w	r8, #0
 801b04c:	dd07      	ble.n	801b05e <_strtod_l+0x796>
 801b04e:	4631      	mov	r1, r6
 801b050:	9805      	ldr	r0, [sp, #20]
 801b052:	4642      	mov	r2, r8
 801b054:	f7ff f9c6 	bl	801a3e4 <__lshift>
 801b058:	4606      	mov	r6, r0
 801b05a:	2800      	cmp	r0, #0
 801b05c:	d0d9      	beq.n	801b012 <_strtod_l+0x74a>
 801b05e:	f1b9 0f00 	cmp.w	r9, #0
 801b062:	dd08      	ble.n	801b076 <_strtod_l+0x7ae>
 801b064:	4629      	mov	r1, r5
 801b066:	9805      	ldr	r0, [sp, #20]
 801b068:	464a      	mov	r2, r9
 801b06a:	f7ff f9bb 	bl	801a3e4 <__lshift>
 801b06e:	4605      	mov	r5, r0
 801b070:	2800      	cmp	r0, #0
 801b072:	f43f ae43 	beq.w	801acfc <_strtod_l+0x434>
 801b076:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b078:	9805      	ldr	r0, [sp, #20]
 801b07a:	4632      	mov	r2, r6
 801b07c:	f7ff fa3a 	bl	801a4f4 <__mdiff>
 801b080:	4604      	mov	r4, r0
 801b082:	2800      	cmp	r0, #0
 801b084:	f43f ae3a 	beq.w	801acfc <_strtod_l+0x434>
 801b088:	2300      	movs	r3, #0
 801b08a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801b08e:	60c3      	str	r3, [r0, #12]
 801b090:	4629      	mov	r1, r5
 801b092:	f7ff fa13 	bl	801a4bc <__mcmp>
 801b096:	2800      	cmp	r0, #0
 801b098:	da4c      	bge.n	801b134 <_strtod_l+0x86c>
 801b09a:	ea58 080a 	orrs.w	r8, r8, sl
 801b09e:	d172      	bne.n	801b186 <_strtod_l+0x8be>
 801b0a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b0a4:	2b00      	cmp	r3, #0
 801b0a6:	d16e      	bne.n	801b186 <_strtod_l+0x8be>
 801b0a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b0ac:	0d1b      	lsrs	r3, r3, #20
 801b0ae:	051b      	lsls	r3, r3, #20
 801b0b0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b0b4:	d967      	bls.n	801b186 <_strtod_l+0x8be>
 801b0b6:	6963      	ldr	r3, [r4, #20]
 801b0b8:	b913      	cbnz	r3, 801b0c0 <_strtod_l+0x7f8>
 801b0ba:	6923      	ldr	r3, [r4, #16]
 801b0bc:	2b01      	cmp	r3, #1
 801b0be:	dd62      	ble.n	801b186 <_strtod_l+0x8be>
 801b0c0:	4621      	mov	r1, r4
 801b0c2:	2201      	movs	r2, #1
 801b0c4:	9805      	ldr	r0, [sp, #20]
 801b0c6:	f7ff f98d 	bl	801a3e4 <__lshift>
 801b0ca:	4629      	mov	r1, r5
 801b0cc:	4604      	mov	r4, r0
 801b0ce:	f7ff f9f5 	bl	801a4bc <__mcmp>
 801b0d2:	2800      	cmp	r0, #0
 801b0d4:	dd57      	ble.n	801b186 <_strtod_l+0x8be>
 801b0d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b0da:	9a06      	ldr	r2, [sp, #24]
 801b0dc:	0d1b      	lsrs	r3, r3, #20
 801b0de:	051b      	lsls	r3, r3, #20
 801b0e0:	2a00      	cmp	r2, #0
 801b0e2:	d06e      	beq.n	801b1c2 <_strtod_l+0x8fa>
 801b0e4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b0e8:	d86b      	bhi.n	801b1c2 <_strtod_l+0x8fa>
 801b0ea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801b0ee:	f67f ae99 	bls.w	801ae24 <_strtod_l+0x55c>
 801b0f2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801b120 <_strtod_l+0x858>
 801b0f6:	ec4b ab16 	vmov	d6, sl, fp
 801b0fa:	4b0d      	ldr	r3, [pc, #52]	@ (801b130 <_strtod_l+0x868>)
 801b0fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b100:	ee17 2a90 	vmov	r2, s15
 801b104:	4013      	ands	r3, r2
 801b106:	ec5b ab17 	vmov	sl, fp, d7
 801b10a:	2b00      	cmp	r3, #0
 801b10c:	f47f ae01 	bne.w	801ad12 <_strtod_l+0x44a>
 801b110:	9a05      	ldr	r2, [sp, #20]
 801b112:	2322      	movs	r3, #34	@ 0x22
 801b114:	6013      	str	r3, [r2, #0]
 801b116:	e5fc      	b.n	801ad12 <_strtod_l+0x44a>
 801b118:	ffc00000 	.word	0xffc00000
 801b11c:	41dfffff 	.word	0x41dfffff
 801b120:	00000000 	.word	0x00000000
 801b124:	39500000 	.word	0x39500000
 801b128:	0801fbd0 	.word	0x0801fbd0
 801b12c:	fffffc02 	.word	0xfffffc02
 801b130:	7ff00000 	.word	0x7ff00000
 801b134:	46d9      	mov	r9, fp
 801b136:	d15d      	bne.n	801b1f4 <_strtod_l+0x92c>
 801b138:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b13c:	f1b8 0f00 	cmp.w	r8, #0
 801b140:	d02a      	beq.n	801b198 <_strtod_l+0x8d0>
 801b142:	4aa9      	ldr	r2, [pc, #676]	@ (801b3e8 <_strtod_l+0xb20>)
 801b144:	4293      	cmp	r3, r2
 801b146:	d12a      	bne.n	801b19e <_strtod_l+0x8d6>
 801b148:	9b06      	ldr	r3, [sp, #24]
 801b14a:	4652      	mov	r2, sl
 801b14c:	b1fb      	cbz	r3, 801b18e <_strtod_l+0x8c6>
 801b14e:	4ba7      	ldr	r3, [pc, #668]	@ (801b3ec <_strtod_l+0xb24>)
 801b150:	ea0b 0303 	and.w	r3, fp, r3
 801b154:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801b158:	f04f 31ff 	mov.w	r1, #4294967295
 801b15c:	d81a      	bhi.n	801b194 <_strtod_l+0x8cc>
 801b15e:	0d1b      	lsrs	r3, r3, #20
 801b160:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801b164:	fa01 f303 	lsl.w	r3, r1, r3
 801b168:	429a      	cmp	r2, r3
 801b16a:	d118      	bne.n	801b19e <_strtod_l+0x8d6>
 801b16c:	4ba0      	ldr	r3, [pc, #640]	@ (801b3f0 <_strtod_l+0xb28>)
 801b16e:	4599      	cmp	r9, r3
 801b170:	d102      	bne.n	801b178 <_strtod_l+0x8b0>
 801b172:	3201      	adds	r2, #1
 801b174:	f43f adc2 	beq.w	801acfc <_strtod_l+0x434>
 801b178:	4b9c      	ldr	r3, [pc, #624]	@ (801b3ec <_strtod_l+0xb24>)
 801b17a:	ea09 0303 	and.w	r3, r9, r3
 801b17e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801b182:	f04f 0a00 	mov.w	sl, #0
 801b186:	9b06      	ldr	r3, [sp, #24]
 801b188:	2b00      	cmp	r3, #0
 801b18a:	d1b2      	bne.n	801b0f2 <_strtod_l+0x82a>
 801b18c:	e5c1      	b.n	801ad12 <_strtod_l+0x44a>
 801b18e:	f04f 33ff 	mov.w	r3, #4294967295
 801b192:	e7e9      	b.n	801b168 <_strtod_l+0x8a0>
 801b194:	460b      	mov	r3, r1
 801b196:	e7e7      	b.n	801b168 <_strtod_l+0x8a0>
 801b198:	ea53 030a 	orrs.w	r3, r3, sl
 801b19c:	d09b      	beq.n	801b0d6 <_strtod_l+0x80e>
 801b19e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b1a0:	b1c3      	cbz	r3, 801b1d4 <_strtod_l+0x90c>
 801b1a2:	ea13 0f09 	tst.w	r3, r9
 801b1a6:	d0ee      	beq.n	801b186 <_strtod_l+0x8be>
 801b1a8:	9a06      	ldr	r2, [sp, #24]
 801b1aa:	4650      	mov	r0, sl
 801b1ac:	4659      	mov	r1, fp
 801b1ae:	f1b8 0f00 	cmp.w	r8, #0
 801b1b2:	d013      	beq.n	801b1dc <_strtod_l+0x914>
 801b1b4:	f7ff fb6d 	bl	801a892 <sulp>
 801b1b8:	ee39 7b00 	vadd.f64	d7, d9, d0
 801b1bc:	ec5b ab17 	vmov	sl, fp, d7
 801b1c0:	e7e1      	b.n	801b186 <_strtod_l+0x8be>
 801b1c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801b1c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b1ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b1ce:	f04f 3aff 	mov.w	sl, #4294967295
 801b1d2:	e7d8      	b.n	801b186 <_strtod_l+0x8be>
 801b1d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b1d6:	ea13 0f0a 	tst.w	r3, sl
 801b1da:	e7e4      	b.n	801b1a6 <_strtod_l+0x8de>
 801b1dc:	f7ff fb59 	bl	801a892 <sulp>
 801b1e0:	ee39 0b40 	vsub.f64	d0, d9, d0
 801b1e4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801b1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1ec:	ec5b ab10 	vmov	sl, fp, d0
 801b1f0:	d1c9      	bne.n	801b186 <_strtod_l+0x8be>
 801b1f2:	e617      	b.n	801ae24 <_strtod_l+0x55c>
 801b1f4:	4629      	mov	r1, r5
 801b1f6:	4620      	mov	r0, r4
 801b1f8:	f7ff fad8 	bl	801a7ac <__ratio>
 801b1fc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801b200:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801b204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b208:	d85d      	bhi.n	801b2c6 <_strtod_l+0x9fe>
 801b20a:	f1b8 0f00 	cmp.w	r8, #0
 801b20e:	d164      	bne.n	801b2da <_strtod_l+0xa12>
 801b210:	f1ba 0f00 	cmp.w	sl, #0
 801b214:	d14b      	bne.n	801b2ae <_strtod_l+0x9e6>
 801b216:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b21a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801b21e:	2b00      	cmp	r3, #0
 801b220:	d160      	bne.n	801b2e4 <_strtod_l+0xa1c>
 801b222:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801b226:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801b22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b22e:	d401      	bmi.n	801b234 <_strtod_l+0x96c>
 801b230:	ee20 8b08 	vmul.f64	d8, d0, d8
 801b234:	eeb1 ab48 	vneg.f64	d10, d8
 801b238:	486c      	ldr	r0, [pc, #432]	@ (801b3ec <_strtod_l+0xb24>)
 801b23a:	496e      	ldr	r1, [pc, #440]	@ (801b3f4 <_strtod_l+0xb2c>)
 801b23c:	ea09 0700 	and.w	r7, r9, r0
 801b240:	428f      	cmp	r7, r1
 801b242:	ec53 2b1a 	vmov	r2, r3, d10
 801b246:	d17d      	bne.n	801b344 <_strtod_l+0xa7c>
 801b248:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801b24c:	ec4b ab1c 	vmov	d12, sl, fp
 801b250:	eeb0 0b4c 	vmov.f64	d0, d12
 801b254:	f7ff f9e2 	bl	801a61c <__ulp>
 801b258:	4864      	ldr	r0, [pc, #400]	@ (801b3ec <_strtod_l+0xb24>)
 801b25a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801b25e:	ee1c 3a90 	vmov	r3, s25
 801b262:	4a65      	ldr	r2, [pc, #404]	@ (801b3f8 <_strtod_l+0xb30>)
 801b264:	ea03 0100 	and.w	r1, r3, r0
 801b268:	4291      	cmp	r1, r2
 801b26a:	ec5b ab1c 	vmov	sl, fp, d12
 801b26e:	d93c      	bls.n	801b2ea <_strtod_l+0xa22>
 801b270:	ee19 2a90 	vmov	r2, s19
 801b274:	4b5e      	ldr	r3, [pc, #376]	@ (801b3f0 <_strtod_l+0xb28>)
 801b276:	429a      	cmp	r2, r3
 801b278:	d104      	bne.n	801b284 <_strtod_l+0x9bc>
 801b27a:	ee19 3a10 	vmov	r3, s18
 801b27e:	3301      	adds	r3, #1
 801b280:	f43f ad3c 	beq.w	801acfc <_strtod_l+0x434>
 801b284:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801b3f0 <_strtod_l+0xb28>
 801b288:	f04f 3aff 	mov.w	sl, #4294967295
 801b28c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b28e:	9805      	ldr	r0, [sp, #20]
 801b290:	f7fe fe98 	bl	8019fc4 <_Bfree>
 801b294:	9805      	ldr	r0, [sp, #20]
 801b296:	4631      	mov	r1, r6
 801b298:	f7fe fe94 	bl	8019fc4 <_Bfree>
 801b29c:	9805      	ldr	r0, [sp, #20]
 801b29e:	4629      	mov	r1, r5
 801b2a0:	f7fe fe90 	bl	8019fc4 <_Bfree>
 801b2a4:	9805      	ldr	r0, [sp, #20]
 801b2a6:	4621      	mov	r1, r4
 801b2a8:	f7fe fe8c 	bl	8019fc4 <_Bfree>
 801b2ac:	e627      	b.n	801aefe <_strtod_l+0x636>
 801b2ae:	f1ba 0f01 	cmp.w	sl, #1
 801b2b2:	d103      	bne.n	801b2bc <_strtod_l+0x9f4>
 801b2b4:	f1bb 0f00 	cmp.w	fp, #0
 801b2b8:	f43f adb4 	beq.w	801ae24 <_strtod_l+0x55c>
 801b2bc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801b2c0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801b2c4:	e7b8      	b.n	801b238 <_strtod_l+0x970>
 801b2c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801b2ca:	ee20 8b08 	vmul.f64	d8, d0, d8
 801b2ce:	f1b8 0f00 	cmp.w	r8, #0
 801b2d2:	d0af      	beq.n	801b234 <_strtod_l+0x96c>
 801b2d4:	eeb0 ab48 	vmov.f64	d10, d8
 801b2d8:	e7ae      	b.n	801b238 <_strtod_l+0x970>
 801b2da:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801b2de:	eeb0 8b4a 	vmov.f64	d8, d10
 801b2e2:	e7a9      	b.n	801b238 <_strtod_l+0x970>
 801b2e4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801b2e8:	e7a6      	b.n	801b238 <_strtod_l+0x970>
 801b2ea:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801b2ee:	9b06      	ldr	r3, [sp, #24]
 801b2f0:	46d9      	mov	r9, fp
 801b2f2:	2b00      	cmp	r3, #0
 801b2f4:	d1ca      	bne.n	801b28c <_strtod_l+0x9c4>
 801b2f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b2fa:	0d1b      	lsrs	r3, r3, #20
 801b2fc:	051b      	lsls	r3, r3, #20
 801b2fe:	429f      	cmp	r7, r3
 801b300:	d1c4      	bne.n	801b28c <_strtod_l+0x9c4>
 801b302:	ec51 0b18 	vmov	r0, r1, d8
 801b306:	f7e5 f9c7 	bl	8000698 <__aeabi_d2lz>
 801b30a:	f7e5 f97f 	bl	800060c <__aeabi_l2d>
 801b30e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801b312:	ec41 0b17 	vmov	d7, r0, r1
 801b316:	ea49 090a 	orr.w	r9, r9, sl
 801b31a:	ea59 0908 	orrs.w	r9, r9, r8
 801b31e:	ee38 8b47 	vsub.f64	d8, d8, d7
 801b322:	d03c      	beq.n	801b39e <_strtod_l+0xad6>
 801b324:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801b3d0 <_strtod_l+0xb08>
 801b328:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b32c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b330:	f53f acef 	bmi.w	801ad12 <_strtod_l+0x44a>
 801b334:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801b3d8 <_strtod_l+0xb10>
 801b338:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b340:	dda4      	ble.n	801b28c <_strtod_l+0x9c4>
 801b342:	e4e6      	b.n	801ad12 <_strtod_l+0x44a>
 801b344:	9906      	ldr	r1, [sp, #24]
 801b346:	b1e1      	cbz	r1, 801b382 <_strtod_l+0xaba>
 801b348:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801b34c:	d819      	bhi.n	801b382 <_strtod_l+0xaba>
 801b34e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801b352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b356:	d811      	bhi.n	801b37c <_strtod_l+0xab4>
 801b358:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801b35c:	ee18 3a10 	vmov	r3, s16
 801b360:	2b01      	cmp	r3, #1
 801b362:	bf38      	it	cc
 801b364:	2301      	movcc	r3, #1
 801b366:	ee08 3a10 	vmov	s16, r3
 801b36a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801b36e:	f1b8 0f00 	cmp.w	r8, #0
 801b372:	d111      	bne.n	801b398 <_strtod_l+0xad0>
 801b374:	eeb1 7b48 	vneg.f64	d7, d8
 801b378:	ec53 2b17 	vmov	r2, r3, d7
 801b37c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801b380:	1bcb      	subs	r3, r1, r7
 801b382:	eeb0 0b49 	vmov.f64	d0, d9
 801b386:	ec43 2b1a 	vmov	d10, r2, r3
 801b38a:	f7ff f947 	bl	801a61c <__ulp>
 801b38e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801b392:	ec5b ab19 	vmov	sl, fp, d9
 801b396:	e7aa      	b.n	801b2ee <_strtod_l+0xa26>
 801b398:	eeb0 7b48 	vmov.f64	d7, d8
 801b39c:	e7ec      	b.n	801b378 <_strtod_l+0xab0>
 801b39e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801b3e0 <_strtod_l+0xb18>
 801b3a2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3aa:	f57f af6f 	bpl.w	801b28c <_strtod_l+0x9c4>
 801b3ae:	e4b0      	b.n	801ad12 <_strtod_l+0x44a>
 801b3b0:	2300      	movs	r3, #0
 801b3b2:	9308      	str	r3, [sp, #32]
 801b3b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b3b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b3b8:	6013      	str	r3, [r2, #0]
 801b3ba:	f7ff bac4 	b.w	801a946 <_strtod_l+0x7e>
 801b3be:	2a65      	cmp	r2, #101	@ 0x65
 801b3c0:	f43f abbf 	beq.w	801ab42 <_strtod_l+0x27a>
 801b3c4:	2a45      	cmp	r2, #69	@ 0x45
 801b3c6:	f43f abbc 	beq.w	801ab42 <_strtod_l+0x27a>
 801b3ca:	2101      	movs	r1, #1
 801b3cc:	f7ff bbf4 	b.w	801abb8 <_strtod_l+0x2f0>
 801b3d0:	94a03595 	.word	0x94a03595
 801b3d4:	3fdfffff 	.word	0x3fdfffff
 801b3d8:	35afe535 	.word	0x35afe535
 801b3dc:	3fe00000 	.word	0x3fe00000
 801b3e0:	94a03595 	.word	0x94a03595
 801b3e4:	3fcfffff 	.word	0x3fcfffff
 801b3e8:	000fffff 	.word	0x000fffff
 801b3ec:	7ff00000 	.word	0x7ff00000
 801b3f0:	7fefffff 	.word	0x7fefffff
 801b3f4:	7fe00000 	.word	0x7fe00000
 801b3f8:	7c9fffff 	.word	0x7c9fffff

0801b3fc <_strtod_r>:
 801b3fc:	4b01      	ldr	r3, [pc, #4]	@ (801b404 <_strtod_r+0x8>)
 801b3fe:	f7ff ba63 	b.w	801a8c8 <_strtod_l>
 801b402:	bf00      	nop
 801b404:	2000008c 	.word	0x2000008c

0801b408 <__ssputs_r>:
 801b408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b40c:	688e      	ldr	r6, [r1, #8]
 801b40e:	461f      	mov	r7, r3
 801b410:	42be      	cmp	r6, r7
 801b412:	680b      	ldr	r3, [r1, #0]
 801b414:	4682      	mov	sl, r0
 801b416:	460c      	mov	r4, r1
 801b418:	4690      	mov	r8, r2
 801b41a:	d82d      	bhi.n	801b478 <__ssputs_r+0x70>
 801b41c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b420:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b424:	d026      	beq.n	801b474 <__ssputs_r+0x6c>
 801b426:	6965      	ldr	r5, [r4, #20]
 801b428:	6909      	ldr	r1, [r1, #16]
 801b42a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b42e:	eba3 0901 	sub.w	r9, r3, r1
 801b432:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b436:	1c7b      	adds	r3, r7, #1
 801b438:	444b      	add	r3, r9
 801b43a:	106d      	asrs	r5, r5, #1
 801b43c:	429d      	cmp	r5, r3
 801b43e:	bf38      	it	cc
 801b440:	461d      	movcc	r5, r3
 801b442:	0553      	lsls	r3, r2, #21
 801b444:	d527      	bpl.n	801b496 <__ssputs_r+0x8e>
 801b446:	4629      	mov	r1, r5
 801b448:	f7fe fcf0 	bl	8019e2c <_malloc_r>
 801b44c:	4606      	mov	r6, r0
 801b44e:	b360      	cbz	r0, 801b4aa <__ssputs_r+0xa2>
 801b450:	6921      	ldr	r1, [r4, #16]
 801b452:	464a      	mov	r2, r9
 801b454:	f7fd fe5b 	bl	801910e <memcpy>
 801b458:	89a3      	ldrh	r3, [r4, #12]
 801b45a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b45e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b462:	81a3      	strh	r3, [r4, #12]
 801b464:	6126      	str	r6, [r4, #16]
 801b466:	6165      	str	r5, [r4, #20]
 801b468:	444e      	add	r6, r9
 801b46a:	eba5 0509 	sub.w	r5, r5, r9
 801b46e:	6026      	str	r6, [r4, #0]
 801b470:	60a5      	str	r5, [r4, #8]
 801b472:	463e      	mov	r6, r7
 801b474:	42be      	cmp	r6, r7
 801b476:	d900      	bls.n	801b47a <__ssputs_r+0x72>
 801b478:	463e      	mov	r6, r7
 801b47a:	6820      	ldr	r0, [r4, #0]
 801b47c:	4632      	mov	r2, r6
 801b47e:	4641      	mov	r1, r8
 801b480:	f7fd fd25 	bl	8018ece <memmove>
 801b484:	68a3      	ldr	r3, [r4, #8]
 801b486:	1b9b      	subs	r3, r3, r6
 801b488:	60a3      	str	r3, [r4, #8]
 801b48a:	6823      	ldr	r3, [r4, #0]
 801b48c:	4433      	add	r3, r6
 801b48e:	6023      	str	r3, [r4, #0]
 801b490:	2000      	movs	r0, #0
 801b492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b496:	462a      	mov	r2, r5
 801b498:	f000 ff1f 	bl	801c2da <_realloc_r>
 801b49c:	4606      	mov	r6, r0
 801b49e:	2800      	cmp	r0, #0
 801b4a0:	d1e0      	bne.n	801b464 <__ssputs_r+0x5c>
 801b4a2:	6921      	ldr	r1, [r4, #16]
 801b4a4:	4650      	mov	r0, sl
 801b4a6:	f7fe fc4d 	bl	8019d44 <_free_r>
 801b4aa:	230c      	movs	r3, #12
 801b4ac:	f8ca 3000 	str.w	r3, [sl]
 801b4b0:	89a3      	ldrh	r3, [r4, #12]
 801b4b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b4b6:	81a3      	strh	r3, [r4, #12]
 801b4b8:	f04f 30ff 	mov.w	r0, #4294967295
 801b4bc:	e7e9      	b.n	801b492 <__ssputs_r+0x8a>
	...

0801b4c0 <_svfiprintf_r>:
 801b4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4c4:	4698      	mov	r8, r3
 801b4c6:	898b      	ldrh	r3, [r1, #12]
 801b4c8:	061b      	lsls	r3, r3, #24
 801b4ca:	b09d      	sub	sp, #116	@ 0x74
 801b4cc:	4607      	mov	r7, r0
 801b4ce:	460d      	mov	r5, r1
 801b4d0:	4614      	mov	r4, r2
 801b4d2:	d510      	bpl.n	801b4f6 <_svfiprintf_r+0x36>
 801b4d4:	690b      	ldr	r3, [r1, #16]
 801b4d6:	b973      	cbnz	r3, 801b4f6 <_svfiprintf_r+0x36>
 801b4d8:	2140      	movs	r1, #64	@ 0x40
 801b4da:	f7fe fca7 	bl	8019e2c <_malloc_r>
 801b4de:	6028      	str	r0, [r5, #0]
 801b4e0:	6128      	str	r0, [r5, #16]
 801b4e2:	b930      	cbnz	r0, 801b4f2 <_svfiprintf_r+0x32>
 801b4e4:	230c      	movs	r3, #12
 801b4e6:	603b      	str	r3, [r7, #0]
 801b4e8:	f04f 30ff 	mov.w	r0, #4294967295
 801b4ec:	b01d      	add	sp, #116	@ 0x74
 801b4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4f2:	2340      	movs	r3, #64	@ 0x40
 801b4f4:	616b      	str	r3, [r5, #20]
 801b4f6:	2300      	movs	r3, #0
 801b4f8:	9309      	str	r3, [sp, #36]	@ 0x24
 801b4fa:	2320      	movs	r3, #32
 801b4fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b500:	f8cd 800c 	str.w	r8, [sp, #12]
 801b504:	2330      	movs	r3, #48	@ 0x30
 801b506:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b6a4 <_svfiprintf_r+0x1e4>
 801b50a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b50e:	f04f 0901 	mov.w	r9, #1
 801b512:	4623      	mov	r3, r4
 801b514:	469a      	mov	sl, r3
 801b516:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b51a:	b10a      	cbz	r2, 801b520 <_svfiprintf_r+0x60>
 801b51c:	2a25      	cmp	r2, #37	@ 0x25
 801b51e:	d1f9      	bne.n	801b514 <_svfiprintf_r+0x54>
 801b520:	ebba 0b04 	subs.w	fp, sl, r4
 801b524:	d00b      	beq.n	801b53e <_svfiprintf_r+0x7e>
 801b526:	465b      	mov	r3, fp
 801b528:	4622      	mov	r2, r4
 801b52a:	4629      	mov	r1, r5
 801b52c:	4638      	mov	r0, r7
 801b52e:	f7ff ff6b 	bl	801b408 <__ssputs_r>
 801b532:	3001      	adds	r0, #1
 801b534:	f000 80a7 	beq.w	801b686 <_svfiprintf_r+0x1c6>
 801b538:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b53a:	445a      	add	r2, fp
 801b53c:	9209      	str	r2, [sp, #36]	@ 0x24
 801b53e:	f89a 3000 	ldrb.w	r3, [sl]
 801b542:	2b00      	cmp	r3, #0
 801b544:	f000 809f 	beq.w	801b686 <_svfiprintf_r+0x1c6>
 801b548:	2300      	movs	r3, #0
 801b54a:	f04f 32ff 	mov.w	r2, #4294967295
 801b54e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b552:	f10a 0a01 	add.w	sl, sl, #1
 801b556:	9304      	str	r3, [sp, #16]
 801b558:	9307      	str	r3, [sp, #28]
 801b55a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b55e:	931a      	str	r3, [sp, #104]	@ 0x68
 801b560:	4654      	mov	r4, sl
 801b562:	2205      	movs	r2, #5
 801b564:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b568:	484e      	ldr	r0, [pc, #312]	@ (801b6a4 <_svfiprintf_r+0x1e4>)
 801b56a:	f7e4 fe69 	bl	8000240 <memchr>
 801b56e:	9a04      	ldr	r2, [sp, #16]
 801b570:	b9d8      	cbnz	r0, 801b5aa <_svfiprintf_r+0xea>
 801b572:	06d0      	lsls	r0, r2, #27
 801b574:	bf44      	itt	mi
 801b576:	2320      	movmi	r3, #32
 801b578:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b57c:	0711      	lsls	r1, r2, #28
 801b57e:	bf44      	itt	mi
 801b580:	232b      	movmi	r3, #43	@ 0x2b
 801b582:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b586:	f89a 3000 	ldrb.w	r3, [sl]
 801b58a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b58c:	d015      	beq.n	801b5ba <_svfiprintf_r+0xfa>
 801b58e:	9a07      	ldr	r2, [sp, #28]
 801b590:	4654      	mov	r4, sl
 801b592:	2000      	movs	r0, #0
 801b594:	f04f 0c0a 	mov.w	ip, #10
 801b598:	4621      	mov	r1, r4
 801b59a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b59e:	3b30      	subs	r3, #48	@ 0x30
 801b5a0:	2b09      	cmp	r3, #9
 801b5a2:	d94b      	bls.n	801b63c <_svfiprintf_r+0x17c>
 801b5a4:	b1b0      	cbz	r0, 801b5d4 <_svfiprintf_r+0x114>
 801b5a6:	9207      	str	r2, [sp, #28]
 801b5a8:	e014      	b.n	801b5d4 <_svfiprintf_r+0x114>
 801b5aa:	eba0 0308 	sub.w	r3, r0, r8
 801b5ae:	fa09 f303 	lsl.w	r3, r9, r3
 801b5b2:	4313      	orrs	r3, r2
 801b5b4:	9304      	str	r3, [sp, #16]
 801b5b6:	46a2      	mov	sl, r4
 801b5b8:	e7d2      	b.n	801b560 <_svfiprintf_r+0xa0>
 801b5ba:	9b03      	ldr	r3, [sp, #12]
 801b5bc:	1d19      	adds	r1, r3, #4
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	9103      	str	r1, [sp, #12]
 801b5c2:	2b00      	cmp	r3, #0
 801b5c4:	bfbb      	ittet	lt
 801b5c6:	425b      	neglt	r3, r3
 801b5c8:	f042 0202 	orrlt.w	r2, r2, #2
 801b5cc:	9307      	strge	r3, [sp, #28]
 801b5ce:	9307      	strlt	r3, [sp, #28]
 801b5d0:	bfb8      	it	lt
 801b5d2:	9204      	strlt	r2, [sp, #16]
 801b5d4:	7823      	ldrb	r3, [r4, #0]
 801b5d6:	2b2e      	cmp	r3, #46	@ 0x2e
 801b5d8:	d10a      	bne.n	801b5f0 <_svfiprintf_r+0x130>
 801b5da:	7863      	ldrb	r3, [r4, #1]
 801b5dc:	2b2a      	cmp	r3, #42	@ 0x2a
 801b5de:	d132      	bne.n	801b646 <_svfiprintf_r+0x186>
 801b5e0:	9b03      	ldr	r3, [sp, #12]
 801b5e2:	1d1a      	adds	r2, r3, #4
 801b5e4:	681b      	ldr	r3, [r3, #0]
 801b5e6:	9203      	str	r2, [sp, #12]
 801b5e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b5ec:	3402      	adds	r4, #2
 801b5ee:	9305      	str	r3, [sp, #20]
 801b5f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b6b4 <_svfiprintf_r+0x1f4>
 801b5f4:	7821      	ldrb	r1, [r4, #0]
 801b5f6:	2203      	movs	r2, #3
 801b5f8:	4650      	mov	r0, sl
 801b5fa:	f7e4 fe21 	bl	8000240 <memchr>
 801b5fe:	b138      	cbz	r0, 801b610 <_svfiprintf_r+0x150>
 801b600:	9b04      	ldr	r3, [sp, #16]
 801b602:	eba0 000a 	sub.w	r0, r0, sl
 801b606:	2240      	movs	r2, #64	@ 0x40
 801b608:	4082      	lsls	r2, r0
 801b60a:	4313      	orrs	r3, r2
 801b60c:	3401      	adds	r4, #1
 801b60e:	9304      	str	r3, [sp, #16]
 801b610:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b614:	4824      	ldr	r0, [pc, #144]	@ (801b6a8 <_svfiprintf_r+0x1e8>)
 801b616:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b61a:	2206      	movs	r2, #6
 801b61c:	f7e4 fe10 	bl	8000240 <memchr>
 801b620:	2800      	cmp	r0, #0
 801b622:	d036      	beq.n	801b692 <_svfiprintf_r+0x1d2>
 801b624:	4b21      	ldr	r3, [pc, #132]	@ (801b6ac <_svfiprintf_r+0x1ec>)
 801b626:	bb1b      	cbnz	r3, 801b670 <_svfiprintf_r+0x1b0>
 801b628:	9b03      	ldr	r3, [sp, #12]
 801b62a:	3307      	adds	r3, #7
 801b62c:	f023 0307 	bic.w	r3, r3, #7
 801b630:	3308      	adds	r3, #8
 801b632:	9303      	str	r3, [sp, #12]
 801b634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b636:	4433      	add	r3, r6
 801b638:	9309      	str	r3, [sp, #36]	@ 0x24
 801b63a:	e76a      	b.n	801b512 <_svfiprintf_r+0x52>
 801b63c:	fb0c 3202 	mla	r2, ip, r2, r3
 801b640:	460c      	mov	r4, r1
 801b642:	2001      	movs	r0, #1
 801b644:	e7a8      	b.n	801b598 <_svfiprintf_r+0xd8>
 801b646:	2300      	movs	r3, #0
 801b648:	3401      	adds	r4, #1
 801b64a:	9305      	str	r3, [sp, #20]
 801b64c:	4619      	mov	r1, r3
 801b64e:	f04f 0c0a 	mov.w	ip, #10
 801b652:	4620      	mov	r0, r4
 801b654:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b658:	3a30      	subs	r2, #48	@ 0x30
 801b65a:	2a09      	cmp	r2, #9
 801b65c:	d903      	bls.n	801b666 <_svfiprintf_r+0x1a6>
 801b65e:	2b00      	cmp	r3, #0
 801b660:	d0c6      	beq.n	801b5f0 <_svfiprintf_r+0x130>
 801b662:	9105      	str	r1, [sp, #20]
 801b664:	e7c4      	b.n	801b5f0 <_svfiprintf_r+0x130>
 801b666:	fb0c 2101 	mla	r1, ip, r1, r2
 801b66a:	4604      	mov	r4, r0
 801b66c:	2301      	movs	r3, #1
 801b66e:	e7f0      	b.n	801b652 <_svfiprintf_r+0x192>
 801b670:	ab03      	add	r3, sp, #12
 801b672:	9300      	str	r3, [sp, #0]
 801b674:	462a      	mov	r2, r5
 801b676:	4b0e      	ldr	r3, [pc, #56]	@ (801b6b0 <_svfiprintf_r+0x1f0>)
 801b678:	a904      	add	r1, sp, #16
 801b67a:	4638      	mov	r0, r7
 801b67c:	f7fc fcfc 	bl	8018078 <_printf_float>
 801b680:	1c42      	adds	r2, r0, #1
 801b682:	4606      	mov	r6, r0
 801b684:	d1d6      	bne.n	801b634 <_svfiprintf_r+0x174>
 801b686:	89ab      	ldrh	r3, [r5, #12]
 801b688:	065b      	lsls	r3, r3, #25
 801b68a:	f53f af2d 	bmi.w	801b4e8 <_svfiprintf_r+0x28>
 801b68e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b690:	e72c      	b.n	801b4ec <_svfiprintf_r+0x2c>
 801b692:	ab03      	add	r3, sp, #12
 801b694:	9300      	str	r3, [sp, #0]
 801b696:	462a      	mov	r2, r5
 801b698:	4b05      	ldr	r3, [pc, #20]	@ (801b6b0 <_svfiprintf_r+0x1f0>)
 801b69a:	a904      	add	r1, sp, #16
 801b69c:	4638      	mov	r0, r7
 801b69e:	f7fc ff73 	bl	8018588 <_printf_i>
 801b6a2:	e7ed      	b.n	801b680 <_svfiprintf_r+0x1c0>
 801b6a4:	0801f931 	.word	0x0801f931
 801b6a8:	0801f93b 	.word	0x0801f93b
 801b6ac:	08018079 	.word	0x08018079
 801b6b0:	0801b409 	.word	0x0801b409
 801b6b4:	0801f937 	.word	0x0801f937

0801b6b8 <__sfputc_r>:
 801b6b8:	6893      	ldr	r3, [r2, #8]
 801b6ba:	3b01      	subs	r3, #1
 801b6bc:	2b00      	cmp	r3, #0
 801b6be:	b410      	push	{r4}
 801b6c0:	6093      	str	r3, [r2, #8]
 801b6c2:	da08      	bge.n	801b6d6 <__sfputc_r+0x1e>
 801b6c4:	6994      	ldr	r4, [r2, #24]
 801b6c6:	42a3      	cmp	r3, r4
 801b6c8:	db01      	blt.n	801b6ce <__sfputc_r+0x16>
 801b6ca:	290a      	cmp	r1, #10
 801b6cc:	d103      	bne.n	801b6d6 <__sfputc_r+0x1e>
 801b6ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b6d2:	f000 b9f1 	b.w	801bab8 <__swbuf_r>
 801b6d6:	6813      	ldr	r3, [r2, #0]
 801b6d8:	1c58      	adds	r0, r3, #1
 801b6da:	6010      	str	r0, [r2, #0]
 801b6dc:	7019      	strb	r1, [r3, #0]
 801b6de:	4608      	mov	r0, r1
 801b6e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b6e4:	4770      	bx	lr

0801b6e6 <__sfputs_r>:
 801b6e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b6e8:	4606      	mov	r6, r0
 801b6ea:	460f      	mov	r7, r1
 801b6ec:	4614      	mov	r4, r2
 801b6ee:	18d5      	adds	r5, r2, r3
 801b6f0:	42ac      	cmp	r4, r5
 801b6f2:	d101      	bne.n	801b6f8 <__sfputs_r+0x12>
 801b6f4:	2000      	movs	r0, #0
 801b6f6:	e007      	b.n	801b708 <__sfputs_r+0x22>
 801b6f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6fc:	463a      	mov	r2, r7
 801b6fe:	4630      	mov	r0, r6
 801b700:	f7ff ffda 	bl	801b6b8 <__sfputc_r>
 801b704:	1c43      	adds	r3, r0, #1
 801b706:	d1f3      	bne.n	801b6f0 <__sfputs_r+0xa>
 801b708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b70c <_vfiprintf_r>:
 801b70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b710:	460d      	mov	r5, r1
 801b712:	b09d      	sub	sp, #116	@ 0x74
 801b714:	4614      	mov	r4, r2
 801b716:	4698      	mov	r8, r3
 801b718:	4606      	mov	r6, r0
 801b71a:	b118      	cbz	r0, 801b724 <_vfiprintf_r+0x18>
 801b71c:	6a03      	ldr	r3, [r0, #32]
 801b71e:	b90b      	cbnz	r3, 801b724 <_vfiprintf_r+0x18>
 801b720:	f7fd fae2 	bl	8018ce8 <__sinit>
 801b724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b726:	07d9      	lsls	r1, r3, #31
 801b728:	d405      	bmi.n	801b736 <_vfiprintf_r+0x2a>
 801b72a:	89ab      	ldrh	r3, [r5, #12]
 801b72c:	059a      	lsls	r2, r3, #22
 801b72e:	d402      	bmi.n	801b736 <_vfiprintf_r+0x2a>
 801b730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b732:	f7fd fcea 	bl	801910a <__retarget_lock_acquire_recursive>
 801b736:	89ab      	ldrh	r3, [r5, #12]
 801b738:	071b      	lsls	r3, r3, #28
 801b73a:	d501      	bpl.n	801b740 <_vfiprintf_r+0x34>
 801b73c:	692b      	ldr	r3, [r5, #16]
 801b73e:	b99b      	cbnz	r3, 801b768 <_vfiprintf_r+0x5c>
 801b740:	4629      	mov	r1, r5
 801b742:	4630      	mov	r0, r6
 801b744:	f000 f9f6 	bl	801bb34 <__swsetup_r>
 801b748:	b170      	cbz	r0, 801b768 <_vfiprintf_r+0x5c>
 801b74a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b74c:	07dc      	lsls	r4, r3, #31
 801b74e:	d504      	bpl.n	801b75a <_vfiprintf_r+0x4e>
 801b750:	f04f 30ff 	mov.w	r0, #4294967295
 801b754:	b01d      	add	sp, #116	@ 0x74
 801b756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b75a:	89ab      	ldrh	r3, [r5, #12]
 801b75c:	0598      	lsls	r0, r3, #22
 801b75e:	d4f7      	bmi.n	801b750 <_vfiprintf_r+0x44>
 801b760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b762:	f7fd fcd3 	bl	801910c <__retarget_lock_release_recursive>
 801b766:	e7f3      	b.n	801b750 <_vfiprintf_r+0x44>
 801b768:	2300      	movs	r3, #0
 801b76a:	9309      	str	r3, [sp, #36]	@ 0x24
 801b76c:	2320      	movs	r3, #32
 801b76e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b772:	f8cd 800c 	str.w	r8, [sp, #12]
 801b776:	2330      	movs	r3, #48	@ 0x30
 801b778:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b928 <_vfiprintf_r+0x21c>
 801b77c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b780:	f04f 0901 	mov.w	r9, #1
 801b784:	4623      	mov	r3, r4
 801b786:	469a      	mov	sl, r3
 801b788:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b78c:	b10a      	cbz	r2, 801b792 <_vfiprintf_r+0x86>
 801b78e:	2a25      	cmp	r2, #37	@ 0x25
 801b790:	d1f9      	bne.n	801b786 <_vfiprintf_r+0x7a>
 801b792:	ebba 0b04 	subs.w	fp, sl, r4
 801b796:	d00b      	beq.n	801b7b0 <_vfiprintf_r+0xa4>
 801b798:	465b      	mov	r3, fp
 801b79a:	4622      	mov	r2, r4
 801b79c:	4629      	mov	r1, r5
 801b79e:	4630      	mov	r0, r6
 801b7a0:	f7ff ffa1 	bl	801b6e6 <__sfputs_r>
 801b7a4:	3001      	adds	r0, #1
 801b7a6:	f000 80a7 	beq.w	801b8f8 <_vfiprintf_r+0x1ec>
 801b7aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b7ac:	445a      	add	r2, fp
 801b7ae:	9209      	str	r2, [sp, #36]	@ 0x24
 801b7b0:	f89a 3000 	ldrb.w	r3, [sl]
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	f000 809f 	beq.w	801b8f8 <_vfiprintf_r+0x1ec>
 801b7ba:	2300      	movs	r3, #0
 801b7bc:	f04f 32ff 	mov.w	r2, #4294967295
 801b7c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b7c4:	f10a 0a01 	add.w	sl, sl, #1
 801b7c8:	9304      	str	r3, [sp, #16]
 801b7ca:	9307      	str	r3, [sp, #28]
 801b7cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b7d0:	931a      	str	r3, [sp, #104]	@ 0x68
 801b7d2:	4654      	mov	r4, sl
 801b7d4:	2205      	movs	r2, #5
 801b7d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b7da:	4853      	ldr	r0, [pc, #332]	@ (801b928 <_vfiprintf_r+0x21c>)
 801b7dc:	f7e4 fd30 	bl	8000240 <memchr>
 801b7e0:	9a04      	ldr	r2, [sp, #16]
 801b7e2:	b9d8      	cbnz	r0, 801b81c <_vfiprintf_r+0x110>
 801b7e4:	06d1      	lsls	r1, r2, #27
 801b7e6:	bf44      	itt	mi
 801b7e8:	2320      	movmi	r3, #32
 801b7ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b7ee:	0713      	lsls	r3, r2, #28
 801b7f0:	bf44      	itt	mi
 801b7f2:	232b      	movmi	r3, #43	@ 0x2b
 801b7f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b7f8:	f89a 3000 	ldrb.w	r3, [sl]
 801b7fc:	2b2a      	cmp	r3, #42	@ 0x2a
 801b7fe:	d015      	beq.n	801b82c <_vfiprintf_r+0x120>
 801b800:	9a07      	ldr	r2, [sp, #28]
 801b802:	4654      	mov	r4, sl
 801b804:	2000      	movs	r0, #0
 801b806:	f04f 0c0a 	mov.w	ip, #10
 801b80a:	4621      	mov	r1, r4
 801b80c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b810:	3b30      	subs	r3, #48	@ 0x30
 801b812:	2b09      	cmp	r3, #9
 801b814:	d94b      	bls.n	801b8ae <_vfiprintf_r+0x1a2>
 801b816:	b1b0      	cbz	r0, 801b846 <_vfiprintf_r+0x13a>
 801b818:	9207      	str	r2, [sp, #28]
 801b81a:	e014      	b.n	801b846 <_vfiprintf_r+0x13a>
 801b81c:	eba0 0308 	sub.w	r3, r0, r8
 801b820:	fa09 f303 	lsl.w	r3, r9, r3
 801b824:	4313      	orrs	r3, r2
 801b826:	9304      	str	r3, [sp, #16]
 801b828:	46a2      	mov	sl, r4
 801b82a:	e7d2      	b.n	801b7d2 <_vfiprintf_r+0xc6>
 801b82c:	9b03      	ldr	r3, [sp, #12]
 801b82e:	1d19      	adds	r1, r3, #4
 801b830:	681b      	ldr	r3, [r3, #0]
 801b832:	9103      	str	r1, [sp, #12]
 801b834:	2b00      	cmp	r3, #0
 801b836:	bfbb      	ittet	lt
 801b838:	425b      	neglt	r3, r3
 801b83a:	f042 0202 	orrlt.w	r2, r2, #2
 801b83e:	9307      	strge	r3, [sp, #28]
 801b840:	9307      	strlt	r3, [sp, #28]
 801b842:	bfb8      	it	lt
 801b844:	9204      	strlt	r2, [sp, #16]
 801b846:	7823      	ldrb	r3, [r4, #0]
 801b848:	2b2e      	cmp	r3, #46	@ 0x2e
 801b84a:	d10a      	bne.n	801b862 <_vfiprintf_r+0x156>
 801b84c:	7863      	ldrb	r3, [r4, #1]
 801b84e:	2b2a      	cmp	r3, #42	@ 0x2a
 801b850:	d132      	bne.n	801b8b8 <_vfiprintf_r+0x1ac>
 801b852:	9b03      	ldr	r3, [sp, #12]
 801b854:	1d1a      	adds	r2, r3, #4
 801b856:	681b      	ldr	r3, [r3, #0]
 801b858:	9203      	str	r2, [sp, #12]
 801b85a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b85e:	3402      	adds	r4, #2
 801b860:	9305      	str	r3, [sp, #20]
 801b862:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b938 <_vfiprintf_r+0x22c>
 801b866:	7821      	ldrb	r1, [r4, #0]
 801b868:	2203      	movs	r2, #3
 801b86a:	4650      	mov	r0, sl
 801b86c:	f7e4 fce8 	bl	8000240 <memchr>
 801b870:	b138      	cbz	r0, 801b882 <_vfiprintf_r+0x176>
 801b872:	9b04      	ldr	r3, [sp, #16]
 801b874:	eba0 000a 	sub.w	r0, r0, sl
 801b878:	2240      	movs	r2, #64	@ 0x40
 801b87a:	4082      	lsls	r2, r0
 801b87c:	4313      	orrs	r3, r2
 801b87e:	3401      	adds	r4, #1
 801b880:	9304      	str	r3, [sp, #16]
 801b882:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b886:	4829      	ldr	r0, [pc, #164]	@ (801b92c <_vfiprintf_r+0x220>)
 801b888:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b88c:	2206      	movs	r2, #6
 801b88e:	f7e4 fcd7 	bl	8000240 <memchr>
 801b892:	2800      	cmp	r0, #0
 801b894:	d03f      	beq.n	801b916 <_vfiprintf_r+0x20a>
 801b896:	4b26      	ldr	r3, [pc, #152]	@ (801b930 <_vfiprintf_r+0x224>)
 801b898:	bb1b      	cbnz	r3, 801b8e2 <_vfiprintf_r+0x1d6>
 801b89a:	9b03      	ldr	r3, [sp, #12]
 801b89c:	3307      	adds	r3, #7
 801b89e:	f023 0307 	bic.w	r3, r3, #7
 801b8a2:	3308      	adds	r3, #8
 801b8a4:	9303      	str	r3, [sp, #12]
 801b8a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8a8:	443b      	add	r3, r7
 801b8aa:	9309      	str	r3, [sp, #36]	@ 0x24
 801b8ac:	e76a      	b.n	801b784 <_vfiprintf_r+0x78>
 801b8ae:	fb0c 3202 	mla	r2, ip, r2, r3
 801b8b2:	460c      	mov	r4, r1
 801b8b4:	2001      	movs	r0, #1
 801b8b6:	e7a8      	b.n	801b80a <_vfiprintf_r+0xfe>
 801b8b8:	2300      	movs	r3, #0
 801b8ba:	3401      	adds	r4, #1
 801b8bc:	9305      	str	r3, [sp, #20]
 801b8be:	4619      	mov	r1, r3
 801b8c0:	f04f 0c0a 	mov.w	ip, #10
 801b8c4:	4620      	mov	r0, r4
 801b8c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b8ca:	3a30      	subs	r2, #48	@ 0x30
 801b8cc:	2a09      	cmp	r2, #9
 801b8ce:	d903      	bls.n	801b8d8 <_vfiprintf_r+0x1cc>
 801b8d0:	2b00      	cmp	r3, #0
 801b8d2:	d0c6      	beq.n	801b862 <_vfiprintf_r+0x156>
 801b8d4:	9105      	str	r1, [sp, #20]
 801b8d6:	e7c4      	b.n	801b862 <_vfiprintf_r+0x156>
 801b8d8:	fb0c 2101 	mla	r1, ip, r1, r2
 801b8dc:	4604      	mov	r4, r0
 801b8de:	2301      	movs	r3, #1
 801b8e0:	e7f0      	b.n	801b8c4 <_vfiprintf_r+0x1b8>
 801b8e2:	ab03      	add	r3, sp, #12
 801b8e4:	9300      	str	r3, [sp, #0]
 801b8e6:	462a      	mov	r2, r5
 801b8e8:	4b12      	ldr	r3, [pc, #72]	@ (801b934 <_vfiprintf_r+0x228>)
 801b8ea:	a904      	add	r1, sp, #16
 801b8ec:	4630      	mov	r0, r6
 801b8ee:	f7fc fbc3 	bl	8018078 <_printf_float>
 801b8f2:	4607      	mov	r7, r0
 801b8f4:	1c78      	adds	r0, r7, #1
 801b8f6:	d1d6      	bne.n	801b8a6 <_vfiprintf_r+0x19a>
 801b8f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b8fa:	07d9      	lsls	r1, r3, #31
 801b8fc:	d405      	bmi.n	801b90a <_vfiprintf_r+0x1fe>
 801b8fe:	89ab      	ldrh	r3, [r5, #12]
 801b900:	059a      	lsls	r2, r3, #22
 801b902:	d402      	bmi.n	801b90a <_vfiprintf_r+0x1fe>
 801b904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b906:	f7fd fc01 	bl	801910c <__retarget_lock_release_recursive>
 801b90a:	89ab      	ldrh	r3, [r5, #12]
 801b90c:	065b      	lsls	r3, r3, #25
 801b90e:	f53f af1f 	bmi.w	801b750 <_vfiprintf_r+0x44>
 801b912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b914:	e71e      	b.n	801b754 <_vfiprintf_r+0x48>
 801b916:	ab03      	add	r3, sp, #12
 801b918:	9300      	str	r3, [sp, #0]
 801b91a:	462a      	mov	r2, r5
 801b91c:	4b05      	ldr	r3, [pc, #20]	@ (801b934 <_vfiprintf_r+0x228>)
 801b91e:	a904      	add	r1, sp, #16
 801b920:	4630      	mov	r0, r6
 801b922:	f7fc fe31 	bl	8018588 <_printf_i>
 801b926:	e7e4      	b.n	801b8f2 <_vfiprintf_r+0x1e6>
 801b928:	0801f931 	.word	0x0801f931
 801b92c:	0801f93b 	.word	0x0801f93b
 801b930:	08018079 	.word	0x08018079
 801b934:	0801b6e7 	.word	0x0801b6e7
 801b938:	0801f937 	.word	0x0801f937

0801b93c <__sflush_r>:
 801b93c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b944:	0716      	lsls	r6, r2, #28
 801b946:	4605      	mov	r5, r0
 801b948:	460c      	mov	r4, r1
 801b94a:	d454      	bmi.n	801b9f6 <__sflush_r+0xba>
 801b94c:	684b      	ldr	r3, [r1, #4]
 801b94e:	2b00      	cmp	r3, #0
 801b950:	dc02      	bgt.n	801b958 <__sflush_r+0x1c>
 801b952:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b954:	2b00      	cmp	r3, #0
 801b956:	dd48      	ble.n	801b9ea <__sflush_r+0xae>
 801b958:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b95a:	2e00      	cmp	r6, #0
 801b95c:	d045      	beq.n	801b9ea <__sflush_r+0xae>
 801b95e:	2300      	movs	r3, #0
 801b960:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b964:	682f      	ldr	r7, [r5, #0]
 801b966:	6a21      	ldr	r1, [r4, #32]
 801b968:	602b      	str	r3, [r5, #0]
 801b96a:	d030      	beq.n	801b9ce <__sflush_r+0x92>
 801b96c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b96e:	89a3      	ldrh	r3, [r4, #12]
 801b970:	0759      	lsls	r1, r3, #29
 801b972:	d505      	bpl.n	801b980 <__sflush_r+0x44>
 801b974:	6863      	ldr	r3, [r4, #4]
 801b976:	1ad2      	subs	r2, r2, r3
 801b978:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b97a:	b10b      	cbz	r3, 801b980 <__sflush_r+0x44>
 801b97c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b97e:	1ad2      	subs	r2, r2, r3
 801b980:	2300      	movs	r3, #0
 801b982:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b984:	6a21      	ldr	r1, [r4, #32]
 801b986:	4628      	mov	r0, r5
 801b988:	47b0      	blx	r6
 801b98a:	1c43      	adds	r3, r0, #1
 801b98c:	89a3      	ldrh	r3, [r4, #12]
 801b98e:	d106      	bne.n	801b99e <__sflush_r+0x62>
 801b990:	6829      	ldr	r1, [r5, #0]
 801b992:	291d      	cmp	r1, #29
 801b994:	d82b      	bhi.n	801b9ee <__sflush_r+0xb2>
 801b996:	4a2a      	ldr	r2, [pc, #168]	@ (801ba40 <__sflush_r+0x104>)
 801b998:	40ca      	lsrs	r2, r1
 801b99a:	07d6      	lsls	r6, r2, #31
 801b99c:	d527      	bpl.n	801b9ee <__sflush_r+0xb2>
 801b99e:	2200      	movs	r2, #0
 801b9a0:	6062      	str	r2, [r4, #4]
 801b9a2:	04d9      	lsls	r1, r3, #19
 801b9a4:	6922      	ldr	r2, [r4, #16]
 801b9a6:	6022      	str	r2, [r4, #0]
 801b9a8:	d504      	bpl.n	801b9b4 <__sflush_r+0x78>
 801b9aa:	1c42      	adds	r2, r0, #1
 801b9ac:	d101      	bne.n	801b9b2 <__sflush_r+0x76>
 801b9ae:	682b      	ldr	r3, [r5, #0]
 801b9b0:	b903      	cbnz	r3, 801b9b4 <__sflush_r+0x78>
 801b9b2:	6560      	str	r0, [r4, #84]	@ 0x54
 801b9b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b9b6:	602f      	str	r7, [r5, #0]
 801b9b8:	b1b9      	cbz	r1, 801b9ea <__sflush_r+0xae>
 801b9ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b9be:	4299      	cmp	r1, r3
 801b9c0:	d002      	beq.n	801b9c8 <__sflush_r+0x8c>
 801b9c2:	4628      	mov	r0, r5
 801b9c4:	f7fe f9be 	bl	8019d44 <_free_r>
 801b9c8:	2300      	movs	r3, #0
 801b9ca:	6363      	str	r3, [r4, #52]	@ 0x34
 801b9cc:	e00d      	b.n	801b9ea <__sflush_r+0xae>
 801b9ce:	2301      	movs	r3, #1
 801b9d0:	4628      	mov	r0, r5
 801b9d2:	47b0      	blx	r6
 801b9d4:	4602      	mov	r2, r0
 801b9d6:	1c50      	adds	r0, r2, #1
 801b9d8:	d1c9      	bne.n	801b96e <__sflush_r+0x32>
 801b9da:	682b      	ldr	r3, [r5, #0]
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	d0c6      	beq.n	801b96e <__sflush_r+0x32>
 801b9e0:	2b1d      	cmp	r3, #29
 801b9e2:	d001      	beq.n	801b9e8 <__sflush_r+0xac>
 801b9e4:	2b16      	cmp	r3, #22
 801b9e6:	d11e      	bne.n	801ba26 <__sflush_r+0xea>
 801b9e8:	602f      	str	r7, [r5, #0]
 801b9ea:	2000      	movs	r0, #0
 801b9ec:	e022      	b.n	801ba34 <__sflush_r+0xf8>
 801b9ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b9f2:	b21b      	sxth	r3, r3
 801b9f4:	e01b      	b.n	801ba2e <__sflush_r+0xf2>
 801b9f6:	690f      	ldr	r7, [r1, #16]
 801b9f8:	2f00      	cmp	r7, #0
 801b9fa:	d0f6      	beq.n	801b9ea <__sflush_r+0xae>
 801b9fc:	0793      	lsls	r3, r2, #30
 801b9fe:	680e      	ldr	r6, [r1, #0]
 801ba00:	bf08      	it	eq
 801ba02:	694b      	ldreq	r3, [r1, #20]
 801ba04:	600f      	str	r7, [r1, #0]
 801ba06:	bf18      	it	ne
 801ba08:	2300      	movne	r3, #0
 801ba0a:	eba6 0807 	sub.w	r8, r6, r7
 801ba0e:	608b      	str	r3, [r1, #8]
 801ba10:	f1b8 0f00 	cmp.w	r8, #0
 801ba14:	dde9      	ble.n	801b9ea <__sflush_r+0xae>
 801ba16:	6a21      	ldr	r1, [r4, #32]
 801ba18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ba1a:	4643      	mov	r3, r8
 801ba1c:	463a      	mov	r2, r7
 801ba1e:	4628      	mov	r0, r5
 801ba20:	47b0      	blx	r6
 801ba22:	2800      	cmp	r0, #0
 801ba24:	dc08      	bgt.n	801ba38 <__sflush_r+0xfc>
 801ba26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ba2e:	81a3      	strh	r3, [r4, #12]
 801ba30:	f04f 30ff 	mov.w	r0, #4294967295
 801ba34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ba38:	4407      	add	r7, r0
 801ba3a:	eba8 0800 	sub.w	r8, r8, r0
 801ba3e:	e7e7      	b.n	801ba10 <__sflush_r+0xd4>
 801ba40:	20400001 	.word	0x20400001

0801ba44 <_fflush_r>:
 801ba44:	b538      	push	{r3, r4, r5, lr}
 801ba46:	690b      	ldr	r3, [r1, #16]
 801ba48:	4605      	mov	r5, r0
 801ba4a:	460c      	mov	r4, r1
 801ba4c:	b913      	cbnz	r3, 801ba54 <_fflush_r+0x10>
 801ba4e:	2500      	movs	r5, #0
 801ba50:	4628      	mov	r0, r5
 801ba52:	bd38      	pop	{r3, r4, r5, pc}
 801ba54:	b118      	cbz	r0, 801ba5e <_fflush_r+0x1a>
 801ba56:	6a03      	ldr	r3, [r0, #32]
 801ba58:	b90b      	cbnz	r3, 801ba5e <_fflush_r+0x1a>
 801ba5a:	f7fd f945 	bl	8018ce8 <__sinit>
 801ba5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba62:	2b00      	cmp	r3, #0
 801ba64:	d0f3      	beq.n	801ba4e <_fflush_r+0xa>
 801ba66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801ba68:	07d0      	lsls	r0, r2, #31
 801ba6a:	d404      	bmi.n	801ba76 <_fflush_r+0x32>
 801ba6c:	0599      	lsls	r1, r3, #22
 801ba6e:	d402      	bmi.n	801ba76 <_fflush_r+0x32>
 801ba70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ba72:	f7fd fb4a 	bl	801910a <__retarget_lock_acquire_recursive>
 801ba76:	4628      	mov	r0, r5
 801ba78:	4621      	mov	r1, r4
 801ba7a:	f7ff ff5f 	bl	801b93c <__sflush_r>
 801ba7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ba80:	07da      	lsls	r2, r3, #31
 801ba82:	4605      	mov	r5, r0
 801ba84:	d4e4      	bmi.n	801ba50 <_fflush_r+0xc>
 801ba86:	89a3      	ldrh	r3, [r4, #12]
 801ba88:	059b      	lsls	r3, r3, #22
 801ba8a:	d4e1      	bmi.n	801ba50 <_fflush_r+0xc>
 801ba8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ba8e:	f7fd fb3d 	bl	801910c <__retarget_lock_release_recursive>
 801ba92:	e7dd      	b.n	801ba50 <_fflush_r+0xc>

0801ba94 <fiprintf>:
 801ba94:	b40e      	push	{r1, r2, r3}
 801ba96:	b503      	push	{r0, r1, lr}
 801ba98:	4601      	mov	r1, r0
 801ba9a:	ab03      	add	r3, sp, #12
 801ba9c:	4805      	ldr	r0, [pc, #20]	@ (801bab4 <fiprintf+0x20>)
 801ba9e:	f853 2b04 	ldr.w	r2, [r3], #4
 801baa2:	6800      	ldr	r0, [r0, #0]
 801baa4:	9301      	str	r3, [sp, #4]
 801baa6:	f7ff fe31 	bl	801b70c <_vfiprintf_r>
 801baaa:	b002      	add	sp, #8
 801baac:	f85d eb04 	ldr.w	lr, [sp], #4
 801bab0:	b003      	add	sp, #12
 801bab2:	4770      	bx	lr
 801bab4:	2000003c 	.word	0x2000003c

0801bab8 <__swbuf_r>:
 801bab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801baba:	460e      	mov	r6, r1
 801babc:	4614      	mov	r4, r2
 801babe:	4605      	mov	r5, r0
 801bac0:	b118      	cbz	r0, 801baca <__swbuf_r+0x12>
 801bac2:	6a03      	ldr	r3, [r0, #32]
 801bac4:	b90b      	cbnz	r3, 801baca <__swbuf_r+0x12>
 801bac6:	f7fd f90f 	bl	8018ce8 <__sinit>
 801baca:	69a3      	ldr	r3, [r4, #24]
 801bacc:	60a3      	str	r3, [r4, #8]
 801bace:	89a3      	ldrh	r3, [r4, #12]
 801bad0:	071a      	lsls	r2, r3, #28
 801bad2:	d501      	bpl.n	801bad8 <__swbuf_r+0x20>
 801bad4:	6923      	ldr	r3, [r4, #16]
 801bad6:	b943      	cbnz	r3, 801baea <__swbuf_r+0x32>
 801bad8:	4621      	mov	r1, r4
 801bada:	4628      	mov	r0, r5
 801badc:	f000 f82a 	bl	801bb34 <__swsetup_r>
 801bae0:	b118      	cbz	r0, 801baea <__swbuf_r+0x32>
 801bae2:	f04f 37ff 	mov.w	r7, #4294967295
 801bae6:	4638      	mov	r0, r7
 801bae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801baea:	6823      	ldr	r3, [r4, #0]
 801baec:	6922      	ldr	r2, [r4, #16]
 801baee:	1a98      	subs	r0, r3, r2
 801baf0:	6963      	ldr	r3, [r4, #20]
 801baf2:	b2f6      	uxtb	r6, r6
 801baf4:	4283      	cmp	r3, r0
 801baf6:	4637      	mov	r7, r6
 801baf8:	dc05      	bgt.n	801bb06 <__swbuf_r+0x4e>
 801bafa:	4621      	mov	r1, r4
 801bafc:	4628      	mov	r0, r5
 801bafe:	f7ff ffa1 	bl	801ba44 <_fflush_r>
 801bb02:	2800      	cmp	r0, #0
 801bb04:	d1ed      	bne.n	801bae2 <__swbuf_r+0x2a>
 801bb06:	68a3      	ldr	r3, [r4, #8]
 801bb08:	3b01      	subs	r3, #1
 801bb0a:	60a3      	str	r3, [r4, #8]
 801bb0c:	6823      	ldr	r3, [r4, #0]
 801bb0e:	1c5a      	adds	r2, r3, #1
 801bb10:	6022      	str	r2, [r4, #0]
 801bb12:	701e      	strb	r6, [r3, #0]
 801bb14:	6962      	ldr	r2, [r4, #20]
 801bb16:	1c43      	adds	r3, r0, #1
 801bb18:	429a      	cmp	r2, r3
 801bb1a:	d004      	beq.n	801bb26 <__swbuf_r+0x6e>
 801bb1c:	89a3      	ldrh	r3, [r4, #12]
 801bb1e:	07db      	lsls	r3, r3, #31
 801bb20:	d5e1      	bpl.n	801bae6 <__swbuf_r+0x2e>
 801bb22:	2e0a      	cmp	r6, #10
 801bb24:	d1df      	bne.n	801bae6 <__swbuf_r+0x2e>
 801bb26:	4621      	mov	r1, r4
 801bb28:	4628      	mov	r0, r5
 801bb2a:	f7ff ff8b 	bl	801ba44 <_fflush_r>
 801bb2e:	2800      	cmp	r0, #0
 801bb30:	d0d9      	beq.n	801bae6 <__swbuf_r+0x2e>
 801bb32:	e7d6      	b.n	801bae2 <__swbuf_r+0x2a>

0801bb34 <__swsetup_r>:
 801bb34:	b538      	push	{r3, r4, r5, lr}
 801bb36:	4b29      	ldr	r3, [pc, #164]	@ (801bbdc <__swsetup_r+0xa8>)
 801bb38:	4605      	mov	r5, r0
 801bb3a:	6818      	ldr	r0, [r3, #0]
 801bb3c:	460c      	mov	r4, r1
 801bb3e:	b118      	cbz	r0, 801bb48 <__swsetup_r+0x14>
 801bb40:	6a03      	ldr	r3, [r0, #32]
 801bb42:	b90b      	cbnz	r3, 801bb48 <__swsetup_r+0x14>
 801bb44:	f7fd f8d0 	bl	8018ce8 <__sinit>
 801bb48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb4c:	0719      	lsls	r1, r3, #28
 801bb4e:	d422      	bmi.n	801bb96 <__swsetup_r+0x62>
 801bb50:	06da      	lsls	r2, r3, #27
 801bb52:	d407      	bmi.n	801bb64 <__swsetup_r+0x30>
 801bb54:	2209      	movs	r2, #9
 801bb56:	602a      	str	r2, [r5, #0]
 801bb58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bb5c:	81a3      	strh	r3, [r4, #12]
 801bb5e:	f04f 30ff 	mov.w	r0, #4294967295
 801bb62:	e033      	b.n	801bbcc <__swsetup_r+0x98>
 801bb64:	0758      	lsls	r0, r3, #29
 801bb66:	d512      	bpl.n	801bb8e <__swsetup_r+0x5a>
 801bb68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bb6a:	b141      	cbz	r1, 801bb7e <__swsetup_r+0x4a>
 801bb6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bb70:	4299      	cmp	r1, r3
 801bb72:	d002      	beq.n	801bb7a <__swsetup_r+0x46>
 801bb74:	4628      	mov	r0, r5
 801bb76:	f7fe f8e5 	bl	8019d44 <_free_r>
 801bb7a:	2300      	movs	r3, #0
 801bb7c:	6363      	str	r3, [r4, #52]	@ 0x34
 801bb7e:	89a3      	ldrh	r3, [r4, #12]
 801bb80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801bb84:	81a3      	strh	r3, [r4, #12]
 801bb86:	2300      	movs	r3, #0
 801bb88:	6063      	str	r3, [r4, #4]
 801bb8a:	6923      	ldr	r3, [r4, #16]
 801bb8c:	6023      	str	r3, [r4, #0]
 801bb8e:	89a3      	ldrh	r3, [r4, #12]
 801bb90:	f043 0308 	orr.w	r3, r3, #8
 801bb94:	81a3      	strh	r3, [r4, #12]
 801bb96:	6923      	ldr	r3, [r4, #16]
 801bb98:	b94b      	cbnz	r3, 801bbae <__swsetup_r+0x7a>
 801bb9a:	89a3      	ldrh	r3, [r4, #12]
 801bb9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801bba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bba4:	d003      	beq.n	801bbae <__swsetup_r+0x7a>
 801bba6:	4621      	mov	r1, r4
 801bba8:	4628      	mov	r0, r5
 801bbaa:	f000 fbf7 	bl	801c39c <__smakebuf_r>
 801bbae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bbb2:	f013 0201 	ands.w	r2, r3, #1
 801bbb6:	d00a      	beq.n	801bbce <__swsetup_r+0x9a>
 801bbb8:	2200      	movs	r2, #0
 801bbba:	60a2      	str	r2, [r4, #8]
 801bbbc:	6962      	ldr	r2, [r4, #20]
 801bbbe:	4252      	negs	r2, r2
 801bbc0:	61a2      	str	r2, [r4, #24]
 801bbc2:	6922      	ldr	r2, [r4, #16]
 801bbc4:	b942      	cbnz	r2, 801bbd8 <__swsetup_r+0xa4>
 801bbc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801bbca:	d1c5      	bne.n	801bb58 <__swsetup_r+0x24>
 801bbcc:	bd38      	pop	{r3, r4, r5, pc}
 801bbce:	0799      	lsls	r1, r3, #30
 801bbd0:	bf58      	it	pl
 801bbd2:	6962      	ldrpl	r2, [r4, #20]
 801bbd4:	60a2      	str	r2, [r4, #8]
 801bbd6:	e7f4      	b.n	801bbc2 <__swsetup_r+0x8e>
 801bbd8:	2000      	movs	r0, #0
 801bbda:	e7f7      	b.n	801bbcc <__swsetup_r+0x98>
 801bbdc:	2000003c 	.word	0x2000003c

0801bbe0 <_sbrk_r>:
 801bbe0:	b538      	push	{r3, r4, r5, lr}
 801bbe2:	4d06      	ldr	r5, [pc, #24]	@ (801bbfc <_sbrk_r+0x1c>)
 801bbe4:	2300      	movs	r3, #0
 801bbe6:	4604      	mov	r4, r0
 801bbe8:	4608      	mov	r0, r1
 801bbea:	602b      	str	r3, [r5, #0]
 801bbec:	f7e6 facc 	bl	8002188 <_sbrk>
 801bbf0:	1c43      	adds	r3, r0, #1
 801bbf2:	d102      	bne.n	801bbfa <_sbrk_r+0x1a>
 801bbf4:	682b      	ldr	r3, [r5, #0]
 801bbf6:	b103      	cbz	r3, 801bbfa <_sbrk_r+0x1a>
 801bbf8:	6023      	str	r3, [r4, #0]
 801bbfa:	bd38      	pop	{r3, r4, r5, pc}
 801bbfc:	200670b4 	.word	0x200670b4

0801bc00 <nan>:
 801bc00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801bc08 <nan+0x8>
 801bc04:	4770      	bx	lr
 801bc06:	bf00      	nop
 801bc08:	00000000 	.word	0x00000000
 801bc0c:	7ff80000 	.word	0x7ff80000

0801bc10 <abort>:
 801bc10:	b508      	push	{r3, lr}
 801bc12:	2006      	movs	r0, #6
 801bc14:	f000 fc26 	bl	801c464 <raise>
 801bc18:	2001      	movs	r0, #1
 801bc1a:	f7e6 fa3d 	bl	8002098 <_exit>

0801bc1e <_calloc_r>:
 801bc1e:	b570      	push	{r4, r5, r6, lr}
 801bc20:	fba1 5402 	umull	r5, r4, r1, r2
 801bc24:	b934      	cbnz	r4, 801bc34 <_calloc_r+0x16>
 801bc26:	4629      	mov	r1, r5
 801bc28:	f7fe f900 	bl	8019e2c <_malloc_r>
 801bc2c:	4606      	mov	r6, r0
 801bc2e:	b928      	cbnz	r0, 801bc3c <_calloc_r+0x1e>
 801bc30:	4630      	mov	r0, r6
 801bc32:	bd70      	pop	{r4, r5, r6, pc}
 801bc34:	220c      	movs	r2, #12
 801bc36:	6002      	str	r2, [r0, #0]
 801bc38:	2600      	movs	r6, #0
 801bc3a:	e7f9      	b.n	801bc30 <_calloc_r+0x12>
 801bc3c:	462a      	mov	r2, r5
 801bc3e:	4621      	mov	r1, r4
 801bc40:	f7fd f95f 	bl	8018f02 <memset>
 801bc44:	e7f4      	b.n	801bc30 <_calloc_r+0x12>

0801bc46 <rshift>:
 801bc46:	6903      	ldr	r3, [r0, #16]
 801bc48:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801bc4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bc50:	ea4f 1261 	mov.w	r2, r1, asr #5
 801bc54:	f100 0414 	add.w	r4, r0, #20
 801bc58:	dd45      	ble.n	801bce6 <rshift+0xa0>
 801bc5a:	f011 011f 	ands.w	r1, r1, #31
 801bc5e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801bc62:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801bc66:	d10c      	bne.n	801bc82 <rshift+0x3c>
 801bc68:	f100 0710 	add.w	r7, r0, #16
 801bc6c:	4629      	mov	r1, r5
 801bc6e:	42b1      	cmp	r1, r6
 801bc70:	d334      	bcc.n	801bcdc <rshift+0x96>
 801bc72:	1a9b      	subs	r3, r3, r2
 801bc74:	009b      	lsls	r3, r3, #2
 801bc76:	1eea      	subs	r2, r5, #3
 801bc78:	4296      	cmp	r6, r2
 801bc7a:	bf38      	it	cc
 801bc7c:	2300      	movcc	r3, #0
 801bc7e:	4423      	add	r3, r4
 801bc80:	e015      	b.n	801bcae <rshift+0x68>
 801bc82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801bc86:	f1c1 0820 	rsb	r8, r1, #32
 801bc8a:	40cf      	lsrs	r7, r1
 801bc8c:	f105 0e04 	add.w	lr, r5, #4
 801bc90:	46a1      	mov	r9, r4
 801bc92:	4576      	cmp	r6, lr
 801bc94:	46f4      	mov	ip, lr
 801bc96:	d815      	bhi.n	801bcc4 <rshift+0x7e>
 801bc98:	1a9a      	subs	r2, r3, r2
 801bc9a:	0092      	lsls	r2, r2, #2
 801bc9c:	3a04      	subs	r2, #4
 801bc9e:	3501      	adds	r5, #1
 801bca0:	42ae      	cmp	r6, r5
 801bca2:	bf38      	it	cc
 801bca4:	2200      	movcc	r2, #0
 801bca6:	18a3      	adds	r3, r4, r2
 801bca8:	50a7      	str	r7, [r4, r2]
 801bcaa:	b107      	cbz	r7, 801bcae <rshift+0x68>
 801bcac:	3304      	adds	r3, #4
 801bcae:	1b1a      	subs	r2, r3, r4
 801bcb0:	42a3      	cmp	r3, r4
 801bcb2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801bcb6:	bf08      	it	eq
 801bcb8:	2300      	moveq	r3, #0
 801bcba:	6102      	str	r2, [r0, #16]
 801bcbc:	bf08      	it	eq
 801bcbe:	6143      	streq	r3, [r0, #20]
 801bcc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bcc4:	f8dc c000 	ldr.w	ip, [ip]
 801bcc8:	fa0c fc08 	lsl.w	ip, ip, r8
 801bccc:	ea4c 0707 	orr.w	r7, ip, r7
 801bcd0:	f849 7b04 	str.w	r7, [r9], #4
 801bcd4:	f85e 7b04 	ldr.w	r7, [lr], #4
 801bcd8:	40cf      	lsrs	r7, r1
 801bcda:	e7da      	b.n	801bc92 <rshift+0x4c>
 801bcdc:	f851 cb04 	ldr.w	ip, [r1], #4
 801bce0:	f847 cf04 	str.w	ip, [r7, #4]!
 801bce4:	e7c3      	b.n	801bc6e <rshift+0x28>
 801bce6:	4623      	mov	r3, r4
 801bce8:	e7e1      	b.n	801bcae <rshift+0x68>

0801bcea <__hexdig_fun>:
 801bcea:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801bcee:	2b09      	cmp	r3, #9
 801bcf0:	d802      	bhi.n	801bcf8 <__hexdig_fun+0xe>
 801bcf2:	3820      	subs	r0, #32
 801bcf4:	b2c0      	uxtb	r0, r0
 801bcf6:	4770      	bx	lr
 801bcf8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801bcfc:	2b05      	cmp	r3, #5
 801bcfe:	d801      	bhi.n	801bd04 <__hexdig_fun+0x1a>
 801bd00:	3847      	subs	r0, #71	@ 0x47
 801bd02:	e7f7      	b.n	801bcf4 <__hexdig_fun+0xa>
 801bd04:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801bd08:	2b05      	cmp	r3, #5
 801bd0a:	d801      	bhi.n	801bd10 <__hexdig_fun+0x26>
 801bd0c:	3827      	subs	r0, #39	@ 0x27
 801bd0e:	e7f1      	b.n	801bcf4 <__hexdig_fun+0xa>
 801bd10:	2000      	movs	r0, #0
 801bd12:	4770      	bx	lr

0801bd14 <__gethex>:
 801bd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd18:	b085      	sub	sp, #20
 801bd1a:	468a      	mov	sl, r1
 801bd1c:	9302      	str	r3, [sp, #8]
 801bd1e:	680b      	ldr	r3, [r1, #0]
 801bd20:	9001      	str	r0, [sp, #4]
 801bd22:	4690      	mov	r8, r2
 801bd24:	1c9c      	adds	r4, r3, #2
 801bd26:	46a1      	mov	r9, r4
 801bd28:	f814 0b01 	ldrb.w	r0, [r4], #1
 801bd2c:	2830      	cmp	r0, #48	@ 0x30
 801bd2e:	d0fa      	beq.n	801bd26 <__gethex+0x12>
 801bd30:	eba9 0303 	sub.w	r3, r9, r3
 801bd34:	f1a3 0b02 	sub.w	fp, r3, #2
 801bd38:	f7ff ffd7 	bl	801bcea <__hexdig_fun>
 801bd3c:	4605      	mov	r5, r0
 801bd3e:	2800      	cmp	r0, #0
 801bd40:	d168      	bne.n	801be14 <__gethex+0x100>
 801bd42:	49a0      	ldr	r1, [pc, #640]	@ (801bfc4 <__gethex+0x2b0>)
 801bd44:	2201      	movs	r2, #1
 801bd46:	4648      	mov	r0, r9
 801bd48:	f7fd f8e3 	bl	8018f12 <strncmp>
 801bd4c:	4607      	mov	r7, r0
 801bd4e:	2800      	cmp	r0, #0
 801bd50:	d167      	bne.n	801be22 <__gethex+0x10e>
 801bd52:	f899 0001 	ldrb.w	r0, [r9, #1]
 801bd56:	4626      	mov	r6, r4
 801bd58:	f7ff ffc7 	bl	801bcea <__hexdig_fun>
 801bd5c:	2800      	cmp	r0, #0
 801bd5e:	d062      	beq.n	801be26 <__gethex+0x112>
 801bd60:	4623      	mov	r3, r4
 801bd62:	7818      	ldrb	r0, [r3, #0]
 801bd64:	2830      	cmp	r0, #48	@ 0x30
 801bd66:	4699      	mov	r9, r3
 801bd68:	f103 0301 	add.w	r3, r3, #1
 801bd6c:	d0f9      	beq.n	801bd62 <__gethex+0x4e>
 801bd6e:	f7ff ffbc 	bl	801bcea <__hexdig_fun>
 801bd72:	fab0 f580 	clz	r5, r0
 801bd76:	096d      	lsrs	r5, r5, #5
 801bd78:	f04f 0b01 	mov.w	fp, #1
 801bd7c:	464a      	mov	r2, r9
 801bd7e:	4616      	mov	r6, r2
 801bd80:	3201      	adds	r2, #1
 801bd82:	7830      	ldrb	r0, [r6, #0]
 801bd84:	f7ff ffb1 	bl	801bcea <__hexdig_fun>
 801bd88:	2800      	cmp	r0, #0
 801bd8a:	d1f8      	bne.n	801bd7e <__gethex+0x6a>
 801bd8c:	498d      	ldr	r1, [pc, #564]	@ (801bfc4 <__gethex+0x2b0>)
 801bd8e:	2201      	movs	r2, #1
 801bd90:	4630      	mov	r0, r6
 801bd92:	f7fd f8be 	bl	8018f12 <strncmp>
 801bd96:	2800      	cmp	r0, #0
 801bd98:	d13f      	bne.n	801be1a <__gethex+0x106>
 801bd9a:	b944      	cbnz	r4, 801bdae <__gethex+0x9a>
 801bd9c:	1c74      	adds	r4, r6, #1
 801bd9e:	4622      	mov	r2, r4
 801bda0:	4616      	mov	r6, r2
 801bda2:	3201      	adds	r2, #1
 801bda4:	7830      	ldrb	r0, [r6, #0]
 801bda6:	f7ff ffa0 	bl	801bcea <__hexdig_fun>
 801bdaa:	2800      	cmp	r0, #0
 801bdac:	d1f8      	bne.n	801bda0 <__gethex+0x8c>
 801bdae:	1ba4      	subs	r4, r4, r6
 801bdb0:	00a7      	lsls	r7, r4, #2
 801bdb2:	7833      	ldrb	r3, [r6, #0]
 801bdb4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801bdb8:	2b50      	cmp	r3, #80	@ 0x50
 801bdba:	d13e      	bne.n	801be3a <__gethex+0x126>
 801bdbc:	7873      	ldrb	r3, [r6, #1]
 801bdbe:	2b2b      	cmp	r3, #43	@ 0x2b
 801bdc0:	d033      	beq.n	801be2a <__gethex+0x116>
 801bdc2:	2b2d      	cmp	r3, #45	@ 0x2d
 801bdc4:	d034      	beq.n	801be30 <__gethex+0x11c>
 801bdc6:	1c71      	adds	r1, r6, #1
 801bdc8:	2400      	movs	r4, #0
 801bdca:	7808      	ldrb	r0, [r1, #0]
 801bdcc:	f7ff ff8d 	bl	801bcea <__hexdig_fun>
 801bdd0:	1e43      	subs	r3, r0, #1
 801bdd2:	b2db      	uxtb	r3, r3
 801bdd4:	2b18      	cmp	r3, #24
 801bdd6:	d830      	bhi.n	801be3a <__gethex+0x126>
 801bdd8:	f1a0 0210 	sub.w	r2, r0, #16
 801bddc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801bde0:	f7ff ff83 	bl	801bcea <__hexdig_fun>
 801bde4:	f100 3cff 	add.w	ip, r0, #4294967295
 801bde8:	fa5f fc8c 	uxtb.w	ip, ip
 801bdec:	f1bc 0f18 	cmp.w	ip, #24
 801bdf0:	f04f 030a 	mov.w	r3, #10
 801bdf4:	d91e      	bls.n	801be34 <__gethex+0x120>
 801bdf6:	b104      	cbz	r4, 801bdfa <__gethex+0xe6>
 801bdf8:	4252      	negs	r2, r2
 801bdfa:	4417      	add	r7, r2
 801bdfc:	f8ca 1000 	str.w	r1, [sl]
 801be00:	b1ed      	cbz	r5, 801be3e <__gethex+0x12a>
 801be02:	f1bb 0f00 	cmp.w	fp, #0
 801be06:	bf0c      	ite	eq
 801be08:	2506      	moveq	r5, #6
 801be0a:	2500      	movne	r5, #0
 801be0c:	4628      	mov	r0, r5
 801be0e:	b005      	add	sp, #20
 801be10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801be14:	2500      	movs	r5, #0
 801be16:	462c      	mov	r4, r5
 801be18:	e7b0      	b.n	801bd7c <__gethex+0x68>
 801be1a:	2c00      	cmp	r4, #0
 801be1c:	d1c7      	bne.n	801bdae <__gethex+0x9a>
 801be1e:	4627      	mov	r7, r4
 801be20:	e7c7      	b.n	801bdb2 <__gethex+0x9e>
 801be22:	464e      	mov	r6, r9
 801be24:	462f      	mov	r7, r5
 801be26:	2501      	movs	r5, #1
 801be28:	e7c3      	b.n	801bdb2 <__gethex+0x9e>
 801be2a:	2400      	movs	r4, #0
 801be2c:	1cb1      	adds	r1, r6, #2
 801be2e:	e7cc      	b.n	801bdca <__gethex+0xb6>
 801be30:	2401      	movs	r4, #1
 801be32:	e7fb      	b.n	801be2c <__gethex+0x118>
 801be34:	fb03 0002 	mla	r0, r3, r2, r0
 801be38:	e7ce      	b.n	801bdd8 <__gethex+0xc4>
 801be3a:	4631      	mov	r1, r6
 801be3c:	e7de      	b.n	801bdfc <__gethex+0xe8>
 801be3e:	eba6 0309 	sub.w	r3, r6, r9
 801be42:	3b01      	subs	r3, #1
 801be44:	4629      	mov	r1, r5
 801be46:	2b07      	cmp	r3, #7
 801be48:	dc0a      	bgt.n	801be60 <__gethex+0x14c>
 801be4a:	9801      	ldr	r0, [sp, #4]
 801be4c:	f7fe f87a 	bl	8019f44 <_Balloc>
 801be50:	4604      	mov	r4, r0
 801be52:	b940      	cbnz	r0, 801be66 <__gethex+0x152>
 801be54:	4b5c      	ldr	r3, [pc, #368]	@ (801bfc8 <__gethex+0x2b4>)
 801be56:	4602      	mov	r2, r0
 801be58:	21e4      	movs	r1, #228	@ 0xe4
 801be5a:	485c      	ldr	r0, [pc, #368]	@ (801bfcc <__gethex+0x2b8>)
 801be5c:	f7fd f96c 	bl	8019138 <__assert_func>
 801be60:	3101      	adds	r1, #1
 801be62:	105b      	asrs	r3, r3, #1
 801be64:	e7ef      	b.n	801be46 <__gethex+0x132>
 801be66:	f100 0a14 	add.w	sl, r0, #20
 801be6a:	2300      	movs	r3, #0
 801be6c:	4655      	mov	r5, sl
 801be6e:	469b      	mov	fp, r3
 801be70:	45b1      	cmp	r9, r6
 801be72:	d337      	bcc.n	801bee4 <__gethex+0x1d0>
 801be74:	f845 bb04 	str.w	fp, [r5], #4
 801be78:	eba5 050a 	sub.w	r5, r5, sl
 801be7c:	10ad      	asrs	r5, r5, #2
 801be7e:	6125      	str	r5, [r4, #16]
 801be80:	4658      	mov	r0, fp
 801be82:	f7fe f951 	bl	801a128 <__hi0bits>
 801be86:	016d      	lsls	r5, r5, #5
 801be88:	f8d8 6000 	ldr.w	r6, [r8]
 801be8c:	1a2d      	subs	r5, r5, r0
 801be8e:	42b5      	cmp	r5, r6
 801be90:	dd54      	ble.n	801bf3c <__gethex+0x228>
 801be92:	1bad      	subs	r5, r5, r6
 801be94:	4629      	mov	r1, r5
 801be96:	4620      	mov	r0, r4
 801be98:	f7fe fcda 	bl	801a850 <__any_on>
 801be9c:	4681      	mov	r9, r0
 801be9e:	b178      	cbz	r0, 801bec0 <__gethex+0x1ac>
 801bea0:	1e6b      	subs	r3, r5, #1
 801bea2:	1159      	asrs	r1, r3, #5
 801bea4:	f003 021f 	and.w	r2, r3, #31
 801bea8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801beac:	f04f 0901 	mov.w	r9, #1
 801beb0:	fa09 f202 	lsl.w	r2, r9, r2
 801beb4:	420a      	tst	r2, r1
 801beb6:	d003      	beq.n	801bec0 <__gethex+0x1ac>
 801beb8:	454b      	cmp	r3, r9
 801beba:	dc36      	bgt.n	801bf2a <__gethex+0x216>
 801bebc:	f04f 0902 	mov.w	r9, #2
 801bec0:	4629      	mov	r1, r5
 801bec2:	4620      	mov	r0, r4
 801bec4:	f7ff febf 	bl	801bc46 <rshift>
 801bec8:	442f      	add	r7, r5
 801beca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801bece:	42bb      	cmp	r3, r7
 801bed0:	da42      	bge.n	801bf58 <__gethex+0x244>
 801bed2:	9801      	ldr	r0, [sp, #4]
 801bed4:	4621      	mov	r1, r4
 801bed6:	f7fe f875 	bl	8019fc4 <_Bfree>
 801beda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bedc:	2300      	movs	r3, #0
 801bede:	6013      	str	r3, [r2, #0]
 801bee0:	25a3      	movs	r5, #163	@ 0xa3
 801bee2:	e793      	b.n	801be0c <__gethex+0xf8>
 801bee4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801bee8:	2a2e      	cmp	r2, #46	@ 0x2e
 801beea:	d012      	beq.n	801bf12 <__gethex+0x1fe>
 801beec:	2b20      	cmp	r3, #32
 801beee:	d104      	bne.n	801befa <__gethex+0x1e6>
 801bef0:	f845 bb04 	str.w	fp, [r5], #4
 801bef4:	f04f 0b00 	mov.w	fp, #0
 801bef8:	465b      	mov	r3, fp
 801befa:	7830      	ldrb	r0, [r6, #0]
 801befc:	9303      	str	r3, [sp, #12]
 801befe:	f7ff fef4 	bl	801bcea <__hexdig_fun>
 801bf02:	9b03      	ldr	r3, [sp, #12]
 801bf04:	f000 000f 	and.w	r0, r0, #15
 801bf08:	4098      	lsls	r0, r3
 801bf0a:	ea4b 0b00 	orr.w	fp, fp, r0
 801bf0e:	3304      	adds	r3, #4
 801bf10:	e7ae      	b.n	801be70 <__gethex+0x15c>
 801bf12:	45b1      	cmp	r9, r6
 801bf14:	d8ea      	bhi.n	801beec <__gethex+0x1d8>
 801bf16:	492b      	ldr	r1, [pc, #172]	@ (801bfc4 <__gethex+0x2b0>)
 801bf18:	9303      	str	r3, [sp, #12]
 801bf1a:	2201      	movs	r2, #1
 801bf1c:	4630      	mov	r0, r6
 801bf1e:	f7fc fff8 	bl	8018f12 <strncmp>
 801bf22:	9b03      	ldr	r3, [sp, #12]
 801bf24:	2800      	cmp	r0, #0
 801bf26:	d1e1      	bne.n	801beec <__gethex+0x1d8>
 801bf28:	e7a2      	b.n	801be70 <__gethex+0x15c>
 801bf2a:	1ea9      	subs	r1, r5, #2
 801bf2c:	4620      	mov	r0, r4
 801bf2e:	f7fe fc8f 	bl	801a850 <__any_on>
 801bf32:	2800      	cmp	r0, #0
 801bf34:	d0c2      	beq.n	801bebc <__gethex+0x1a8>
 801bf36:	f04f 0903 	mov.w	r9, #3
 801bf3a:	e7c1      	b.n	801bec0 <__gethex+0x1ac>
 801bf3c:	da09      	bge.n	801bf52 <__gethex+0x23e>
 801bf3e:	1b75      	subs	r5, r6, r5
 801bf40:	4621      	mov	r1, r4
 801bf42:	9801      	ldr	r0, [sp, #4]
 801bf44:	462a      	mov	r2, r5
 801bf46:	f7fe fa4d 	bl	801a3e4 <__lshift>
 801bf4a:	1b7f      	subs	r7, r7, r5
 801bf4c:	4604      	mov	r4, r0
 801bf4e:	f100 0a14 	add.w	sl, r0, #20
 801bf52:	f04f 0900 	mov.w	r9, #0
 801bf56:	e7b8      	b.n	801beca <__gethex+0x1b6>
 801bf58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801bf5c:	42bd      	cmp	r5, r7
 801bf5e:	dd6f      	ble.n	801c040 <__gethex+0x32c>
 801bf60:	1bed      	subs	r5, r5, r7
 801bf62:	42ae      	cmp	r6, r5
 801bf64:	dc34      	bgt.n	801bfd0 <__gethex+0x2bc>
 801bf66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801bf6a:	2b02      	cmp	r3, #2
 801bf6c:	d022      	beq.n	801bfb4 <__gethex+0x2a0>
 801bf6e:	2b03      	cmp	r3, #3
 801bf70:	d024      	beq.n	801bfbc <__gethex+0x2a8>
 801bf72:	2b01      	cmp	r3, #1
 801bf74:	d115      	bne.n	801bfa2 <__gethex+0x28e>
 801bf76:	42ae      	cmp	r6, r5
 801bf78:	d113      	bne.n	801bfa2 <__gethex+0x28e>
 801bf7a:	2e01      	cmp	r6, #1
 801bf7c:	d10b      	bne.n	801bf96 <__gethex+0x282>
 801bf7e:	9a02      	ldr	r2, [sp, #8]
 801bf80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801bf84:	6013      	str	r3, [r2, #0]
 801bf86:	2301      	movs	r3, #1
 801bf88:	6123      	str	r3, [r4, #16]
 801bf8a:	f8ca 3000 	str.w	r3, [sl]
 801bf8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bf90:	2562      	movs	r5, #98	@ 0x62
 801bf92:	601c      	str	r4, [r3, #0]
 801bf94:	e73a      	b.n	801be0c <__gethex+0xf8>
 801bf96:	1e71      	subs	r1, r6, #1
 801bf98:	4620      	mov	r0, r4
 801bf9a:	f7fe fc59 	bl	801a850 <__any_on>
 801bf9e:	2800      	cmp	r0, #0
 801bfa0:	d1ed      	bne.n	801bf7e <__gethex+0x26a>
 801bfa2:	9801      	ldr	r0, [sp, #4]
 801bfa4:	4621      	mov	r1, r4
 801bfa6:	f7fe f80d 	bl	8019fc4 <_Bfree>
 801bfaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bfac:	2300      	movs	r3, #0
 801bfae:	6013      	str	r3, [r2, #0]
 801bfb0:	2550      	movs	r5, #80	@ 0x50
 801bfb2:	e72b      	b.n	801be0c <__gethex+0xf8>
 801bfb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bfb6:	2b00      	cmp	r3, #0
 801bfb8:	d1f3      	bne.n	801bfa2 <__gethex+0x28e>
 801bfba:	e7e0      	b.n	801bf7e <__gethex+0x26a>
 801bfbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d1dd      	bne.n	801bf7e <__gethex+0x26a>
 801bfc2:	e7ee      	b.n	801bfa2 <__gethex+0x28e>
 801bfc4:	0801f92f 	.word	0x0801f92f
 801bfc8:	0801f8c5 	.word	0x0801f8c5
 801bfcc:	0801f94a 	.word	0x0801f94a
 801bfd0:	1e6f      	subs	r7, r5, #1
 801bfd2:	f1b9 0f00 	cmp.w	r9, #0
 801bfd6:	d130      	bne.n	801c03a <__gethex+0x326>
 801bfd8:	b127      	cbz	r7, 801bfe4 <__gethex+0x2d0>
 801bfda:	4639      	mov	r1, r7
 801bfdc:	4620      	mov	r0, r4
 801bfde:	f7fe fc37 	bl	801a850 <__any_on>
 801bfe2:	4681      	mov	r9, r0
 801bfe4:	117a      	asrs	r2, r7, #5
 801bfe6:	2301      	movs	r3, #1
 801bfe8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801bfec:	f007 071f 	and.w	r7, r7, #31
 801bff0:	40bb      	lsls	r3, r7
 801bff2:	4213      	tst	r3, r2
 801bff4:	4629      	mov	r1, r5
 801bff6:	4620      	mov	r0, r4
 801bff8:	bf18      	it	ne
 801bffa:	f049 0902 	orrne.w	r9, r9, #2
 801bffe:	f7ff fe22 	bl	801bc46 <rshift>
 801c002:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801c006:	1b76      	subs	r6, r6, r5
 801c008:	2502      	movs	r5, #2
 801c00a:	f1b9 0f00 	cmp.w	r9, #0
 801c00e:	d047      	beq.n	801c0a0 <__gethex+0x38c>
 801c010:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c014:	2b02      	cmp	r3, #2
 801c016:	d015      	beq.n	801c044 <__gethex+0x330>
 801c018:	2b03      	cmp	r3, #3
 801c01a:	d017      	beq.n	801c04c <__gethex+0x338>
 801c01c:	2b01      	cmp	r3, #1
 801c01e:	d109      	bne.n	801c034 <__gethex+0x320>
 801c020:	f019 0f02 	tst.w	r9, #2
 801c024:	d006      	beq.n	801c034 <__gethex+0x320>
 801c026:	f8da 3000 	ldr.w	r3, [sl]
 801c02a:	ea49 0903 	orr.w	r9, r9, r3
 801c02e:	f019 0f01 	tst.w	r9, #1
 801c032:	d10e      	bne.n	801c052 <__gethex+0x33e>
 801c034:	f045 0510 	orr.w	r5, r5, #16
 801c038:	e032      	b.n	801c0a0 <__gethex+0x38c>
 801c03a:	f04f 0901 	mov.w	r9, #1
 801c03e:	e7d1      	b.n	801bfe4 <__gethex+0x2d0>
 801c040:	2501      	movs	r5, #1
 801c042:	e7e2      	b.n	801c00a <__gethex+0x2f6>
 801c044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c046:	f1c3 0301 	rsb	r3, r3, #1
 801c04a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c04e:	2b00      	cmp	r3, #0
 801c050:	d0f0      	beq.n	801c034 <__gethex+0x320>
 801c052:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c056:	f104 0314 	add.w	r3, r4, #20
 801c05a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801c05e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801c062:	f04f 0c00 	mov.w	ip, #0
 801c066:	4618      	mov	r0, r3
 801c068:	f853 2b04 	ldr.w	r2, [r3], #4
 801c06c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801c070:	d01b      	beq.n	801c0aa <__gethex+0x396>
 801c072:	3201      	adds	r2, #1
 801c074:	6002      	str	r2, [r0, #0]
 801c076:	2d02      	cmp	r5, #2
 801c078:	f104 0314 	add.w	r3, r4, #20
 801c07c:	d13c      	bne.n	801c0f8 <__gethex+0x3e4>
 801c07e:	f8d8 2000 	ldr.w	r2, [r8]
 801c082:	3a01      	subs	r2, #1
 801c084:	42b2      	cmp	r2, r6
 801c086:	d109      	bne.n	801c09c <__gethex+0x388>
 801c088:	1171      	asrs	r1, r6, #5
 801c08a:	2201      	movs	r2, #1
 801c08c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c090:	f006 061f 	and.w	r6, r6, #31
 801c094:	fa02 f606 	lsl.w	r6, r2, r6
 801c098:	421e      	tst	r6, r3
 801c09a:	d13a      	bne.n	801c112 <__gethex+0x3fe>
 801c09c:	f045 0520 	orr.w	r5, r5, #32
 801c0a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c0a2:	601c      	str	r4, [r3, #0]
 801c0a4:	9b02      	ldr	r3, [sp, #8]
 801c0a6:	601f      	str	r7, [r3, #0]
 801c0a8:	e6b0      	b.n	801be0c <__gethex+0xf8>
 801c0aa:	4299      	cmp	r1, r3
 801c0ac:	f843 cc04 	str.w	ip, [r3, #-4]
 801c0b0:	d8d9      	bhi.n	801c066 <__gethex+0x352>
 801c0b2:	68a3      	ldr	r3, [r4, #8]
 801c0b4:	459b      	cmp	fp, r3
 801c0b6:	db17      	blt.n	801c0e8 <__gethex+0x3d4>
 801c0b8:	6861      	ldr	r1, [r4, #4]
 801c0ba:	9801      	ldr	r0, [sp, #4]
 801c0bc:	3101      	adds	r1, #1
 801c0be:	f7fd ff41 	bl	8019f44 <_Balloc>
 801c0c2:	4681      	mov	r9, r0
 801c0c4:	b918      	cbnz	r0, 801c0ce <__gethex+0x3ba>
 801c0c6:	4b1a      	ldr	r3, [pc, #104]	@ (801c130 <__gethex+0x41c>)
 801c0c8:	4602      	mov	r2, r0
 801c0ca:	2184      	movs	r1, #132	@ 0x84
 801c0cc:	e6c5      	b.n	801be5a <__gethex+0x146>
 801c0ce:	6922      	ldr	r2, [r4, #16]
 801c0d0:	3202      	adds	r2, #2
 801c0d2:	f104 010c 	add.w	r1, r4, #12
 801c0d6:	0092      	lsls	r2, r2, #2
 801c0d8:	300c      	adds	r0, #12
 801c0da:	f7fd f818 	bl	801910e <memcpy>
 801c0de:	4621      	mov	r1, r4
 801c0e0:	9801      	ldr	r0, [sp, #4]
 801c0e2:	f7fd ff6f 	bl	8019fc4 <_Bfree>
 801c0e6:	464c      	mov	r4, r9
 801c0e8:	6923      	ldr	r3, [r4, #16]
 801c0ea:	1c5a      	adds	r2, r3, #1
 801c0ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c0f0:	6122      	str	r2, [r4, #16]
 801c0f2:	2201      	movs	r2, #1
 801c0f4:	615a      	str	r2, [r3, #20]
 801c0f6:	e7be      	b.n	801c076 <__gethex+0x362>
 801c0f8:	6922      	ldr	r2, [r4, #16]
 801c0fa:	455a      	cmp	r2, fp
 801c0fc:	dd0b      	ble.n	801c116 <__gethex+0x402>
 801c0fe:	2101      	movs	r1, #1
 801c100:	4620      	mov	r0, r4
 801c102:	f7ff fda0 	bl	801bc46 <rshift>
 801c106:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c10a:	3701      	adds	r7, #1
 801c10c:	42bb      	cmp	r3, r7
 801c10e:	f6ff aee0 	blt.w	801bed2 <__gethex+0x1be>
 801c112:	2501      	movs	r5, #1
 801c114:	e7c2      	b.n	801c09c <__gethex+0x388>
 801c116:	f016 061f 	ands.w	r6, r6, #31
 801c11a:	d0fa      	beq.n	801c112 <__gethex+0x3fe>
 801c11c:	4453      	add	r3, sl
 801c11e:	f1c6 0620 	rsb	r6, r6, #32
 801c122:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801c126:	f7fd ffff 	bl	801a128 <__hi0bits>
 801c12a:	42b0      	cmp	r0, r6
 801c12c:	dbe7      	blt.n	801c0fe <__gethex+0x3ea>
 801c12e:	e7f0      	b.n	801c112 <__gethex+0x3fe>
 801c130:	0801f8c5 	.word	0x0801f8c5

0801c134 <L_shift>:
 801c134:	f1c2 0208 	rsb	r2, r2, #8
 801c138:	0092      	lsls	r2, r2, #2
 801c13a:	b570      	push	{r4, r5, r6, lr}
 801c13c:	f1c2 0620 	rsb	r6, r2, #32
 801c140:	6843      	ldr	r3, [r0, #4]
 801c142:	6804      	ldr	r4, [r0, #0]
 801c144:	fa03 f506 	lsl.w	r5, r3, r6
 801c148:	432c      	orrs	r4, r5
 801c14a:	40d3      	lsrs	r3, r2
 801c14c:	6004      	str	r4, [r0, #0]
 801c14e:	f840 3f04 	str.w	r3, [r0, #4]!
 801c152:	4288      	cmp	r0, r1
 801c154:	d3f4      	bcc.n	801c140 <L_shift+0xc>
 801c156:	bd70      	pop	{r4, r5, r6, pc}

0801c158 <__match>:
 801c158:	b530      	push	{r4, r5, lr}
 801c15a:	6803      	ldr	r3, [r0, #0]
 801c15c:	3301      	adds	r3, #1
 801c15e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c162:	b914      	cbnz	r4, 801c16a <__match+0x12>
 801c164:	6003      	str	r3, [r0, #0]
 801c166:	2001      	movs	r0, #1
 801c168:	bd30      	pop	{r4, r5, pc}
 801c16a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c16e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801c172:	2d19      	cmp	r5, #25
 801c174:	bf98      	it	ls
 801c176:	3220      	addls	r2, #32
 801c178:	42a2      	cmp	r2, r4
 801c17a:	d0f0      	beq.n	801c15e <__match+0x6>
 801c17c:	2000      	movs	r0, #0
 801c17e:	e7f3      	b.n	801c168 <__match+0x10>

0801c180 <__hexnan>:
 801c180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c184:	680b      	ldr	r3, [r1, #0]
 801c186:	6801      	ldr	r1, [r0, #0]
 801c188:	115e      	asrs	r6, r3, #5
 801c18a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c18e:	f013 031f 	ands.w	r3, r3, #31
 801c192:	b087      	sub	sp, #28
 801c194:	bf18      	it	ne
 801c196:	3604      	addne	r6, #4
 801c198:	2500      	movs	r5, #0
 801c19a:	1f37      	subs	r7, r6, #4
 801c19c:	4682      	mov	sl, r0
 801c19e:	4690      	mov	r8, r2
 801c1a0:	9301      	str	r3, [sp, #4]
 801c1a2:	f846 5c04 	str.w	r5, [r6, #-4]
 801c1a6:	46b9      	mov	r9, r7
 801c1a8:	463c      	mov	r4, r7
 801c1aa:	9502      	str	r5, [sp, #8]
 801c1ac:	46ab      	mov	fp, r5
 801c1ae:	784a      	ldrb	r2, [r1, #1]
 801c1b0:	1c4b      	adds	r3, r1, #1
 801c1b2:	9303      	str	r3, [sp, #12]
 801c1b4:	b342      	cbz	r2, 801c208 <__hexnan+0x88>
 801c1b6:	4610      	mov	r0, r2
 801c1b8:	9105      	str	r1, [sp, #20]
 801c1ba:	9204      	str	r2, [sp, #16]
 801c1bc:	f7ff fd95 	bl	801bcea <__hexdig_fun>
 801c1c0:	2800      	cmp	r0, #0
 801c1c2:	d151      	bne.n	801c268 <__hexnan+0xe8>
 801c1c4:	9a04      	ldr	r2, [sp, #16]
 801c1c6:	9905      	ldr	r1, [sp, #20]
 801c1c8:	2a20      	cmp	r2, #32
 801c1ca:	d818      	bhi.n	801c1fe <__hexnan+0x7e>
 801c1cc:	9b02      	ldr	r3, [sp, #8]
 801c1ce:	459b      	cmp	fp, r3
 801c1d0:	dd13      	ble.n	801c1fa <__hexnan+0x7a>
 801c1d2:	454c      	cmp	r4, r9
 801c1d4:	d206      	bcs.n	801c1e4 <__hexnan+0x64>
 801c1d6:	2d07      	cmp	r5, #7
 801c1d8:	dc04      	bgt.n	801c1e4 <__hexnan+0x64>
 801c1da:	462a      	mov	r2, r5
 801c1dc:	4649      	mov	r1, r9
 801c1de:	4620      	mov	r0, r4
 801c1e0:	f7ff ffa8 	bl	801c134 <L_shift>
 801c1e4:	4544      	cmp	r4, r8
 801c1e6:	d952      	bls.n	801c28e <__hexnan+0x10e>
 801c1e8:	2300      	movs	r3, #0
 801c1ea:	f1a4 0904 	sub.w	r9, r4, #4
 801c1ee:	f844 3c04 	str.w	r3, [r4, #-4]
 801c1f2:	f8cd b008 	str.w	fp, [sp, #8]
 801c1f6:	464c      	mov	r4, r9
 801c1f8:	461d      	mov	r5, r3
 801c1fa:	9903      	ldr	r1, [sp, #12]
 801c1fc:	e7d7      	b.n	801c1ae <__hexnan+0x2e>
 801c1fe:	2a29      	cmp	r2, #41	@ 0x29
 801c200:	d157      	bne.n	801c2b2 <__hexnan+0x132>
 801c202:	3102      	adds	r1, #2
 801c204:	f8ca 1000 	str.w	r1, [sl]
 801c208:	f1bb 0f00 	cmp.w	fp, #0
 801c20c:	d051      	beq.n	801c2b2 <__hexnan+0x132>
 801c20e:	454c      	cmp	r4, r9
 801c210:	d206      	bcs.n	801c220 <__hexnan+0xa0>
 801c212:	2d07      	cmp	r5, #7
 801c214:	dc04      	bgt.n	801c220 <__hexnan+0xa0>
 801c216:	462a      	mov	r2, r5
 801c218:	4649      	mov	r1, r9
 801c21a:	4620      	mov	r0, r4
 801c21c:	f7ff ff8a 	bl	801c134 <L_shift>
 801c220:	4544      	cmp	r4, r8
 801c222:	d936      	bls.n	801c292 <__hexnan+0x112>
 801c224:	f1a8 0204 	sub.w	r2, r8, #4
 801c228:	4623      	mov	r3, r4
 801c22a:	f853 1b04 	ldr.w	r1, [r3], #4
 801c22e:	f842 1f04 	str.w	r1, [r2, #4]!
 801c232:	429f      	cmp	r7, r3
 801c234:	d2f9      	bcs.n	801c22a <__hexnan+0xaa>
 801c236:	1b3b      	subs	r3, r7, r4
 801c238:	f023 0303 	bic.w	r3, r3, #3
 801c23c:	3304      	adds	r3, #4
 801c23e:	3401      	adds	r4, #1
 801c240:	3e03      	subs	r6, #3
 801c242:	42b4      	cmp	r4, r6
 801c244:	bf88      	it	hi
 801c246:	2304      	movhi	r3, #4
 801c248:	4443      	add	r3, r8
 801c24a:	2200      	movs	r2, #0
 801c24c:	f843 2b04 	str.w	r2, [r3], #4
 801c250:	429f      	cmp	r7, r3
 801c252:	d2fb      	bcs.n	801c24c <__hexnan+0xcc>
 801c254:	683b      	ldr	r3, [r7, #0]
 801c256:	b91b      	cbnz	r3, 801c260 <__hexnan+0xe0>
 801c258:	4547      	cmp	r7, r8
 801c25a:	d128      	bne.n	801c2ae <__hexnan+0x12e>
 801c25c:	2301      	movs	r3, #1
 801c25e:	603b      	str	r3, [r7, #0]
 801c260:	2005      	movs	r0, #5
 801c262:	b007      	add	sp, #28
 801c264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c268:	3501      	adds	r5, #1
 801c26a:	2d08      	cmp	r5, #8
 801c26c:	f10b 0b01 	add.w	fp, fp, #1
 801c270:	dd06      	ble.n	801c280 <__hexnan+0x100>
 801c272:	4544      	cmp	r4, r8
 801c274:	d9c1      	bls.n	801c1fa <__hexnan+0x7a>
 801c276:	2300      	movs	r3, #0
 801c278:	f844 3c04 	str.w	r3, [r4, #-4]
 801c27c:	2501      	movs	r5, #1
 801c27e:	3c04      	subs	r4, #4
 801c280:	6822      	ldr	r2, [r4, #0]
 801c282:	f000 000f 	and.w	r0, r0, #15
 801c286:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801c28a:	6020      	str	r0, [r4, #0]
 801c28c:	e7b5      	b.n	801c1fa <__hexnan+0x7a>
 801c28e:	2508      	movs	r5, #8
 801c290:	e7b3      	b.n	801c1fa <__hexnan+0x7a>
 801c292:	9b01      	ldr	r3, [sp, #4]
 801c294:	2b00      	cmp	r3, #0
 801c296:	d0dd      	beq.n	801c254 <__hexnan+0xd4>
 801c298:	f1c3 0320 	rsb	r3, r3, #32
 801c29c:	f04f 32ff 	mov.w	r2, #4294967295
 801c2a0:	40da      	lsrs	r2, r3
 801c2a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801c2a6:	4013      	ands	r3, r2
 801c2a8:	f846 3c04 	str.w	r3, [r6, #-4]
 801c2ac:	e7d2      	b.n	801c254 <__hexnan+0xd4>
 801c2ae:	3f04      	subs	r7, #4
 801c2b0:	e7d0      	b.n	801c254 <__hexnan+0xd4>
 801c2b2:	2004      	movs	r0, #4
 801c2b4:	e7d5      	b.n	801c262 <__hexnan+0xe2>

0801c2b6 <__ascii_mbtowc>:
 801c2b6:	b082      	sub	sp, #8
 801c2b8:	b901      	cbnz	r1, 801c2bc <__ascii_mbtowc+0x6>
 801c2ba:	a901      	add	r1, sp, #4
 801c2bc:	b142      	cbz	r2, 801c2d0 <__ascii_mbtowc+0x1a>
 801c2be:	b14b      	cbz	r3, 801c2d4 <__ascii_mbtowc+0x1e>
 801c2c0:	7813      	ldrb	r3, [r2, #0]
 801c2c2:	600b      	str	r3, [r1, #0]
 801c2c4:	7812      	ldrb	r2, [r2, #0]
 801c2c6:	1e10      	subs	r0, r2, #0
 801c2c8:	bf18      	it	ne
 801c2ca:	2001      	movne	r0, #1
 801c2cc:	b002      	add	sp, #8
 801c2ce:	4770      	bx	lr
 801c2d0:	4610      	mov	r0, r2
 801c2d2:	e7fb      	b.n	801c2cc <__ascii_mbtowc+0x16>
 801c2d4:	f06f 0001 	mvn.w	r0, #1
 801c2d8:	e7f8      	b.n	801c2cc <__ascii_mbtowc+0x16>

0801c2da <_realloc_r>:
 801c2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2de:	4607      	mov	r7, r0
 801c2e0:	4614      	mov	r4, r2
 801c2e2:	460d      	mov	r5, r1
 801c2e4:	b921      	cbnz	r1, 801c2f0 <_realloc_r+0x16>
 801c2e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c2ea:	4611      	mov	r1, r2
 801c2ec:	f7fd bd9e 	b.w	8019e2c <_malloc_r>
 801c2f0:	b92a      	cbnz	r2, 801c2fe <_realloc_r+0x24>
 801c2f2:	f7fd fd27 	bl	8019d44 <_free_r>
 801c2f6:	4625      	mov	r5, r4
 801c2f8:	4628      	mov	r0, r5
 801c2fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2fe:	f000 f8ef 	bl	801c4e0 <_malloc_usable_size_r>
 801c302:	4284      	cmp	r4, r0
 801c304:	4606      	mov	r6, r0
 801c306:	d802      	bhi.n	801c30e <_realloc_r+0x34>
 801c308:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c30c:	d8f4      	bhi.n	801c2f8 <_realloc_r+0x1e>
 801c30e:	4621      	mov	r1, r4
 801c310:	4638      	mov	r0, r7
 801c312:	f7fd fd8b 	bl	8019e2c <_malloc_r>
 801c316:	4680      	mov	r8, r0
 801c318:	b908      	cbnz	r0, 801c31e <_realloc_r+0x44>
 801c31a:	4645      	mov	r5, r8
 801c31c:	e7ec      	b.n	801c2f8 <_realloc_r+0x1e>
 801c31e:	42b4      	cmp	r4, r6
 801c320:	4622      	mov	r2, r4
 801c322:	4629      	mov	r1, r5
 801c324:	bf28      	it	cs
 801c326:	4632      	movcs	r2, r6
 801c328:	f7fc fef1 	bl	801910e <memcpy>
 801c32c:	4629      	mov	r1, r5
 801c32e:	4638      	mov	r0, r7
 801c330:	f7fd fd08 	bl	8019d44 <_free_r>
 801c334:	e7f1      	b.n	801c31a <_realloc_r+0x40>

0801c336 <__ascii_wctomb>:
 801c336:	4603      	mov	r3, r0
 801c338:	4608      	mov	r0, r1
 801c33a:	b141      	cbz	r1, 801c34e <__ascii_wctomb+0x18>
 801c33c:	2aff      	cmp	r2, #255	@ 0xff
 801c33e:	d904      	bls.n	801c34a <__ascii_wctomb+0x14>
 801c340:	228a      	movs	r2, #138	@ 0x8a
 801c342:	601a      	str	r2, [r3, #0]
 801c344:	f04f 30ff 	mov.w	r0, #4294967295
 801c348:	4770      	bx	lr
 801c34a:	700a      	strb	r2, [r1, #0]
 801c34c:	2001      	movs	r0, #1
 801c34e:	4770      	bx	lr

0801c350 <__swhatbuf_r>:
 801c350:	b570      	push	{r4, r5, r6, lr}
 801c352:	460c      	mov	r4, r1
 801c354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c358:	2900      	cmp	r1, #0
 801c35a:	b096      	sub	sp, #88	@ 0x58
 801c35c:	4615      	mov	r5, r2
 801c35e:	461e      	mov	r6, r3
 801c360:	da0d      	bge.n	801c37e <__swhatbuf_r+0x2e>
 801c362:	89a3      	ldrh	r3, [r4, #12]
 801c364:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c368:	f04f 0100 	mov.w	r1, #0
 801c36c:	bf14      	ite	ne
 801c36e:	2340      	movne	r3, #64	@ 0x40
 801c370:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c374:	2000      	movs	r0, #0
 801c376:	6031      	str	r1, [r6, #0]
 801c378:	602b      	str	r3, [r5, #0]
 801c37a:	b016      	add	sp, #88	@ 0x58
 801c37c:	bd70      	pop	{r4, r5, r6, pc}
 801c37e:	466a      	mov	r2, sp
 801c380:	f000 f878 	bl	801c474 <_fstat_r>
 801c384:	2800      	cmp	r0, #0
 801c386:	dbec      	blt.n	801c362 <__swhatbuf_r+0x12>
 801c388:	9901      	ldr	r1, [sp, #4]
 801c38a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c38e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c392:	4259      	negs	r1, r3
 801c394:	4159      	adcs	r1, r3
 801c396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c39a:	e7eb      	b.n	801c374 <__swhatbuf_r+0x24>

0801c39c <__smakebuf_r>:
 801c39c:	898b      	ldrh	r3, [r1, #12]
 801c39e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c3a0:	079d      	lsls	r5, r3, #30
 801c3a2:	4606      	mov	r6, r0
 801c3a4:	460c      	mov	r4, r1
 801c3a6:	d507      	bpl.n	801c3b8 <__smakebuf_r+0x1c>
 801c3a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c3ac:	6023      	str	r3, [r4, #0]
 801c3ae:	6123      	str	r3, [r4, #16]
 801c3b0:	2301      	movs	r3, #1
 801c3b2:	6163      	str	r3, [r4, #20]
 801c3b4:	b003      	add	sp, #12
 801c3b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c3b8:	ab01      	add	r3, sp, #4
 801c3ba:	466a      	mov	r2, sp
 801c3bc:	f7ff ffc8 	bl	801c350 <__swhatbuf_r>
 801c3c0:	9f00      	ldr	r7, [sp, #0]
 801c3c2:	4605      	mov	r5, r0
 801c3c4:	4639      	mov	r1, r7
 801c3c6:	4630      	mov	r0, r6
 801c3c8:	f7fd fd30 	bl	8019e2c <_malloc_r>
 801c3cc:	b948      	cbnz	r0, 801c3e2 <__smakebuf_r+0x46>
 801c3ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c3d2:	059a      	lsls	r2, r3, #22
 801c3d4:	d4ee      	bmi.n	801c3b4 <__smakebuf_r+0x18>
 801c3d6:	f023 0303 	bic.w	r3, r3, #3
 801c3da:	f043 0302 	orr.w	r3, r3, #2
 801c3de:	81a3      	strh	r3, [r4, #12]
 801c3e0:	e7e2      	b.n	801c3a8 <__smakebuf_r+0xc>
 801c3e2:	89a3      	ldrh	r3, [r4, #12]
 801c3e4:	6020      	str	r0, [r4, #0]
 801c3e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c3ea:	81a3      	strh	r3, [r4, #12]
 801c3ec:	9b01      	ldr	r3, [sp, #4]
 801c3ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c3f2:	b15b      	cbz	r3, 801c40c <__smakebuf_r+0x70>
 801c3f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c3f8:	4630      	mov	r0, r6
 801c3fa:	f000 f84d 	bl	801c498 <_isatty_r>
 801c3fe:	b128      	cbz	r0, 801c40c <__smakebuf_r+0x70>
 801c400:	89a3      	ldrh	r3, [r4, #12]
 801c402:	f023 0303 	bic.w	r3, r3, #3
 801c406:	f043 0301 	orr.w	r3, r3, #1
 801c40a:	81a3      	strh	r3, [r4, #12]
 801c40c:	89a3      	ldrh	r3, [r4, #12]
 801c40e:	431d      	orrs	r5, r3
 801c410:	81a5      	strh	r5, [r4, #12]
 801c412:	e7cf      	b.n	801c3b4 <__smakebuf_r+0x18>

0801c414 <_raise_r>:
 801c414:	291f      	cmp	r1, #31
 801c416:	b538      	push	{r3, r4, r5, lr}
 801c418:	4605      	mov	r5, r0
 801c41a:	460c      	mov	r4, r1
 801c41c:	d904      	bls.n	801c428 <_raise_r+0x14>
 801c41e:	2316      	movs	r3, #22
 801c420:	6003      	str	r3, [r0, #0]
 801c422:	f04f 30ff 	mov.w	r0, #4294967295
 801c426:	bd38      	pop	{r3, r4, r5, pc}
 801c428:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c42a:	b112      	cbz	r2, 801c432 <_raise_r+0x1e>
 801c42c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c430:	b94b      	cbnz	r3, 801c446 <_raise_r+0x32>
 801c432:	4628      	mov	r0, r5
 801c434:	f000 f852 	bl	801c4dc <_getpid_r>
 801c438:	4622      	mov	r2, r4
 801c43a:	4601      	mov	r1, r0
 801c43c:	4628      	mov	r0, r5
 801c43e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c442:	f000 b839 	b.w	801c4b8 <_kill_r>
 801c446:	2b01      	cmp	r3, #1
 801c448:	d00a      	beq.n	801c460 <_raise_r+0x4c>
 801c44a:	1c59      	adds	r1, r3, #1
 801c44c:	d103      	bne.n	801c456 <_raise_r+0x42>
 801c44e:	2316      	movs	r3, #22
 801c450:	6003      	str	r3, [r0, #0]
 801c452:	2001      	movs	r0, #1
 801c454:	e7e7      	b.n	801c426 <_raise_r+0x12>
 801c456:	2100      	movs	r1, #0
 801c458:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c45c:	4620      	mov	r0, r4
 801c45e:	4798      	blx	r3
 801c460:	2000      	movs	r0, #0
 801c462:	e7e0      	b.n	801c426 <_raise_r+0x12>

0801c464 <raise>:
 801c464:	4b02      	ldr	r3, [pc, #8]	@ (801c470 <raise+0xc>)
 801c466:	4601      	mov	r1, r0
 801c468:	6818      	ldr	r0, [r3, #0]
 801c46a:	f7ff bfd3 	b.w	801c414 <_raise_r>
 801c46e:	bf00      	nop
 801c470:	2000003c 	.word	0x2000003c

0801c474 <_fstat_r>:
 801c474:	b538      	push	{r3, r4, r5, lr}
 801c476:	4d07      	ldr	r5, [pc, #28]	@ (801c494 <_fstat_r+0x20>)
 801c478:	2300      	movs	r3, #0
 801c47a:	4604      	mov	r4, r0
 801c47c:	4608      	mov	r0, r1
 801c47e:	4611      	mov	r1, r2
 801c480:	602b      	str	r3, [r5, #0]
 801c482:	f7e5 fe59 	bl	8002138 <_fstat>
 801c486:	1c43      	adds	r3, r0, #1
 801c488:	d102      	bne.n	801c490 <_fstat_r+0x1c>
 801c48a:	682b      	ldr	r3, [r5, #0]
 801c48c:	b103      	cbz	r3, 801c490 <_fstat_r+0x1c>
 801c48e:	6023      	str	r3, [r4, #0]
 801c490:	bd38      	pop	{r3, r4, r5, pc}
 801c492:	bf00      	nop
 801c494:	200670b4 	.word	0x200670b4

0801c498 <_isatty_r>:
 801c498:	b538      	push	{r3, r4, r5, lr}
 801c49a:	4d06      	ldr	r5, [pc, #24]	@ (801c4b4 <_isatty_r+0x1c>)
 801c49c:	2300      	movs	r3, #0
 801c49e:	4604      	mov	r4, r0
 801c4a0:	4608      	mov	r0, r1
 801c4a2:	602b      	str	r3, [r5, #0]
 801c4a4:	f7e5 fe58 	bl	8002158 <_isatty>
 801c4a8:	1c43      	adds	r3, r0, #1
 801c4aa:	d102      	bne.n	801c4b2 <_isatty_r+0x1a>
 801c4ac:	682b      	ldr	r3, [r5, #0]
 801c4ae:	b103      	cbz	r3, 801c4b2 <_isatty_r+0x1a>
 801c4b0:	6023      	str	r3, [r4, #0]
 801c4b2:	bd38      	pop	{r3, r4, r5, pc}
 801c4b4:	200670b4 	.word	0x200670b4

0801c4b8 <_kill_r>:
 801c4b8:	b538      	push	{r3, r4, r5, lr}
 801c4ba:	4d07      	ldr	r5, [pc, #28]	@ (801c4d8 <_kill_r+0x20>)
 801c4bc:	2300      	movs	r3, #0
 801c4be:	4604      	mov	r4, r0
 801c4c0:	4608      	mov	r0, r1
 801c4c2:	4611      	mov	r1, r2
 801c4c4:	602b      	str	r3, [r5, #0]
 801c4c6:	f7e5 fdd5 	bl	8002074 <_kill>
 801c4ca:	1c43      	adds	r3, r0, #1
 801c4cc:	d102      	bne.n	801c4d4 <_kill_r+0x1c>
 801c4ce:	682b      	ldr	r3, [r5, #0]
 801c4d0:	b103      	cbz	r3, 801c4d4 <_kill_r+0x1c>
 801c4d2:	6023      	str	r3, [r4, #0]
 801c4d4:	bd38      	pop	{r3, r4, r5, pc}
 801c4d6:	bf00      	nop
 801c4d8:	200670b4 	.word	0x200670b4

0801c4dc <_getpid_r>:
 801c4dc:	f7e5 bdc2 	b.w	8002064 <_getpid>

0801c4e0 <_malloc_usable_size_r>:
 801c4e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c4e4:	1f18      	subs	r0, r3, #4
 801c4e6:	2b00      	cmp	r3, #0
 801c4e8:	bfbc      	itt	lt
 801c4ea:	580b      	ldrlt	r3, [r1, r0]
 801c4ec:	18c0      	addlt	r0, r0, r3
 801c4ee:	4770      	bx	lr

0801c4f0 <sqrt>:
 801c4f0:	b508      	push	{r3, lr}
 801c4f2:	ed2d 8b04 	vpush	{d8-d9}
 801c4f6:	eeb0 8b40 	vmov.f64	d8, d0
 801c4fa:	f000 f819 	bl	801c530 <__ieee754_sqrt>
 801c4fe:	eeb4 8b48 	vcmp.f64	d8, d8
 801c502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c506:	d60c      	bvs.n	801c522 <sqrt+0x32>
 801c508:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 801c528 <sqrt+0x38>
 801c50c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801c510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c514:	d505      	bpl.n	801c522 <sqrt+0x32>
 801c516:	f7fc fdcd 	bl	80190b4 <__errno>
 801c51a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 801c51e:	2321      	movs	r3, #33	@ 0x21
 801c520:	6003      	str	r3, [r0, #0]
 801c522:	ecbd 8b04 	vpop	{d8-d9}
 801c526:	bd08      	pop	{r3, pc}
	...

0801c530 <__ieee754_sqrt>:
 801c530:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801c534:	4770      	bx	lr
	...

0801c538 <_init>:
 801c538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c53a:	bf00      	nop
 801c53c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c53e:	bc08      	pop	{r3}
 801c540:	469e      	mov	lr, r3
 801c542:	4770      	bx	lr

0801c544 <_fini>:
 801c544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c546:	bf00      	nop
 801c548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c54a:	bc08      	pop	{r3}
 801c54c:	469e      	mov	lr, r3
 801c54e:	4770      	bx	lr
