// $Id: $
// File name:   sram.sv
// Created:     12/11/2014
// Author:      Yinuo Li
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: sram
module sram
(
	input wire read_enable,
	input wire write_enable,
	input wire [15:0] address,
	input wire [7:0] write_data,
	output wire [7:0] read_data
	);

	reg [63:0] sram;
	reg read_data_r;
	reg write_data_r;

	always_comb
	begin
		if(address == 16'h0001 && write_enable == 1'b1) begin
		sram[63:0] = {sram[63:8],write_data};
		end else if (address == 16'h0002 && write_enable == 1'b1)begin
		sram[63:0] = {sram[63:16],write_data,sram[7:0]};
		end else if (address == 16'h003 && write_enable == 1'b1)begin
		sram[63:0] = {sram[63:24],write_data,sram[15:0]};
		end
	end




