#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 29 06:36:15 2022
# Process ID: 9864
# Current directory: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9876 C:\Users\Hamza\Desktop\riscv-single-cycle\riscv_single_cycle\riscv_single_cycle.xpr
# Log file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/vivado.log
# Journal file: C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
add_files -norecurse -scan_for_includes {{C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/DataMem.mem} {C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/RegisterMem.mem} {C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/InstructionMem.mem}}
import_files -norecurse {{C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/DataMem.mem} {C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/RegisterMem.mem} {C:/Users/Hamza/Downloads/Project Part 2-20220428T144339Z-001/Project Part 2/PP2_2019-EE-12/DesignCode/InstructionMem.mem}}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMem.mem] -no_script -reset -force -quiet
remove_files  C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMem.mem
export_ip_user_files -of_objects  [get_files C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMem.mem] -no_script -reset -force -quiet
remove_files  C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMem.mem
export_ip_user_files -of_objects  [get_files C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterMem.mem] -no_script -reset -force -quiet
remove_files  C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterMem.mem
launch_simulation
open_wave_config C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
source tb_Processor.tcl
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/instruction}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg
source tb_Processor.tcl
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/PC/pc_out}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/PC/pc_in}} 
run all
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/pc_in}} 
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/DP/pc_out}} 
relaunch_sim
current_wave_config {tb_Processor_behav.wcfg}
add_wave {{/tb_Processor/UUT/CTRL/type}} 
relaunch_sim
save_wave_config {C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.sim/sim_1/waves/tb_Processor_behav.wcfg}
close_sim
