{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 15:26:16 2024 " "Info: Processing started: Fri Aug 30 15:26:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock_project -c Clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Carrier_60:u3\|min_COUT~6 " "Warning: Node \"Carrier_60:u3\|min_COUT~6\"" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 9 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Carrier_60:u3\|hour_COUT~17 " "Warning: Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Music " "Info: Assuming node \"CLK_Music\" is an undefined clock" {  } { { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Music" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u15\|CLK_out " "Info: Detected ripple clock \"Devider_2:u15\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u15\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u16\|CLK_out " "Info: Detected ripple clock \"Devider_2:u16\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u16\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u17\|CLK_out " "Info: Detected ripple clock \"Devider_2:u17\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u17\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u18\|CLK_out " "Info: Detected ripple clock \"Devider_2:u18\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u18\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Devider_2:u19\|CLK_out " "Info: Detected ripple clock \"Devider_2:u19\|CLK_out\" as buffer" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Devider_2:u19\|CLK_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MOD_60:u4\|ones\[2\] register MOD_24:u5\|onesY\[3\] 32.26 MHz 31.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 32.26 MHz between source register \"MOD_60:u4\|ones\[2\]\" and destination register \"MOD_24:u5\|onesY\[3\]\" (period= 31.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register register " "Info: + Longest register to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MOD_60:u4\|ones\[2\] 1 REG LC6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 8; REG Node = 'MOD_60:u4\|ones\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOD_60:u4|ones[2] } "NODE_NAME" } } { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 9.000 ns Carrier_60:u3\|hour_COUT~17 2 COMB LOOP LC66 13 " "Info: 2: + IC(0.000 ns) + CELL(9.000 ns) = 9.000 ns; Loc. = LC66; Fanout = 13; COMB LOOP Node = 'Carrier_60:u3\|hour_COUT~17'" { { "Info" "ITDB_PART_OF_SCC" "Carrier_60:u3\|hour_COUT~17 LC66 " "Info: Loc. = LC66; Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } } { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { MOD_60:u4|ones[2] Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns MOD_24:u5\|onesY~76 3 COMB LC26 5 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC26; Fanout = 5; COMB Node = 'MOD_24:u5\|onesY~76'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 26.000 ns MOD_24:u5\|onesY\[3\] 4 REG LC114 14 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC114; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 84.62 % ) " "Info: Total cell delay = 22.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 4.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { MOD_60:u4|ones[2] Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { MOD_60:u4|ones[2] {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 9.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|onesY\[3\] 2 REG LC114 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC114; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_60:u4\|ones\[2\] 2 REG LC6 8 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC6; Fanout = 8; REG Node = 'MOD_60:u4\|ones\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_60:u4|ones[2] } "NODE_NAME" } } { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|ones[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|ones[2] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|ones[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|ones[2] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "MOD_60.v" "" { Text "D:/Desktop/Clock_alarm/MOD_60.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { MOD_60:u4|ones[2] Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { MOD_60:u4|ones[2] {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 9.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_60:u4|ones[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_60:u4|ones[2] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Music register Devider_2:u20\|CLK_out register Devider_2:u20\|CLK_out 76.92 MHz 13.0 ns Internal " "Info: Clock \"CLK_Music\" has Internal fmax of 76.92 MHz between source register \"Devider_2:u20\|CLK_out\" and destination register \"Devider_2:u20\|CLK_out\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Devider_2:u20\|CLK_out 1 REG LC124 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns Devider_2:u20\|CLK_out 2 REG LC124 4 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Devider_2:u20|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music destination 55.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Music\" to destination register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC120 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC128 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC128; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC127 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC127; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC121 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC121; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC124 4 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music source 55.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Music\" to source register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC120 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC128 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC128; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC127 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC127; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC121 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC121; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC124 4 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u20|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Devider_2:u20|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MOD_24:u5\|onesY\[3\] EN_setalarm CLK 30.000 ns register " "Info: tsu for register \"MOD_24:u5\|onesY\[3\]\" (data pin = \"EN_setalarm\", clock pin = \"CLK\") is 30.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.000 ns + Longest pin register " "Info: + Longest pin to register delay is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN_setalarm 1 PIN PIN_54 145 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 145; PIN Node = 'EN_setalarm'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_setalarm } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns comb~8 2 COMB SEXP65 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP65; Fanout = 4; COMB Node = 'comb~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { EN_setalarm comb~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns Carrier_60:u3\|hour_COUT~17 3 COMB LOOP LC66 13 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC66; Fanout = 13; COMB LOOP Node = 'Carrier_60:u3\|hour_COUT~17'" { { "Info" "ITDB_PART_OF_SCC" "Carrier_60:u3\|hour_COUT~17 LC66 " "Info: Loc. = LC66; Node \"Carrier_60:u3\|hour_COUT~17\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } } { "Carrier_60.v" "" { Text "D:/Desktop/Clock_alarm/Carrier_60.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { comb~8 Carrier_60:u3|hour_COUT~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns MOD_24:u5\|onesY~76 4 COMB LC26 5 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC26; Fanout = 5; COMB Node = 'MOD_24:u5\|onesY~76'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 36.000 ns MOD_24:u5\|onesY\[3\] 5 REG LC114 14 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 36.000 ns; Loc. = LC114; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 83.33 % ) " "Info: Total cell delay = 30.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { EN_setalarm comb~8 Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { EN_setalarm {} EN_setalarm~out {} comb~8 {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|onesY\[3\] 2 REG LC114 14 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC114; Fanout = 14; REG Node = 'MOD_24:u5\|onesY\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { EN_setalarm comb~8 Carrier_60:u3|hour_COUT~17 MOD_24:u5|onesY~76 MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { EN_setalarm {} EN_setalarm~out {} comb~8 {} Carrier_60:u3|hour_COUT~17 {} MOD_24:u5|onesY~76 {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|onesY[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|onesY[3] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Music Speaker Devider_2:u20\|CLK_out 69.000 ns register " "Info: tco from clock \"CLK_Music\" to destination pin \"Speaker\" through register \"Devider_2:u20\|CLK_out\" is 69.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Music source 55.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Music\" to source register is 55.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK_Music 1 CLK PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 1; CLK Node = 'CLK_Music'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Music } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns Devider_2:u15\|CLK_out 2 REG LC120 2 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC120; Fanout = 2; REG Node = 'Devider_2:u15\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_Music Devider_2:u15|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns Devider_2:u16\|CLK_out 3 REG LC128 2 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC128; Fanout = 2; REG Node = 'Devider_2:u16\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u15|CLK_out Devider_2:u16|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns Devider_2:u17\|CLK_out 4 REG LC127 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC127; Fanout = 2; REG Node = 'Devider_2:u17\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u16|CLK_out Devider_2:u17|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Devider_2:u18\|CLK_out 5 REG LC126 2 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC126; Fanout = 2; REG Node = 'Devider_2:u18\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u17|CLK_out Devider_2:u18|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 47.000 ns Devider_2:u19\|CLK_out 6 REG LC121 2 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 47.000 ns; Loc. = LC121; Fanout = 2; REG Node = 'Devider_2:u19\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u18|CLK_out Devider_2:u19|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 55.000 ns Devider_2:u20\|CLK_out 7 REG LC124 4 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 55.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.000 ns ( 78.18 % ) " "Info: Total cell delay = 43.000 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 21.82 % ) " "Info: Total interconnect delay = 12.000 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Devider_2:u20\|CLK_out 1 REG LC124 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC124; Fanout = 4; REG Node = 'Devider_2:u20\|CLK_out'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Devider_2:u20|CLK_out } "NODE_NAME" } } { "Devider_2.v" "" { Text "D:/Desktop/Clock_alarm/Devider_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Music_output:u13\|Music~56 2 COMB LC80 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC80; Fanout = 1; COMB Node = 'Music_output:u13\|Music~56'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~56 } "NODE_NAME" } } { "Music_output.v" "" { Text "D:/Desktop/Clock_alarm/Music_output.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns Speaker 3 PIN PIN_52 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'Speaker'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Music_output:u13|Music~56 Speaker } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~56 Speaker } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Devider_2:u20|CLK_out {} Music_output:u13|Music~56 {} Speaker {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "55.000 ns" { CLK_Music Devider_2:u15|CLK_out Devider_2:u16|CLK_out Devider_2:u17|CLK_out Devider_2:u18|CLK_out Devider_2:u19|CLK_out Devider_2:u20|CLK_out } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "55.000 ns" { CLK_Music {} CLK_Music~out {} Devider_2:u15|CLK_out {} Devider_2:u16|CLK_out {} Devider_2:u17|CLK_out {} Devider_2:u18|CLK_out {} Devider_2:u19|CLK_out {} Devider_2:u20|CLK_out {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { Devider_2:u20|CLK_out Music_output:u13|Music~56 Speaker } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { Devider_2:u20|CLK_out {} Music_output:u13|Music~56 {} Speaker {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN_work sec_high_D 23.000 ns Longest " "Info: Longest tpd from source pin \"EN_work\" to destination pin \"sec_high_D\" is 23.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN_work 1 PIN PIN_81 148 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 148; PIN Node = 'EN_work'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_work } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns Flash_controller:u14\|shadow2\[0\]~11sexpand0 2 COMB SEXP49 4 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP49; Fanout = 4; COMB Node = 'Flash_controller:u14\|shadow2\[0\]~11sexpand0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { EN_work Flash_controller:u14|shadow2[0]~11sexpand0 } "NODE_NAME" } } { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns Flash_controller:u14\|shadow2\[3\]~57 3 COMB LC49 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC49; Fanout = 1; COMB Node = 'Flash_controller:u14\|shadow2\[3\]~57'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Flash_controller:u14|shadow2[0]~11sexpand0 Flash_controller:u14|shadow2[3]~57 } "NODE_NAME" } } { "Flash_controller.v" "" { Text "D:/Desktop/Clock_alarm/Flash_controller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 23.000 ns sec_high_D 4 PIN PIN_41 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 23.000 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'sec_high_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Flash_controller:u14|shadow2[3]~57 sec_high_D } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 91.30 % ) " "Info: Total cell delay = 21.000 ns ( 91.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 8.70 % ) " "Info: Total interconnect delay = 2.000 ns ( 8.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { EN_work Flash_controller:u14|shadow2[0]~11sexpand0 Flash_controller:u14|shadow2[3]~57 sec_high_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { EN_work {} EN_work~out {} Flash_controller:u14|shadow2[0]~11sexpand0 {} Flash_controller:u14|shadow2[3]~57 {} sec_high_D {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MOD_24:u5\|tensY\[0\] setTime_high_A CLK 4.000 ns register " "Info: th for register \"MOD_24:u5\|tensY\[0\]\" (data pin = \"setTime_high_A\", clock pin = \"CLK\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_58 105 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 105; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|tensY\[0\] 2 REG LC29 9 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC29; Fanout = 9; REG Node = 'MOD_24:u5\|tensY\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns setTime_high_A 1 PIN PIN_75 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_75; Fanout = 7; PIN Node = 'setTime_high_A'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { setTime_high_A } "NODE_NAME" } } { "Clock_project.v" "" { Text "D:/Desktop/Clock_alarm/Clock_project.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns MOD_24:u5\|tensY\[0\] 2 REG LC29 9 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC29; Fanout = 9; REG Node = 'MOD_24:u5\|tensY\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "MOD_24.v" "" { Text "D:/Desktop/Clock_alarm/MOD_24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { setTime_high_A {} setTime_high_A~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLK MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLK {} CLK~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { setTime_high_A MOD_24:u5|tensY[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { setTime_high_A {} setTime_high_A~out {} MOD_24:u5|tensY[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 15:26:16 2024 " "Info: Processing ended: Fri Aug 30 15:26:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
