// Seed: 967717695
module module_0;
  logic id_1 = -id_1 ^ -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd83
) (
    input tri0 id_0,
    output supply1 _id_1[id_1 : 1 'b0],
    input tri id_2,
    output tri1 id_3
);
  logic id_5;
  module_0 modCall_1 ();
  wire id_6, id_7;
  assign id_7 = id_6;
endmodule
module module_2 #(
    parameter id_2  = 32'd30,
    parameter id_22 = 32'd62,
    parameter id_3  = 32'd23
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13[1 :-1'd0],
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire _id_2;
  input wire id_1;
  wire [id_3 : ~  1] id_17, id_18, id_19;
  module_0 modCall_1 ();
  wire [id_2 : 1] id_20, id_21, _id_22;
  wire id_23[1 'b0 &  1 : id_22];
endmodule
