Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 30 15:34:45 2023
| Host         : Lazar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_RISCV_timing_summary_routed.rpt -pb TOP_RISCV_timing_summary_routed.pb -rpx TOP_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_RISCV
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1439)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3902)
5. checking no_input_delay (65)
6. checking no_output_delay (100)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1439)
---------------------------
 There are 1439 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3902)
---------------------------------------------------
 There are 3902 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (100)
---------------------------------
 There are 100 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4002          inf        0.000                      0                 4002           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4002 Endpoints
Min Delay          4002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[56]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 1.294ns (11.210%)  route 10.249ns (88.790%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.916    11.543    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y68          FDCE                                         f  data/IF_ID_reg_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[57]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 1.294ns (11.210%)  route 10.249ns (88.790%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.916    11.543    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y68          FDCE                                         f  data/IF_ID_reg_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[58]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 1.294ns (11.210%)  route 10.249ns (88.790%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.916    11.543    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y68          FDCE                                         f  data/IF_ID_reg_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[59]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 1.294ns (11.210%)  route 10.249ns (88.790%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.916    11.543    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y68          FDCE                                         f  data/IF_ID_reg_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[52]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 1.294ns (11.311%)  route 10.146ns (88.689%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.812    11.440    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y67          FDCE                                         f  data/IF_ID_reg_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[53]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 1.294ns (11.311%)  route 10.146ns (88.689%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.812    11.440    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y67          FDCE                                         f  data/IF_ID_reg_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[54]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 1.294ns (11.311%)  route 10.146ns (88.689%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.812    11.440    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y67          FDCE                                         f  data/IF_ID_reg_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[55]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 1.294ns (11.311%)  route 10.146ns (88.689%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.812    11.440    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y67          FDCE                                         f  data/IF_ID_reg_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[48]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 1.294ns (11.421%)  route 10.036ns (88.579%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.702    11.330    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y66          FDCE                                         f  data/IF_ID_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/IF_ID_reg_reg[49]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 1.294ns (11.421%)  route 10.036ns (88.579%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[22]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  data/IF_ID_reg_reg[22]/Q
                         net (fo=134, routed)         4.764     5.033    data/Reg_bank/ID_EX_reg_reg[95]_0
    SLICE_X11Y99         MUXF7 (Prop_muxf7_S_O)       0.174     5.207 r  data/Reg_bank/ID_EX_reg_reg[90]_i_6/O
                         net (fo=1, routed)           0.000     5.207    data/Reg_bank/ID_EX_reg_reg[90]_i_6_n_0
    SLICE_X11Y99         MUXF8 (Prop_muxf8_I1_O)      0.054     5.261 r  data/Reg_bank/ID_EX_reg_reg[90]_i_2/O
                         net (fo=1, routed)           0.643     5.904    data/Reg_bank/ID_EX_reg_reg[90]_i_2_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.153     6.057 r  data/Reg_bank/ID_EX_reg[90]_i_1/O
                         net (fo=2, routed)           0.582     6.639    control/branch_condition_o0_carry__1_i_1_0[26]
    SLICE_X14Y94         LUT5 (Prop_lut5_I1_O)        0.053     6.692 r  control/branch_condition_o0_carry__1_i_8/O
                         net (fo=1, routed)           0.664     7.356    control/branch_condition_o0_carry__1_i_8_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.053     7.409 r  control/branch_condition_o0_carry__1_i_6/O
                         net (fo=1, routed)           0.730     8.139    control/branch_condition_o0_carry__1_i_6_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.053     8.192 r  control/branch_condition_o0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.192    data/IF_ID_reg_reg[15]_rep__0_1[0]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.325     8.517 f  data/branch_condition_o0_carry__1/CO[2]
                         net (fo=33, routed)          0.951     9.467    data/branch_condition_s
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.160     9.627 f  data/IF_ID_reg[95]_i_1/O
                         net (fo=106, routed)         1.702    11.330    data/IF_ID_reg[95]_i_1_n_0
    SLICE_X2Y66          FDCE                                         f  data/IF_ID_reg_reg[49]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data/program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.100ns (60.697%)  route 0.065ns (39.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  data/program_counter_reg[3]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[3]/Q
                         net (fo=3, routed)           0.065     0.165    data/Q[3]
    SLICE_X1Y62          FDCE                                         r  data/IF_ID_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/program_counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[95]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.100ns (60.697%)  route 0.065ns (39.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  data/program_counter_reg[31]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[31]/Q
                         net (fo=3, routed)           0.065     0.165    data/Q[31]
    SLICE_X1Y69          FDCE                                         r  data/IF_ID_reg_reg[95]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/IF_ID_reg_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/program_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.146ns (73.263%)  route 0.053ns (26.737%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  data/IF_ID_reg_reg[34]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  data/IF_ID_reg_reg[34]/Q
                         net (fo=1, routed)           0.053     0.171    data/IF_ID_reg_reg_n_0_[34]
    SLICE_X3Y62          LUT4 (Prop_lut4_I2_O)        0.028     0.199 r  data/program_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.199    data/program_counter[2]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  data/program_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.563%)  route 0.102ns (50.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  data/program_counter_reg[5]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[5]/Q
                         net (fo=3, routed)           0.102     0.202    data/Q[5]
    SLICE_X1Y63          FDCE                                         r  data/IF_ID_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[65]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.262%)  route 0.103ns (50.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  data/program_counter_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[1]/Q
                         net (fo=3, routed)           0.103     0.203    data/Q[1]
    SLICE_X1Y62          FDCE                                         r  data/IF_ID_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/program_counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[85]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.262%)  route 0.103ns (50.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  data/program_counter_reg[21]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[21]/Q
                         net (fo=3, routed)           0.103     0.203    data/Q[21]
    SLICE_X1Y67          FDCE                                         r  data/IF_ID_reg_reg[85]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/EX_MEM_reg_reg[80]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/MEM_WB_reg_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (48.050%)  route 0.108ns (51.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  data/EX_MEM_reg_reg[80]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data/EX_MEM_reg_reg[80]/Q
                         net (fo=7, routed)           0.108     0.208    data/EX_MEM_reg_reg[95]_0[16]
    SLICE_X3Y93          FDCE                                         r  data/MEM_WB_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/program_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/IF_ID_reg_reg[81]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.100ns (48.048%)  route 0.108ns (51.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  data/program_counter_reg[17]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  data/program_counter_reg[17]/Q
                         net (fo=3, routed)           0.108     0.208    data/Q[17]
    SLICE_X1Y66          FDCE                                         r  data/IF_ID_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/EX_MEM_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/MEM_WB_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  data/EX_MEM_reg_reg[10]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data/EX_MEM_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     0.209    data/EX_MEM_reg[10]
    SLICE_X3Y71          FDCE                                         r  data/MEM_WB_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data/EX_MEM_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data/MEM_WB_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  data/EX_MEM_reg_reg[11]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data/EX_MEM_reg_reg[11]/Q
                         net (fo=1, routed)           0.109     0.209    data/EX_MEM_reg[11]
    SLICE_X3Y71          FDCE                                         r  data/MEM_WB_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------





