/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 384 96 656 240)
	(text "UART_Demo" (rect 98 -1 186 15)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 37 14)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 41 75)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 80 72))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset_reset_n" (rect 0 0 80 14)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 101 84 115)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112))
	)
	(port
		(pt 272 72)
		(output)
		(text "pll_0_locked_export" (rect 0 0 113 14)(font "Arial" (font_size 8)))
		(text "pll_0_locked_export" (rect 171 61 284 75)(font "Arial" (font_size 8)))
		(line (pt 272 72)(pt 160 72))
	)
	(drawing
		(text "clk" (rect 65 43 82 58)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 85 67 99 79)(font "Arial" (color 0 0 0)))
		(text "pll_0_locked" (rect 161 43 243 58)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 130 67 160 79)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 51 83 84 98)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 85 107 121 119)(font "Arial" (color 0 0 0)))
		(text " UART_Demo " (rect 209 128 280 140)(font "Arial" ))
		(line (pt 80 32)(pt 160 32))
		(line (pt 160 32)(pt 160 128))
		(line (pt 80 128)(pt 160 128))
		(line (pt 80 32)(pt 80 128))
		(line (pt 81 52)(pt 81 76))
		(line (pt 82 52)(pt 82 76))
		(line (pt 159 52)(pt 159 76))
		(line (pt 158 52)(pt 158 76))
		(line (pt 81 92)(pt 81 116))
		(line (pt 82 92)(pt 82 116))
		(line (pt 0 0)(pt 272 0))
		(line (pt 272 0)(pt 272 144))
		(line (pt 0 144)(pt 272 144))
		(line (pt 0 0)(pt 0 144))
	)
)
