
---------- Begin Simulation Statistics ----------
final_tick                                 8425599375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    371                       # Simulator instruction rate (inst/s)
host_mem_usage                                7557916                       # Number of bytes of host memory used
host_op_rate                                      380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18508.32                       # Real time elapsed on the host
host_tick_rate                                 180179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6865789                       # Number of instructions simulated
sim_ops                                       7039796                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003335                       # Number of seconds simulated
sim_ticks                                  3334813125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.486331                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25449                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34166                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2466                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32170                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3825                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              446                       # Number of indirect misses.
system.cpu.branchPred.lookups                   58304                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          507                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      352806                       # Number of instructions committed
system.cpu.committedOps                        378601                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.564749                       # CPI: cycles per instruction
system.cpu.discardedOps                          6737                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             249031                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57980                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            28220                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          473215                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389902                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           904859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  273229     72.17%     72.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                    712      0.19%     72.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62833     16.60%     88.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41827     11.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   378601                       # Class of committed instruction
system.cpu.quiesceCycles                      4430842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          431644                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116348                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        26302                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10067966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160014                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010307                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159997     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160014                       # Request fanout histogram
system.membus.reqLayer6.occupancy           364841500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5743625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              453515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1055250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4424625                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          685906120                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103003375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           674995                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          679                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    899484241                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182899                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182899    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182899                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    390395500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4244848353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    786083028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5030931381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2358249085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2220684555                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4578933640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6603097437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3006767583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9609865021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4394849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       345447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4740296                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4394849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4394849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4394849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       345447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4740296                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           49                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2220684555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4145360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2224829915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         940383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    786083028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            787023411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         940383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3006767583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4145360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3011853325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000512196000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3731494020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  579000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6771244020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32223.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58473.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.622901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.054081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.347855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          261      2.46%      4.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109      1.03%      5.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.56%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          174      1.64%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          121      1.14%     10.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          159      1.50%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.91%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9163     86.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10602                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2901.075000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2321.922821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.557088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      2.50%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1025.475000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1025.471724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.631052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7     17.50%     17.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           33     82.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7411200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2222.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       787.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2224.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    787.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3334720000                       # Total gap between requests
system.mem_ctrls.avgGap                      21248.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2218266428.347465515137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4106976.759005048778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1420169.533487727167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 785795156.062905311584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           49                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6761767645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9476375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6781987875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  57729011000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58436.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43872.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 138407915.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1409399.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5232772.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3651328.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           210633075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57006155.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31923618.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56195640.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23833857.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388476447.375001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.491219                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1224322160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    180390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1931357215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10144269.688645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2040443.315349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5654750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5656213750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2769385625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       117453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           117453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       117453                       # number of overall hits
system.cpu.icache.overall_hits::total          117453                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9948750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9948750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9948750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9948750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       117682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       117682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       117682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       117682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43444.323144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43444.323144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43444.323144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43444.323144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9586875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9586875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9586875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9586875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001946                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.082969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.082969                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       117453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          117453                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9948750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9948750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       117682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       117682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43444.323144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43444.323144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9586875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9586875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.082969                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.384832                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5748.075000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.384832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.676533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            235593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           235593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       101965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           101965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       101965                       # number of overall hits
system.cpu.dcache.overall_hits::total          101965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          328                       # number of overall misses
system.cpu.dcache.overall_misses::total           328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25773250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25773250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25773250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25773250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       102293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       102293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       102293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       102293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003206                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003206                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78576.981707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78576.981707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78576.981707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78576.981707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           49                       # number of writebacks
system.cpu.dcache.writebacks::total                49                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17247500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17247500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5929750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5929750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73707.264957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73707.264957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73707.264957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73707.264957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2104.987575                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2104.987575                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     81                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67257.462687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67257.462687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8811125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8811125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5929750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5929750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65754.664179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65754.664179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.695971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.695971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86395.618557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86395.618557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8436375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8436375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84363.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84363.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.512699                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1642.888889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.512699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            409406                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           409406                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8425599375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8425685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    371                       # Simulator instruction rate (inst/s)
host_mem_usage                                7557916                       # Number of bytes of host memory used
host_op_rate                                      380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18508.47                       # Real time elapsed on the host
host_tick_rate                                 180182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6865798                       # Number of instructions simulated
sim_ops                                       7039811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003335                       # Number of seconds simulated
sim_ticks                                  3334898750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.474000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25450                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34173                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                392                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2468                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32170                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3825                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              446                       # Number of indirect misses.
system.cpu.branchPred.lookups                   58313                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          507                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      352815                       # Number of instructions committed
system.cpu.committedOps                        378616                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.565072                       # CPI: cycles per instruction
system.cpu.discardedOps                          6744                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             249052                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57980                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            28221                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          473305                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389853                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           904996                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  273237     72.17%     72.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                    712      0.19%     72.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62839     16.60%     88.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41827     11.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   378616                       # Class of committed instruction
system.cpu.quiesceCycles                      4430842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          431691                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116349                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        26430                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10068094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160015                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010307                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159998     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160015                       # Request fanout histogram
system.membus.reqLayer6.occupancy           364848750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5743625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              453515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1055250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4430375                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          685906120                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103003375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           674995                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          679                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    899484241                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182899                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182899    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182899                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    390395500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4244739364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    786062845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5030802210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2358188536                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2220627538                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4578816074                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6602927900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3006690383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9609618283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4394736                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       345438                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4740174                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4394736                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4394736                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4394736                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       345438                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4740174                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2220627538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4164444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2224791982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         959549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    786062845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            787022395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         959549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3006690383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4164444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3011814377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000512196000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41010                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3731494020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  579005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6771270270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32223.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58473.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.622901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.054081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.347855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          261      2.46%      4.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109      1.03%      5.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.56%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          174      1.64%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          121      1.14%     10.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          159      1.50%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      1.91%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9163     86.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10602                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2901.075000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2321.922821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.557088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      2.50%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1025.475000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1025.471724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.631052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7     17.50%     17.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           33     82.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7411264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2222.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       787.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2224.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    787.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3334975000                       # Total gap between requests
system.mem_ctrls.avgGap                      21250.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2218209473.376065731049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4126062.297993305139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1420133.070006998023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 785774980.424818038940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6761767645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9502625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6781987875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  57729011000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58436.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43790.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 135639757.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1409399.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5232772.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3651328.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        210634893.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57006155.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31923618.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56197937.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23833857.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388480563.675001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.489463                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1224322160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    180390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1931442840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10144269.688645                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2040443.315349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5654750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5656299375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2769385625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       117465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           117465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       117465                       # number of overall hits
system.cpu.icache.overall_hits::total          117465                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9948750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9948750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9948750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9948750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       117694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       117694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       117694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       117694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43444.323144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43444.323144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43444.323144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43444.323144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9586875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9586875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9586875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9586875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001946                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.082969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.082969                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       117465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          117465                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9948750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9948750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       117694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       117694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43444.323144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43444.323144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9586875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9586875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.082969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.082969                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.384951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1995340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5103.171355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.384951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.676533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            235617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           235617                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       101969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           101969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       101969                       # number of overall hits
system.cpu.dcache.overall_hits::total          101969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          329                       # number of overall misses
system.cpu.dcache.overall_misses::total           329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25833250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25833250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25833250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25833250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       102298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       102298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       102298                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       102298                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003216                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003216                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78520.516717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78520.516717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78520.516717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78520.516717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17306250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17306250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17306250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17306250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5929750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5929750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002297                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002297                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002297                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73643.617021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73643.617021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73643.617021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73643.617021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2104.987575                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2104.987575                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     82                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9072500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9072500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67203.703704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67203.703704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8869875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8869875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5929750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5929750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65702.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65702.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.695971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.695971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004984                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86395.618557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86395.618557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8436375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8436375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84363.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84363.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           395.514201                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              235234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            438.869403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   395.514201                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            409427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           409427                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8425685000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
