<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p812" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_812{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_812{left:582px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3_812{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_812{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_812{left:96px;bottom:1035px;letter-spacing:-0.06px;}
#t6_812{left:168px;bottom:1035px;letter-spacing:0.2px;}
#t7_812{left:96px;bottom:999px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t8_812{left:96px;bottom:977px;letter-spacing:0.12px;word-spacing:-1.06px;}
#t9_812{left:96px;bottom:956px;letter-spacing:0.13px;word-spacing:-0.58px;}
#ta_812{left:96px;bottom:934px;letter-spacing:0.14px;word-spacing:-0.61px;}
#tb_812{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_812{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.53px;}
#td_812{left:96px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.47px;}
#te_812{left:96px;bottom:835px;letter-spacing:0.1px;word-spacing:-0.47px;}
#tf_812{left:96px;bottom:814px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tg_812{left:96px;bottom:764px;letter-spacing:-0.06px;}
#th_812{left:168px;bottom:764px;letter-spacing:0.2px;}
#ti_812{left:96px;bottom:728px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tj_812{left:96px;bottom:707px;letter-spacing:0.06px;word-spacing:-0.38px;}
#tk_812{left:96px;bottom:685px;letter-spacing:0.04px;word-spacing:-0.36px;}
#tl_812{left:96px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tm_812{left:96px;bottom:643px;letter-spacing:0.13px;word-spacing:-0.87px;}
#tn_812{left:96px;bottom:621px;letter-spacing:0.13px;word-spacing:-0.87px;}
#to_812{left:96px;bottom:600px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tp_812{left:96px;bottom:578px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tq_812{left:96px;bottom:539px;letter-spacing:-0.02px;}
#tr_812{left:172px;bottom:539px;letter-spacing:0.17px;word-spacing:-0.03px;}
#ts_812{left:96px;bottom:505px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tt_812{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_812{left:96px;bottom:453px;}
#tv_812{left:124px;bottom:453px;letter-spacing:0.07px;word-spacing:-0.38px;}
#tw_812{left:124px;bottom:432px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tx_812{left:124px;bottom:410px;letter-spacing:0.11px;word-spacing:-0.75px;}
#ty_812{left:96px;bottom:383px;}
#tz_812{left:124px;bottom:383px;letter-spacing:0.1px;word-spacing:-1.14px;}
#t10_812{left:124px;bottom:361px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t11_812{left:124px;bottom:340px;letter-spacing:0.07px;word-spacing:-0.38px;}
#t12_812{left:124px;bottom:319px;letter-spacing:0.05px;word-spacing:-0.36px;}
#t13_812{left:96px;bottom:291px;}
#t14_812{left:124px;bottom:291px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_812{left:124px;bottom:270px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t16_812{left:124px;bottom:248px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_812{left:124px;bottom:221px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t18_812{left:124px;bottom:199px;letter-spacing:0.14px;word-spacing:2.29px;}
#t19_812{left:124px;bottom:178px;letter-spacing:0.13px;word-spacing:1.29px;}
#t1a_812{left:124px;bottom:157px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_812{left:96px;bottom:129px;}
#t1c_812{left:124px;bottom:129px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t1d_812{left:124px;bottom:108px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1e_812{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_812{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_812{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_812{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s4_812{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_812{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_812{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_812{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts812" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg812Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg812" style="-webkit-user-select: none;"><object width="935" height="1210" data="812/812.svg" type="image/svg+xml" id="pdf812" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_812" class="t s1_812">357 </span><span id="t2_812" class="t s2_812">SSE, MMX, and x87 Programming </span>
<span id="t3_812" class="t s1_812">AMD64 Technology </span><span id="t4_812" class="t s1_812">24593—Rev. 3.41—June 2023 </span>
<span id="t5_812" class="t s3_812">11.5.5 </span><span id="t6_812" class="t s3_812">YMM States and Supported Operating Modes </span>
<span id="t7_812" class="t s4_812">Extended instructions operate on YMM states by means of extended (XOP/VEX) prefix encoding. </span>
<span id="t8_812" class="t s4_812">When a processor supports YMM states, the states exist in all operating modes, but interfaces to access </span>
<span id="t9_812" class="t s4_812">the YMM states may vary by mode. Processor support for extended prefix encoding is independent of </span>
<span id="ta_812" class="t s4_812">processor support of YMM states. </span>
<span id="tb_812" class="t s4_812">Instructions that use extended prefix encoding are generally supported in long and protected modes, </span>
<span id="tc_812" class="t s4_812">but are not supported in real or virtual 8086 modes, or when entering SMM mode. Bits 255:128 of the </span>
<span id="td_812" class="t s4_812">YMM register state are maintained across transitions into and out of these modes. The </span>
<span id="te_812" class="t s4_812">XSAVE/XRSTOR instructions function in all operating modes; XRSTOR can modify YMM register </span>
<span id="tf_812" class="t s4_812">state in any operating mode, using state information from the XSAVE/XRSTOR area. </span>
<span id="tg_812" class="t s3_812">11.5.6 </span><span id="th_812" class="t s3_812">Extended SSE Execution State Management </span>
<span id="ti_812" class="t s4_812">Operating system software must use the XSAVE/XRSTOR instructions for extended SSE execution </span>
<span id="tj_812" class="t s4_812">state management. XSAVEOPT, a performance optimized version of XSAVE, may be used instead of </span>
<span id="tk_812" class="t s4_812">XSAVE once the XSAVE/XRSTOR save area is initialized. In the following discussion XSAVEOPT </span>
<span id="tl_812" class="t s4_812">may be substituted for the instruction XSAVE. The instructions also provide an interface to manage </span>
<span id="tm_812" class="t s4_812">XMM/MXCSR states and x87 FPU states in conjunction with processor extended states. An operating </span>
<span id="tn_812" class="t s4_812">system must enable extended SSE execution state management prior to the execution of extended SSE </span>
<span id="to_812" class="t s4_812">instructions. Attempting to execute an extended SSE instruction without enabling execution state </span>
<span id="tp_812" class="t s4_812">management causes a #UD exception. </span>
<span id="tq_812" class="t s5_812">11.5.6.1 </span><span id="tr_812" class="t s5_812">Enabling Extended SSE Instruction Execution </span>
<span id="ts_812" class="t s4_812">To enable extended SSE instruction execution and state management, system software must carry out </span>
<span id="tt_812" class="t s4_812">the following process: </span>
<span id="tu_812" class="t s6_812">• </span><span id="tv_812" class="t s4_812">Confirm that the hardware supports the XSAVE, XRSTOR, XSETBV, and XGETBV instructions </span>
<span id="tw_812" class="t s4_812">and the XCR0 register (XFEATURE_ENABLED_MASK) by executing the CPUID instruction </span>
<span id="tx_812" class="t s4_812">function 0000_0001h. If CPUID Fn0000_0001_ECX[XSAVE] is set, hardware support is verified. </span>
<span id="ty_812" class="t s6_812">• </span><span id="tz_812" class="t s4_812">Optionally confirm hardware support of the XSAVEOPT instruction by executing CPUID function </span>
<span id="t10_812" class="t s4_812">0000_000Dh, sub-function 1 (ECX = 1). If CPUID Fn0000_000D_EAX_x1[XSAVEOPT] is set, </span>
<span id="t11_812" class="t s4_812">the processor supports the XSAVEOPT instruction. XSAVEOPT is a performance optimized </span>
<span id="t12_812" class="t s4_812">version of XSAVE. (SDCR-3580) </span>
<span id="t13_812" class="t s6_812">• </span><span id="t14_812" class="t s4_812">Confirm that hardware supports the extended SSE instructions by verifying </span>
<span id="t15_812" class="t s4_812">XFeatureSupportedMask[2:0] = 111b. XFeatureSupportedMask is accessed via the CPUID </span>
<span id="t16_812" class="t s4_812">instruction function 0000_000Dh, sub-function 0 (ECX = 0). </span>
<span id="t17_812" class="t s4_812">If CPUID Fn0000_000D_EAX_x0[2:0] = 111b, hardware supports x87, legacy SSE, and extended </span>
<span id="t18_812" class="t s4_812">SSE instructions. Bit 0 of EAX signifies x87 floating-point and MMX support, bit 1 signifies </span>
<span id="t19_812" class="t s4_812">legacy SSE support, and bit 2 signifies extended SSE support. Support for both x87 and legacy </span>
<span id="t1a_812" class="t s4_812">SSE instructions are required for processors that support the extended SSE instructions. </span>
<span id="t1b_812" class="t s6_812">• </span><span id="t1c_812" class="t s4_812">Set CR4[OSXSAVE] (bit 18) to enable the use of the XSETBV and XGETBV instructions. </span>
<span id="t1d_812" class="t s4_812">XSETBV is a privileged instruction that writes the XCRn registers. XCR0 is the </span>
<span id="t1e_812" class="t s7_812">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
