<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p69" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_69{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_69{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_69{left:656px;bottom:1141px;letter-spacing:-0.14px;}
#t4_69{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_69{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_69{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_69{left:70px;bottom:1042px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t8_69{left:70px;bottom:1015px;}
#t9_69{left:96px;bottom:1019px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#ta_69{left:210px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tb_69{left:96px;bottom:1002px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tc_69{left:206px;bottom:1009px;letter-spacing:-0.03px;}
#td_69{left:226px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_69{left:96px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_69{left:324px;bottom:992px;letter-spacing:-0.03px;}
#tg_69{left:343px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_69{left:96px;bottom:969px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#ti_69{left:70px;bottom:942px;}
#tj_69{left:96px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tk_69{left:364px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_69{left:96px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_69{left:96px;bottom:912px;letter-spacing:-0.13px;word-spacing:-1.4px;}
#tn_69{left:96px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_69{left:96px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_69{left:70px;bottom:852px;}
#tq_69{left:96px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tr_69{left:210px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_69{left:96px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_69{left:70px;bottom:812px;}
#tu_69{left:96px;bottom:816px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tv_69{left:209px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tw_69{left:96px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_69{left:70px;bottom:773px;}
#ty_69{left:96px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#tz_69{left:392px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t10_69{left:96px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_69{left:70px;bottom:733px;}
#t12_69{left:96px;bottom:736px;letter-spacing:-0.17px;}
#t13_69{left:143px;bottom:736px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_69{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_69{left:70px;bottom:693px;}
#t16_69{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t17_69{left:228px;bottom:697px;letter-spacing:-0.13px;word-spacing:-1.27px;}
#t18_69{left:96px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_69{left:70px;bottom:653px;}
#t1a_69{left:96px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_69{left:223px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_69{left:96px;bottom:640px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1d_69{left:599px;bottom:647px;}
#t1e_69{left:614px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1f_69{left:96px;bottom:623px;letter-spacing:-0.17px;word-spacing:-0.49px;}

.s1_69{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_69{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_69{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_69{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_69{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_69{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_69{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts69" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg69Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg69" style="-webkit-user-select: none;"><object width="935" height="1210" data="69/69.svg" type="image/svg+xml" id="pdf69" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_69" class="t s1_69">Vol. 1 </span><span id="t2_69" class="t s1_69">3-5 </span>
<span id="t3_69" class="t s2_69">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_69" class="t s3_69">3.2.1 </span><span id="t5_69" class="t s3_69">64-Bit Mode Execution Environment </span>
<span id="t6_69" class="t s4_69">The execution environment for 64-bit mode is similar to that described in Section 3.2. The following paragraphs </span>
<span id="t7_69" class="t s4_69">describe the differences that apply. </span>
<span id="t8_69" class="t s5_69">• </span><span id="t9_69" class="t s6_69">Address space </span><span id="ta_69" class="t s4_69">— A task or program running in 64-bit mode on an IA-32 processor can address linear address </span>
<span id="tb_69" class="t s4_69">space of up to 2 </span>
<span id="tc_69" class="t s7_69">64 </span>
<span id="td_69" class="t s4_69">bytes (subject to the canonical addressing requirement described in Section 3.3.7.1) and </span>
<span id="te_69" class="t s4_69">physical address space of up to 2 </span>
<span id="tf_69" class="t s7_69">52 </span>
<span id="tg_69" class="t s4_69">bytes. Software can query CPUID for the physical address size supported </span>
<span id="th_69" class="t s4_69">by a processor. </span>
<span id="ti_69" class="t s5_69">• </span><span id="tj_69" class="t s6_69">Basic program execution registers </span><span id="tk_69" class="t s4_69">— The number of general-purpose registers (GPRs) available is 16. </span>
<span id="tl_69" class="t s4_69">GPRs are 64-bits wide and they support operations on byte, word, doubleword, and quadword integers. </span>
<span id="tm_69" class="t s4_69">Accessing byte registers is done uniformly to the lowest 8 bits. The instruction pointer register becomes 64 bits. </span>
<span id="tn_69" class="t s4_69">The EFLAGS register is extended to 64 bits wide, and is referred to as the RFLAGS register. The upper 32 bits </span>
<span id="to_69" class="t s4_69">of RFLAGS is reserved. The lower 32 bits of RFLAGS is the same as EFLAGS. See Figure 3-2. </span>
<span id="tp_69" class="t s5_69">• </span><span id="tq_69" class="t s6_69">XMM registers </span><span id="tr_69" class="t s4_69">— There are 16 XMM data registers for SIMD operations. See Section 10.2, “Intel® SSE </span>
<span id="ts_69" class="t s4_69">Programming Environment,” for more information about these registers. </span>
<span id="tt_69" class="t s5_69">• </span><span id="tu_69" class="t s6_69">YMM registers </span><span id="tv_69" class="t s4_69">— There are 16 YMM data registers for SIMD operations. See Chapter 14, “Programming with </span>
<span id="tw_69" class="t s4_69">Intel® AVX, FMA, and Intel® AVX2,” for more information about these registers. </span>
<span id="tx_69" class="t s5_69">• </span><span id="ty_69" class="t s6_69">BND registers, BNDCFGU, BNDSTATUS </span><span id="tz_69" class="t s4_69">— See Chapter 13, “Managing State Using the XSAVE Feature Set,” </span>
<span id="t10_69" class="t s4_69">and Appendix E, “Intel® Memory Protection Extensions.” </span>
<span id="t11_69" class="t s5_69">• </span><span id="t12_69" class="t s6_69">Stack </span><span id="t13_69" class="t s4_69">— The stack pointer size is 64 bits. Stack size is not controlled by a bit in the SS descriptor (as it is in </span>
<span id="t14_69" class="t s4_69">non-64-bit modes) nor can the pointer size be overridden by an instruction prefix. </span>
<span id="t15_69" class="t s5_69">• </span><span id="t16_69" class="t s6_69">Control registers </span><span id="t17_69" class="t s4_69">— Control registers expand to 64 bits. A new control register (the task priority register: CR8 </span>
<span id="t18_69" class="t s4_69">or TPR) has been added. See Chapter 2, “Intel® 64 and IA-32 Architectures‚” in this volume. </span>
<span id="t19_69" class="t s5_69">• </span><span id="t1a_69" class="t s6_69">Debug registers </span><span id="t1b_69" class="t s4_69">— Debug registers expand to 64 bits. See Chapter 18, “Debug, Branch Profile, TSC, and </span>
<span id="t1c_69" class="t s4_69">Intel® Resource Director Technology (Intel® RDT) Features,” in the Intel </span>
<span id="t1d_69" class="t s7_69">® </span>
<span id="t1e_69" class="t s4_69">64 and IA-32 Architectures </span>
<span id="t1f_69" class="t s4_69">Software Developer’s Manual, Volume 3B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
