---
{"title":"Computer Architecture","permalink":"/en/2021/02/022665.html","layout":"syllabus_details","texts":{"name":"Course title","category":"Course category","requirement":"Requirement","credits":"Credit","department":"Department","grades":"Year","semester":"Semester","course_type":"Course type","course_code":"Course code","instructor":"Instructor(s)","facility_affiliation":"Facility affiliation","office":"Office","email":"Email address","course_description":"Course description","expected_learning":"Expected Learning","course_schedule":"Course schedule","prerequisites":"Prerequisites","texts_and_materials":"Required Text(s) and Materials","references":"References","assessment":"Assessment/Grading","message_from_instructor":"Message from instructor(s)","course_keywords":"Course keywords","office_hours":"Office hours","remarks_1":"Remarks 1","remarks_2":"Remarks 2","related_url":"Related URL","course_language":"Lecture Language","taught_language":"Language Subject","last_update":"Last update","__title":"Computer Architecture"},"contents":{"id":"2021-022665-en","year":2021,"requirement":"","credits":2,"course_code":"022665","email":"","course_description":"【Google Classroom Classcode】\n　　　n65lbs6\n\nThe aim of this course is to understand a structure of a computing system especially on a inner processor architecture. Students can learn how to gain higher performance and put to practical use from conventional technologies in computer architecture.","expected_learning":"Can explain a configuration of a computing system and inner processor micro-architecture.\nCan judge basic cache memory and its effects quantitatively.\nCan explain the principle of a virtual memory technology including hardware supports.\nCan judge performance of a computer quantitatively.\nSee the Curriculum maps.","course_schedule":"#1. Contents of the course and its significance\n#2．Numeric expression in a computer: fixed and floating point number\n#3．Instruction and operand of a computer and a basic pipeline\n#4．Performance of computer architecture\n#5．Memory hierarchy: Basic cache memory\n#6．Memory hierarchy: Implementation of cache memory and significance\n#7．Review (Intermediate Test)\n#8．Fallacies and pitfalls (commentary of the Intermediae Test)\n#9．Memory hierarchy: Basic virtual memory\n#10．Memory hierarchy: Implementation of virtual memory and operation analysis\n#11. Micro-architecture of MIPS prosessor No.1: Basic datapath\n#12．Micro-architecture of MIPS prosessor No.2: Inner control and a state machine\n#13．Inner parallelism for higher performance No.1: Structure of pipeline and drawback\n#14．Inner parallelism for higher performance No.2: Overcoming problems in pipeline\n#15．Total review (Regular Test)\n","prerequisites":"Based of a course \"Logic Circuit.\"\nIn addition to 30 hours that students spend in the class, students are recommended to prepare for and revise the lectures, spending the standard amount of time as specified by the University and using the lecture handouts as well as the references specified below.","texts_and_materials":"Hironori Nakajo and Kohta Ohshima: Practical Computer Architecture, Suri-Kogaku-sha","assessment":"Mid-term and the Final Exam as well as a few times report submission. Each weight is 45%, 45% and 10% respectively.","message_from_instructor":"","course_keywords":"Computer architecture, Instruction set, memory architecure, micro-architecture","office_hours":"Via e-mail for an appointment or before or after each class","remarks_1":"","remarks_2":"","related_url":"","course_language":"Japanese","taught_language":"","last_update":"10/13/2021 12:35:58 PM","name":{"id":2402,"ja":"計算機アーキテクチャ","en":"Computer Architecture"},"instructor":{"id":667,"ja":"中條 拓伯","en":"NAKAJO Hironori"},"present_lang":{"id":2,"lang_name":"English","lang_code":"en"},"grades":{"id":7,"min":2,"max":4},"neutral_department":"Faculty of Engineering","category":"technology speciality courses","department":"","semester":"3rd","course_type":"3rd","facility_affiliation":"Faculty of Engineering","office":"","day_period":"Mon.3","references":"L.Hennessy，David A.Patterson: Computer Architecture: Quantitative Approach 6th Edition, Shoei-sha."}}
---