Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.22-s033_1, built Wed Apr 05 2017
Options: -files setup_design.tcl 
Date:    Sat Dec 09 17:20:04 2017
Host:    ellora (x86_64 w/Linux 3.10.0-693.5.2.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5-2623 v3 @ 3.00GHz 10240KB) (32866740KB)
OS:      Red Hat Enterprise Linux Server release 7.4 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

Sourcing setup_design.tcl...
  Setting attribute of root '/': 'source_verbose_info' = false
  Setting attribute of root '/': 'source_verbose' = true
set design mkCompareRNS
set design_folder compare
set rtl_top_inst dut
set libname tsmc65lp
set do_power_opt true
set do_clock_gating true
set do_adv_opt false
set save false
set basename_prefix "156M_32"
set backup_input false
set project_base /homes/mrhamid/6888_prj/6888_Project/sim_syn
set use_tcf false
set use_vcd false
set use_saif true
set activity_filename $project_base/bsv/$design_folder/${design_folder}.saif
set rtl_path [ list \
    ${project_base}/bsv/$design_folder/vlog \
    $::env(BLUESPECDIR)/Verilog \
]
set rtl_files [ list \
    mkCompareRNS.v \
    FIFOL1.v \
]
set sdc_file constraints_${libname}.sdc
set_db script_search_path [ concat . ${project_base}/syn/common ]
  Setting attribute of root '/': 'script_search_path' = . /homes/mrhamid/6888_prj/6888_Project/sim_syn/syn/common
include run_rc.tcl
Sourcing '/homes/mrhamid/6888_prj/6888_Project/sim_syn/syn/common/run_rc.tcl' (Sat Dec 09 17:20:12 -0500 2017)...
set DATE [clock format [clock seconds] -format "%b%d_%H%M"]
if {!$save} {
  set BASE_PATH build/${libname}/test_run
  file delete -force $BASE_PATH
} else {
  if {$basename_prefix != ""} {
    set BASE_PATH build/${libname}/${basename_prefix}_${DATE}
  } else {
    set BASE_PATH build/${libname}/${DATE}
  }
}
if {$backup_input} {
  set INPUTS_PATH ${BASE_PATH}/in
  file mkdir ${INPUTS_PATH}
}
set OUTPUTS_PATH ${BASE_PATH}/out
set REPORTS_PATH ${BASE_PATH}/rpt
set LOG_PATH ${BASE_PATH}/logs
set VERIFICATION_PATH ${BASE_PATH}/fv
file mkdir ${OUTPUTS_PATH}
file mkdir ${REPORTS_PATH}
file mkdir ${LOG_PATH}
file mkdir ${VERIFICATION_PATH}
file delete current
file link -symbolic current $BASE_PATH
set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
set_db information_level 9
  Setting attribute of root '/': 'information_level' = 9
set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
if {$do_power_opt} {
  if {$do_clock_gating} {
    set_db lp_insert_clock_gating true
  }
  # set_db lp_insert_operand_isolation true
  set_db lp_power_analysis_effort high
  # set_db hdl_track_filename_row_col true
}
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
set_db init_hdl_search_path [ concat $rtl_path ]
  Setting attribute of root '/': 'init_hdl_search_path' = /homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
read_hdl -sv $rtl_files
            Reading Verilog file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'
            Reading Verilog file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v'
include technology.tcl
Sourcing '/homes/mrhamid/6888_prj/6888_Project/sim_syn/syn/common/technology.tcl' (Sat Dec 09 17:20:12 -0500 2017)...
if {$libname == "tsmc40lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN40LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn40lpbwp tcbn40lpbwphvt ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc45gs"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CLN45GS/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn45gsbwp12t tcbn45gsbwp12thvt ]
    set stdcell_ver 120c
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
} elseif {$libname == "tsmc65lp"} {
    #######################################################
    ## Standard Cells
    #######################################################

    set lib_base /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM
    set stdcell_list [ list tcbn65lp ]
    set stdcell_ver 200a
    set stdcell_path ""
    foreach lib $stdcell_list {
        set stdcell_path [concat $stdcell_path $lib_base/${lib}_${stdcell_ver}]
    }

    set fast_corner bc
    set leak_corner mlg
    set slow_corner wc
    set typical_corner tc

    if {[info exists corner]} {
        set pvt [set ${corner}_corner]
    } else {
        set pvt $slow_corner
    }

    #build list of .lib file names
    set target_library  ""
    foreach lib $stdcell_list {
        set target_library [concat $target_library ${lib}${pvt}.lib]
    }

    #######################################################
    ## SRAM
    #######################################################

    set_db lib_search_path $stdcell_path
    set_db library $target_library
}
  Setting attribute of root '/': 'lib_search_path' = /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a
            Reading file '/u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib'
    Loading library tcbn65lpwc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 69)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHD'. (File /u/tsmc/CRN65LP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.lib, Line 272424)

  Message Summary for Library tcbn65lpwc.lib:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpwc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
  Setting attribute of root '/': 'library' = tcbn65lpwc.lib
elaborate $design
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
  Library has 441 usable logic and 280 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcbn65lpwc.lib', Total cells: 816, Unusable cells: 77.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD20 CKLHQD24 CKLNQD20 CKLNQD24 CKND20 CKND24 DCAP DCAP16 DCAP32 DCAP4 DCAP64 DCAP8 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GTIEH GTIEL GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 INVD20 INVD24 OD25DCAP16 OD25DCAP32 OD25DCAP64 .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mkCompareRNS' from file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FIFOL1_width32h00000020' from file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 99 in the file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 99 in the file '/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/FIFOL1.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 240 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 240 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 243 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 243 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 247 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 247 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 255 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 255 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 260 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 260 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 263 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 263 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 268 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 268 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 271 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=17 B=17 REMAINDER=17) at line 271 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 273 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 273 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 275 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 275 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 279 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 279 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 281 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 281 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 283 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 283 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=10 B=10 REMAINDER=10) at line 285 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=10 B=10 REMAINDER=10) at line 285 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 289 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=9 B=9 REMAINDER=9) at line 289 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/remainder_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 291 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'REM_UNS_IEEE_OP' (pin widths: A=8 B=8 REMAINDER=8) at line 291 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/remainder_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/remainder_unsigned/medium' (priority 1), 'hdl_implementation:GB/remainder_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 370 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 370 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 263 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 263 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 366 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 366 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 277 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 277 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 367 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 367 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 368 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 368 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 271 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 271 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 358 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 358 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 287 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 287 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 359 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 359 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 369 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=8 Z=14) at line 369 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 243 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=14 B=14 Z=15) at line 243 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 361 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=7 B=8 Z=8) at line 361 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 250 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=9 Z=16) at line 250 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 364 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=9 Z=9) at line 364 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 283 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 283 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 253 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 253 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 275 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 275 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 291 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 291 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 266 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 266 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 289 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 289 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 259 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 259 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 279 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 279 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 303 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 303 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 238 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=17) at line 238 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 246 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 246 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=9 Z=10) at line 285 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=9 Z=10) at line 285 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=9 B=9 Z=9) at line 308 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=9 B=9 Z=9) at line 308 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 281 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=7 Z=8) at line 281 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=7 B=7 Z=7) at line 302 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=7 B=7 Z=7) at line 302 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 273 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=8 Z=9) at line 273 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 307 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 307 in the file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/bsv/compare/vlog/mkCompareRNS.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mkCompareRNS'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             15                                      elaborate
check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mkCompareRNS'

No empty modules in design 'mkCompareRNS'

  Done Checking the design.
set_db current_design .verification_directory $VERIFICATION_PATH
  Setting attribute of design 'mkCompareRNS': 'verification_directory' = build/tsmc65lp/test_run/fv
if {$do_adv_opt} {
  set_db current_design .retime true
}
if {[info exists wireload_model]} {
    set_db current_design .force_wireload $wireload_model
}
if {$do_power_opt && $do_clock_gating} {
  set_db current_design .lp_clock_gating_extract_common_enable true
}
  Setting attribute of design 'mkCompareRNS': 'lp_clock_gating_extract_common_enable' = true
read_sdc $sdc_file
            Reading file '/homes/mrhamid/6888_prj/6888_Project/sim_syn/syn/compare/constraints_tsmc65lp.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      2 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
report timing -lint
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 09 2017  05:20:19 pm
  Module:                 mkCompareRNS
  Technology library:     tcbn65lpwc 200
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
if {$do_power_opt} {
  #set_db max_leakage_power 0.0 "/designs/$design"
  #set_db lp_power_optimization_weight <value from 0 to 1> "/designs/$DESIGN"

  set_db current_design .max_dynamic_power 0.0

  if {$use_tcf} {
    read_tcf -tcf_instance $rtl_top_inst $activity_filename
  }

  if {$use_vcd} {
    read_vcd -static -vcd_scope $rtl_top_inst $activity_filename
  }

  if {$use_saif} {
    read_saif -instance $rtl_top_inst $activity_filename
  }
}
  Setting attribute of design 'mkCompareRNS': 'max_dynamic_power' = 0.0
10.0 % done 
20.0 % done 
30.0 % done 
40.0 % done 
50.0 % done 
60.0 % done 
70.0 % done 
80.0 % done 
90.0 % done 
100.0 % done 
100.0 % done
Nets/ports asserted in SAIF file : 772
Total Nets/ports in SAIF file    : 1889
-------------------------------------------------------
Asserted Primary inputs in design              : 68 (100.00%)
Total connected primary inputs in design       : 68 (100.00%)
-------------------------------------------------------
Asserted sequential outputs                    : 99 (100.00%)
Total connected sequential outputs             : 99 (100.00%)
-------------------------------------------------------
Total nets in design                 : 30344 (100.00%)
Nets asserted                        : 1541 (5.08%)
Clock nets                           : 0 (0.00%)
Constant nets                        : 529 (1.74%)
Nets with no assertions              : 28803 (94.92%)
-------------------------------------------------------
Time taken to read_saif: 1.00 cpu seconds
syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mkCompareRNS' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'mkCompareRNS' using 'high' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkCompareRNS_csa_cluster_71' using 'medium' effort and 'generic' timing models.
      Timing csa_tree_26...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=9 Z=7).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=9 B=9 Z=7) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing add_unsigned...
      Timing csa_tree_31...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=8 B=8 CI=1 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=8 B=8 CI=1 Z=8) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkCompareRNS_csa_cluster_71'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'mkCompareRNS_csa_cluster_71'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkCompareRNS_csa_cluster_68' using 'medium' effort and 'generic' timing models.
      Timing csa_tree_41...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=10 Z=8).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=10 B=10 Z=8) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
      Timing add_unsigned_46...
      Timing csa_tree_48...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=9 B=9 CI=1 Z=9).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_CI_OP' (pin widths: A=9 B=9 CI=1 Z=9) will be considered in the following order: {'hdl_implementation:GB/add_unsigned_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/medium' (priority 1), 'hdl_implementation:GB/add_unsigned_carry/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkCompareRNS_csa_cluster_68'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'mkCompareRNS_csa_cluster_68'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkCompareRNS_csa_cluster_63' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkCompareRNS_csa_cluster_63'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 0 carry-save groups in module 'mkCompareRNS_csa_cluster_63'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkCompareRNS_csa_cluster_66' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkCompareRNS_csa_cluster_66'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 0 carry-save groups in module 'mkCompareRNS_csa_cluster_66'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'mkCompareRNS_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'mkCompareRNS_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 0 carry-save groups in module 'mkCompareRNS_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'mkCompareRNS'.
      Removing temporary intermediate hierarchies under mkCompareRNS
              Optimizing muxes in design 'FIFOL1_width32h00000020'.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '24470' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '24470' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '24605' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '24607' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '24609' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '24611' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '24613' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '24615' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '24617' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: mkCompareRNS
          Sending 'mkCompareRNS' to server 'localhost_1_4'...
            Sent 'mkCompareRNS' to server 'localhost_1_4'.
          Received 'mkCompareRNS' from server 'localhost_1_4'. (123 ms elapsed)
              Optimizing muxes in design 'mkCompareRNS'.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 5.66 sec
          foreground process active time          : 5.52 sec
          background processes total active time  : 0.12 sec
          approximate speedup                     : 1.00X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_2 localhost_1_6 localhost_1_3 localhost_1_7 localhost_1_0 localhost_1_4 localhost_1_1 localhost_1_5
          peak_physical_memory_usage (Mb) : 40.9 40.8 41.1 40.9 351.7 51.5 40.9 40.8
          physical_memory_usage (Mb) : 40.9 40.8 41.1 40.9 351.7 51.5 40.9 40.8
          Super-thread total peak physical memory usage (Mb):754.5
        ------------------------------------------------------------
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'mkCompareRNS'.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Gating clocks in mkCompareRNS
        Preparing the circuit
          Pruning unused logic
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_285_33' of datapath component 'add_unsigned_974'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_302_28' of datapath component 'csa_tree_26'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_307_28' of datapath component 'csa_tree_41'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_303_28' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_308_28' of datapath component 'sub_unsigned_976'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_add_273_34_groupi' of datapath component 'csa_tree_add_273_34_group_123'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_add_281_35_groupi' of datapath component 'csa_tree_add_281_35_group_121'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_266_71' of datapath component 'add_unsigned_15'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_253_70' of datapath component 'add_unsigned_15'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_238_71' of datapath component 'add_unsigned_15'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_289_34' of datapath component 'add_unsigned_958'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_279_35' of datapath component 'add_unsigned_958'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_275_34' of datapath component 'add_unsigned_958'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_246_69' of datapath component 'add_unsigned_958'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_287_16' of datapath component 'add_unsigned_930'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_277_15' of datapath component 'add_unsigned_930'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_250_16' of datapath component 'add_unsigned_930'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_291_35' of datapath component 'add_unsigned_954'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_283_35' of datapath component 'add_unsigned_954'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_259_69' of datapath component 'add_unsigned_954'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_358_32' of datapath component 'add_unsigned_928'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_366_30' of datapath component 'add_unsigned_928'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_361_16' of datapath component 'add_unsigned_928'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_359_32' of datapath component 'add_unsigned_932'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_367_31' of datapath component 'add_unsigned_932'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_364_16' of datapath component 'add_unsigned_932'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_368_31' of datapath component 'add_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_370_29' of datapath component 'add_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_369_31' of datapath component 'add_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_291_63' of datapath component 'remainder_unsigned_359'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_283_62' of datapath component 'remainder_unsigned_359'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_281_57' of datapath component 'remainder_unsigned_359'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_260_34' of datapath component 'remainder_unsigned_359'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_289_62' of datapath component 'remainder_unsigned_231'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_275_61' of datapath component 'remainder_unsigned_231'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_273_56' of datapath component 'remainder_unsigned_231'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_247_34' of datapath component 'remainder_unsigned_231'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'rem_279_57' of datapath component 'remainder_unsigned_231_97'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        16 to 63                  3       96
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        96		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         3		  3%
Total flip-flops                        99		100%
Total CG Modules                        3
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 3 clock gate paths.
                            Stats from servers
          servers : localhost_1_2 localhost_1_6 localhost_1_3 localhost_1_7 localhost_1_0 localhost_1_4 localhost_1_1 localhost_1_5
          peak_physical_memory_usage (Mb) : 40.9 40.8 41.1 40.9 351.7 51.5 40.9 40.8
          physical_memory_usage (Mb) : 40.9 40.8 41.1 40.9 351.7 51.5 40.9 40.8
          Super-thread total peak physical memory usage (Mb):754.5
        ------------------------------------------------------------
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 33
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 26
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mkCompareRNS' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           -23             18                                      syn_generic
syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'mkCompareRNS' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 441 combo usable cells and 280 sequential usable cells
      Mapping 'mkCompareRNS'...
        Preparing the circuit
          Pruning unused logic
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '24611' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '24613' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '24615' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '24617' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '24605' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '24607' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '24609' on this host.
                  Forking 'localhost_1_0' 7 times to obtain other background servers.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '24632' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '24634' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '24636' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '24638' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '24640' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '24642' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '24644' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'm_c' in module 'mkCompareRNS' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'm_b' in module 'mkCompareRNS' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'm_a' in module 'mkCompareRNS' would be automatically ungrouped.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'm_a_empty_reg_reg' and 'm_b_empty_reg_reg' in 'mkCompareRNS' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'm_b_empty_reg_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mkCompareRNS...
          Done structuring (delay-based) mkCompareRNS
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
        Distributing super-thread jobs: cb_part_137
          Sending 'cb_part_137' to server 'localhost_1_11'...
            Sent 'cb_part_137' to server 'localhost_1_11'.
          Received 'cb_part_137' from server 'localhost_1_11'. (2464 ms elapsed)
          Structuring (delay-based) cb_part_137...
            Starting partial collapsing (xors only) cb_part_137
            Finished partial collapsing.
            Starting partial collapsing  cb_part_137
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_137
        Mapping component cb_part_137...
          Structuring (delay-based) remainder_unsigned_860...
            Starting partial collapsing (xors only) remainder_unsigned_860
            Finished partial collapsing.
            Starting partial collapsing  remainder_unsigned_860
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_860
        Mapping component remainder_unsigned_860...
        Distributing super-thread jobs: cb_part_135 remainder_unsigned_92 remainder_unsigned_94
          Sending 'cb_part_135' to server 'localhost_1_11'...
            Sent 'cb_part_135' to server 'localhost_1_11'.
          Sending 'remainder_unsigned_92' to server 'localhost_1_12'...
            Sent 'remainder_unsigned_92' to server 'localhost_1_12'.
          Sending 'remainder_unsigned_94' to server 'localhost_1_13'...
            Sent 'remainder_unsigned_94' to server 'localhost_1_13'.
          Received 'cb_part_135' from server 'localhost_1_11'. (359 ms elapsed)
          Structuring (delay-based) cb_part_135...
            Starting partial collapsing (xors only) cb_part_135
            Finished partial collapsing.
            Starting partial collapsing  cb_part_135
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_135
        Mapping component cb_part_135...
          Received 'remainder_unsigned_94' from server 'localhost_1_13'. (711 ms elapsed)
          Received 'remainder_unsigned_92' from server 'localhost_1_12'. (729 ms elapsed)
          Structuring (delay-based) remainder_unsigned_92...
            Starting partial collapsing (xors only) remainder_unsigned_92
            Finished partial collapsing.
            Starting partial collapsing  remainder_unsigned_92
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_92
        Mapping component remainder_unsigned_92...
          Structuring (delay-based) remainder_unsigned_94...
            Starting partial collapsing (xors only) remainder_unsigned_94
            Finished partial collapsing.
            Starting partial collapsing  remainder_unsigned_94
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_94
        Mapping component remainder_unsigned_94...
        Distributing super-thread jobs: cb_part_139 cb_part_143 remainder_unsigned
          Sending 'cb_part_139' to server 'localhost_1_11'...
            Sent 'cb_part_139' to server 'localhost_1_11'.
          Sending 'cb_part_143' to server 'localhost_1_12'...
            Sent 'cb_part_143' to server 'localhost_1_12'.
          Sending 'remainder_unsigned' to server 'localhost_1_13'...
            Sent 'remainder_unsigned' to server 'localhost_1_13'.
          Received 'remainder_unsigned' from server 'localhost_1_13'. (119 ms elapsed)
          Received 'cb_part_139' from server 'localhost_1_11'. (294 ms elapsed)
          Structuring (delay-based) cb_part_139...
            Starting partial collapsing (xors only) cb_part_139
            Finished partial collapsing.
            Starting partial collapsing  cb_part_139
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_139
        Mapping component cb_part_139...
          Received 'cb_part_143' from server 'localhost_1_12'. (832 ms elapsed)
          Structuring (delay-based) cb_part_143...
            Starting partial collapsing (xors only) cb_part_143
            Finished partial collapsing.
            Starting partial collapsing  cb_part_143
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_143
        Mapping component cb_part_143...
          Structuring (delay-based) remainder_unsigned...
            Starting partial collapsing (xors only) remainder_unsigned
            Finished partial collapsing.
            Starting partial collapsing  remainder_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned
        Mapping component remainder_unsigned...
        Distributing super-thread jobs: add_unsigned_926_103 add_unsigned_926_104
          Sending 'add_unsigned_926_103' to server 'localhost_1_11'...
            Sent 'add_unsigned_926_103' to server 'localhost_1_11'.
          Sending 'add_unsigned_926_104' to server 'localhost_1_12'...
            Sent 'add_unsigned_926_104' to server 'localhost_1_12'.
          Received 'add_unsigned_926_104' from server 'localhost_1_12'. (175 ms elapsed)
          Received 'add_unsigned_926_103' from server 'localhost_1_11'. (181 ms elapsed)
          Structuring (delay-based) add_unsigned_926_103...
            Starting partial collapsing (xors only) add_unsigned_926_103
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_926_103
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_926_103
        Mapping component add_unsigned_926_103...
          Structuring (delay-based) add_unsigned_926_104...
            Starting partial collapsing (xors only) add_unsigned_926_104
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_926_104
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_926_104
        Mapping component add_unsigned_926_104...
          Structuring (delay-based) remainder_unsigned_93...
            Starting partial collapsing  remainder_unsigned_93
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_93
        Mapping component remainder_unsigned_93...
          Structuring (delay-based) remainder_unsigned_91...
            Starting partial collapsing  remainder_unsigned_91
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_91
        Mapping component remainder_unsigned_91...
        Distributing super-thread jobs: cb_part_144
          Sending 'cb_part_144' to server 'localhost_1_11'...
            Sent 'cb_part_144' to server 'localhost_1_11'.
          Received 'cb_part_144' from server 'localhost_1_11'. (1054 ms elapsed)
          Structuring (delay-based) logic partition in mkCompareRNS...
          Done structuring (delay-based) logic partition in mkCompareRNS
        Mapping logic partition in mkCompareRNS...
          Structuring (delay-based) cb_part_144...
            Starting partial collapsing (xors only) cb_part_144
            Finished partial collapsing.
            Starting partial collapsing  cb_part_144
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_144
        Mapping component cb_part_144...
        Distributing super-thread jobs: add_unsigned_926
          Sending 'add_unsigned_926' to server 'localhost_1_11'...
            Sent 'add_unsigned_926' to server 'localhost_1_11'.
          Received 'add_unsigned_926' from server 'localhost_1_11'. (178 ms elapsed)
          Structuring (delay-based) logic partition in mkCompareRNS...
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkCompareRNS
        Mapping logic partition in mkCompareRNS...
          Structuring (delay-based) add_unsigned_926...
            Starting partial collapsing (xors only) add_unsigned_926
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_926
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_926
        Mapping component add_unsigned_926...
          Structuring (delay-based) remainder_unsigned_95...
            Starting partial collapsing  remainder_unsigned_95
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) remainder_unsigned_95
        Mapping component remainder_unsigned_95...
          Structuring (delay-based) logic partition in mkCompareRNS...
            Starting partial collapsing (xors only) cb_part_141
            Finished partial collapsing.
            Starting partial collapsing  cb_part_141
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mkCompareRNS
        Mapping logic partition in mkCompareRNS...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   189 ps
Target path end-point (Pin: m_c_D_OUT_reg[31]/d)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
                             latency                                  
cb_parti3208
  m_b_D_OUT_reg[1]/clk                                                
  m_b_D_OUT_reg[1]/q    (u)  unmapped_d_flop        10 23.0           
  g6628/in_1                                                          
  g6628/z               (u)  unmapped_or2            2  4.6           
  g7862/in_1                                                          
  g7862/z               (u)  unmapped_complex2       1  2.3           
  g7824/in_0                                                          
  g7824/z               (u)  unmapped_nand2          3  6.9           
  g7788/in_1                                                          
  g7788/z               (u)  unmapped_nand2          1  2.3           
  g7764/in_0                                                          
  g7764/z               (u)  unmapped_nand2          3  6.9           
  g7743/in_1                                                          
  g7743/z               (u)  unmapped_nand2          1  2.3           
  g7732/in_0                                                          
  g7732/z               (u)  unmapped_nand2          3  6.9           
  g7720/in_1                                                          
  g7720/z               (u)  unmapped_nand2          1  2.3           
  g7696/in_0                                                          
  g7696/z               (u)  unmapped_nand2          3  6.9           
  g7674/in_1                                                          
  g7674/z               (u)  unmapped_nand2          1  2.3           
  g7662/in_1                                                          
  g7662/z               (u)  unmapped_nand2          3  6.9           
  g7641/in_1                                                          
  g7641/z               (u)  unmapped_nand2          1  2.3           
  g7636/in_1                                                          
  g7636/z               (u)  unmapped_nand2          3  6.9           
  g7622/in_1                                                          
  g7622/z               (u)  unmapped_nand2          1  2.3           
  g7603/in_1                                                          
  g7603/z               (u)  unmapped_nand2          3  6.9           
  g7585/in_0                                                          
  g7585/z               (u)  unmapped_or2            1  2.3           
  g7586/in_1                                                          
  g7586/z               (u)  unmapped_nand2          5 11.5           
cb_parti3208/rem_285_55_A[8] 
rem_285_55/A[8] 
  g1786/in_1                                                          
  g1786/z               (u)  unmapped_nand2          1  2.3           
  g1781/in_1                                                          
  g1781/z               (u)  unmapped_complex2       6 13.8           
  g1773/in_0                                                          
  g1773/z               (u)  unmapped_complex2       3  6.9           
  g1771/in_1                                                          
  g1771/z               (u)  unmapped_complex2       1  2.3           
  g1763/in_1                                                          
  g1763/z               (u)  unmapped_nand2          2  4.6           
  g1755/in_0                                                          
  g1755/z               (u)  unmapped_nand2          1  2.3           
  g1750/in_1                                                          
  g1750/z               (u)  unmapped_nand2          3  6.9           
rem_285_55/REMAINDER[8] 
cb_parti3206/rem_285_55_REMAINDER[8] 
  g4400/in_1                                                          
  g4400/z               (u)  unmapped_or2            3  6.9           
  g4382/in_1                                                          
  g4382/z               (u)  unmapped_complex2       3  6.9           
  g4372/in_0                                                          
  g4372/z               (u)  unmapped_complex2       1  2.3           
  g4371/in_0                                                          
  g4371/z               (u)  unmapped_nand2          3  6.9           
  g4370/in_1                                                          
  g4370/z               (u)  unmapped_nand2          1  2.3           
  g4366/in_1                                                          
  g4366/z               (u)  unmapped_nand2          3  6.9           
  g4362/in_1                                                          
  g4362/z               (u)  unmapped_nand2          1  2.3           
  g4361/in_0                                                          
  g4361/z               (u)  unmapped_nand2          3  6.9           
  g4357/in_1                                                          
  g4357/z               (u)  unmapped_nand2          1  2.3           
  g4356/in_1                                                          
  g4356/z               (u)  unmapped_nand2          3  6.9           
  g4355/in_0                                                          
  g4355/z               (u)  unmapped_nand2          1  2.3           
  g4351/in_0                                                          
  g4351/z               (u)  unmapped_nand2          3  6.9           
  g4350/in_1                                                          
  g4350/z               (u)  unmapped_nand2          2  4.6           
  g4346/in_1                                                          
  g4346/z               (u)  unmapped_nand2          3  6.9           
  g4341/in_0                                                          
  g4341/z               (u)  unmapped_or2            1  2.3           
  g4342/in_1                                                          
  g4342/z               (u)  unmapped_nand2          3  6.9           
  g4338/in_0                                                          
  g4338/z               (u)  unmapped_complex2       1  2.3           
  g4337/in_0                                                          
  g4337/z               (u)  unmapped_complex2       9 20.7           
  g3951/in_1                                                          
  g3951/z               (u)  unmapped_nand2          2  4.6           
  g4316/in_0                                                          
  g4316/z               (u)  unmapped_or2            1  2.3           
  g4317/in_1                                                          
  g4317/z               (u)  unmapped_nand2          5 11.5           
  g1576/in_0                                                          
  g1576/z               (u)  unmapped_nand2          3  6.9           
  g4286/in_0                                                          
  g4286/z               (u)  unmapped_complex2       1  2.3           
  g4284/in_0                                                          
  g4284/z               (u)  unmapped_nand2          3  6.9           
  g4282/in_1                                                          
  g4282/z               (u)  unmapped_nand2          1  2.3           
  g4278/in_1                                                          
  g4278/z               (u)  unmapped_nand2          3  6.9           
  g4277/in_1                                                          
  g4277/z               (u)  unmapped_nand2          1  2.3           
  g4273/in_0                                                          
  g4273/z               (u)  unmapped_nand2          4  9.2           
  g4269/in_1                                                          
  g4269/z               (u)  unmapped_complex2       1  2.3           
  g4267/in_0                                                          
  g4267/z               (u)  unmapped_nand2          3  6.9           
  g4262/in_1                                                          
  g4262/z               (u)  unmapped_nand2          1  2.3           
  g4258/in_1                                                          
  g4258/z               (u)  unmapped_nand2          3  6.9           
  g4254/in_0                                                          
  g4254/z               (u)  unmapped_nand2          1  2.3           
  g4253/in_0                                                          
  g4253/z               (u)  unmapped_nand2          2  4.6           
  g4251/in_0                                                          
  g4251/z               (u)  unmapped_complex2       1  2.3           
  g4252/in_1                                                          
  g4252/z               (u)  unmapped_nand2          2  4.6           
  g1035/in_1                                                          
  g1035/z               (u)  unmapped_nand2          4  9.2           
  g4248/in_0                                                          
  g4248/z               (u)  unmapped_complex2       3  6.9           
  g4243/in_0                                                          
  g4243/z               (u)  unmapped_complex2       3  6.9           
  g4239/in_1                                                          
  g4239/z               (u)  unmapped_complex2       4  9.2           
  g4234/in_1                                                          
  g4234/z               (u)  unmapped_complex2       3  6.9           
  g4230/in_0                                                          
  g4230/z               (u)  unmapped_complex2       2  4.6           
  g4219/in_0                                                          
  g4219/z               (u)  unmapped_or2            1  2.3           
  g4220/in_1                                                          
  g4220/z               (u)  unmapped_nand2          3  6.9           
  g595/in_0                                                           
  g595/z                (u)  unmapped_nand2          3  6.9           
  g4213/in_0                                                          
  g4213/z               (u)  unmapped_complex2       1  2.3           
  g4209/in_0                                                          
  g4209/z               (u)  unmapped_nand2          3  6.9           
  g3999/in_1                                                          
  g3999/z               (u)  unmapped_nand2          3  6.9           
  g4205/in_1                                                          
  g4205/z               (u)  unmapped_complex2       3  6.9           
  g4201/in_1                                                          
  g4201/z               (u)  unmapped_complex2       3  6.9           
  g4166/in_1                                                          
  g4166/z               (u)  unmapped_complex2       3  6.9           
  g3975/in_1                                                          
  g3975/z               (u)  unmapped_complex2       3  6.9           
  g4167/in_1                                                          
  g4167/z               (u)  unmapped_complex2       3  6.9           
  g3184/in_1                                                          
  g3184/z               (u)  unmapped_or2            3  6.9           
  g3398/in_1                                                          
  g3398/z               (u)  unmapped_complex2       3  6.9           
  g3961/in_1                                                          
  g3961/z               (u)  unmapped_complex2       3  6.9           
  g4168/in_0                                                          
  g4168/z               (u)  unmapped_complex2       3  6.9           
  g3399/in_1                                                          
  g3399/z               (u)  unmapped_complex2       3  6.9           
  g4172/in_1                                                          
  g4172/z               (u)  unmapped_or2            1  2.3           
  g4173/in_1                                                          
  g4173/z               (u)  unmapped_nand2          4  9.2           
cb_parti3206/rem_240_71_A[13] 
rem_240_71/A[13] 
  g4796/in_1                                                          
  g4796/z               (u)  unmapped_complex2       1  2.3           
  g4794/in_1                                                          
  g4794/z               (u)  unmapped_or2            1  2.3           
  g4792/in_0                                                          
  g4792/z               (u)  unmapped_complex2       4  9.2           
  g4790/in_0                                                          
  g4790/z               (u)  unmapped_nand2          7 16.1           
  g4784/in_0                                                          
  g4784/z               (u)  unmapped_or2            2  4.6           
  g4768/in_1                                                          
  g4768/z               (u)  unmapped_nand2          3  6.9           
  g4764/in_0                                                          
  g4764/z               (u)  unmapped_nand2          1  2.3           
  g4755/in_1                                                          
  g4755/z               (u)  unmapped_nand2          1  2.3           
rem_240_71/REMAINDER[1] 
cb_parti/rem_240_71_REMAINDER[1] 
  g232/in_0                                                           
  g232/z                (u)  unmapped_not            3  6.9           
cb_parti/add_243_28_B[1] 
add_243_28/B[1] 
  g387/in_1                                                           
  g387/z                (u)  unmapped_or2            1  2.3           
  g553/in_1                                                           
  g553/z                (u)  unmapped_complex2       1  2.3           
  g542/in_0                                                           
  g542/z                (u)  unmapped_nand2          3  6.9           
  g537/in_1                                                           
  g537/z                (u)  unmapped_nand2          1  2.3           
  g536/in_1                                                           
  g536/z                (u)  unmapped_nand2          3  6.9           
  g532/in_1                                                           
  g532/z                (u)  unmapped_nand2          1  2.3           
  g531/in_0                                                           
  g531/z                (u)  unmapped_nand2          3  6.9           
  g530/in_1                                                           
  g530/z                (u)  unmapped_nand2          2  4.6           
  g525/in_1                                                           
  g525/z                (u)  unmapped_complex2       1  2.3           
  g521/in_1                                                           
  g521/z                (u)  unmapped_complex2       3  6.9           
  g517/in_1                                                           
  g517/z                (u)  unmapped_nand2          1  2.3           
  g516/in_1                                                           
  g516/z                (u)  unmapped_nand2          3  6.9           
  g515/in_0                                                           
  g515/z                (u)  unmapped_nand2          1  2.3           
  g511/in_0                                                           
  g511/z                (u)  unmapped_nand2          3  6.9           
  g510/in_1                                                           
  g510/z                (u)  unmapped_nand2          2  4.6           
  g506/in_1                                                           
  g506/z                (u)  unmapped_complex2       1  2.3           
  g504/in_1                                                           
  g504/z                (u)  unmapped_complex2       3  6.9           
  g497/in_1                                                           
  g497/z                (u)  unmapped_nand2          1  2.3           
  g496/in_1                                                           
  g496/z                (u)  unmapped_nand2          3  6.9           
  g495/in_0                                                           
  g495/z                (u)  unmapped_nand2          1  2.3           
  g491/in_1                                                           
  g491/z                (u)  unmapped_nand2          3  6.9           
  g487/in_1                                                           
  g487/z                (u)  unmapped_nand2          1  2.3           
  g486/in_1                                                           
  g486/z                (u)  unmapped_nand2          3  6.9           
  g484/in_0                                                           
  g484/z                (u)  unmapped_or2            1  2.3           
  g485/in_1                                                           
  g485/z                (u)  unmapped_nand2          2  4.6           
add_243_28/Z[13] 
rem_243_55/A[13] 
  g4509/in_1                                                          
  g4509/z               (u)  unmapped_complex2       1  2.3           
  g4507/in_1                                                          
  g4507/z               (u)  unmapped_complex2       1  2.3           
  g4459/in_1                                                          
  g4459/z               (u)  unmapped_nand2          2  4.6           
  g4505/in_0                                                          
  g4505/z               (u)  unmapped_or2            1  2.3           
  g4506/in_1                                                          
  g4506/z               (u)  unmapped_nand2          2  4.6           
rem_243_55/REMAINDER[0] 
cb_parti3211/rem_243_55_REMAINDER 
  g3437/in_0                                                          
  g3437/z               (u)  unmapped_complex2       1  2.3           
  g3438/in_1                                                          
  g3438/z               (u)  unmapped_nand2          2  4.6           
  g3434/in_0                                                          
  g3434/z               (u)  unmapped_or2            1  2.3           
  g3435/in_1                                                          
  g3435/z               (u)  unmapped_nand2         64 18.4           
  g3370/in_0                                                          
  g3370/z               (u)  unmapped_nand2          1  2.3           
  g3362/in_1                                                          
  g3362/z               (u)  unmapped_nand2          1  2.3           
  m_c_D_OUT_reg[31]/d   <<<  unmapped_d_flop                          
  m_c_D_OUT_reg[31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                           6400 R 
                             latency                                  
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_parti3208/m_b_D_OUT_reg[1]/clk
End-point    : cb_parti3211/m_c_D_OUT_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 726ps.
 
Cost Group 'cg_enable_group_clk' target slack:   182 ps
Target path end-point (Pin: m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

         Pin                          Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)               <<<    launch                               0 R 
                                 latency                                  
cb_seqi
  m_c_empty_reg_reg/clk                                                   
  m_c_empty_reg_reg/q     (u)    unmapped_d_flop         2  7.3           
cb_seqi/RDY_response_get 
cb_parti3210/cb_seqi_RDY_response_get 
  g6855/in_1                                                              
  g6855/z                 (u)    unmapped_complex2       2  4.6           
  g7617/in_0                                                              
  g7617/z                 (u)    unmapped_and2           4  7.8           
cb_parti3210/m_c_RC_CG_HIER_INST2_enable 
m_c_RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E        <<< (P)  CKLNQD1                                  
  RC_CGIC_INST/CP                setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                           6400 R 
                                 latency                                  
                                 uncertainty                              
--------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : cb_seqi/m_c_empty_reg_reg/clk
End-point    : m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5466ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
        Distributing super-thread jobs: cb_part_141
          Sending 'cb_part_141' to server 'localhost_1_11'...
            Sent 'cb_part_141' to server 'localhost_1_11'.
          Received 'cb_part_141' from server 'localhost_1_11'. (282 ms elapsed)
          Restructuring (delay-based) cb_part_141...
          Done restructuring (delay-based) cb_part_141
        Optimizing component cb_part_141...
          Restructuring (delay-based) remainder_unsigned_95...
          Done restructuring (delay-based) remainder_unsigned_95
        Optimizing component remainder_unsigned_95...
        Early Area Reclamation for remainder_unsigned_95 'very_fast' (slack=525, area=60)...
                  			o_slack=522,  bc_slack=528
          Restructuring (delay-based) remainder_unsigned_298...
          Done restructuring (delay-based) remainder_unsigned_298
        Optimizing component remainder_unsigned_298...
          Restructuring (delay-based) remainder_unsigned_298...
          Done restructuring (delay-based) remainder_unsigned_298
        Optimizing component remainder_unsigned_298...
          Restructuring (delay-based) remainder_unsigned_476...
          Done restructuring (delay-based) remainder_unsigned_476
        Optimizing component remainder_unsigned_476...
          Restructuring (delay-based) remainder_unsigned_476...
          Done restructuring (delay-based) remainder_unsigned_476
        Optimizing component remainder_unsigned_476...
          Restructuring (delay-based) logic partition in mkCompareRNS...
          Done restructuring (delay-based) logic partition in mkCompareRNS
        Optimizing logic partition in mkCompareRNS...
          Restructuring (delay-based) add_unsigned_926...
          Done restructuring (delay-based) add_unsigned_926
        Optimizing component add_unsigned_926...
        Early Area Reclamation for add_unsigned_926 'very_fast' (slack=256, area=180)...
                  			o_slack=72,  bc_slack=439
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: cb_part_144
          Sending 'cb_part_144' to server 'localhost_1_11'...
            Sent 'cb_part_144' to server 'localhost_1_11'.
          Received 'cb_part_144' from server 'localhost_1_11'. (770 ms elapsed)
          Restructuring (delay-based) logic partition in mkCompareRNS...
          Done restructuring (delay-based) logic partition in mkCompareRNS
        Optimizing logic partition in mkCompareRNS...
          Restructuring (delay-based) cb_part_144...
          Done restructuring (delay-based) cb_part_144
        Optimizing component cb_part_144...
          Restructuring (delay-based) remainder_unsigned_93...
          Done restructuring (delay-based) remainder_unsigned_93
        Optimizing component remainder_unsigned_93...
        Early Area Reclamation for remainder_unsigned_93 'very_fast' (slack=1051, area=22)...
                  			o_slack=1004,  bc_slack=1098
          Restructuring (delay-based) remainder_unsigned_630...
          Done restructuring (delay-based) remainder_unsigned_630
        Optimizing component remainder_unsigned_630...
          Restructuring (delay-based) remainder_unsigned_630...
          Done restructuring (delay-based) remainder_unsigned_630
        Optimizing component remainder_unsigned_630...
          Restructuring (delay-based) remainder_unsigned_91...
          Done restructuring (delay-based) remainder_unsigned_91
        Optimizing component remainder_unsigned_91...
        Early Area Reclamation for remainder_unsigned_91 'very_fast' (slack=949, area=24)...
                  			o_slack=902,  bc_slack=995
          Restructuring (delay-based) remainder_unsigned_784...
          Done restructuring (delay-based) remainder_unsigned_784
        Optimizing component remainder_unsigned_784...
          Restructuring (delay-based) remainder_unsigned_784...
          Done restructuring (delay-based) remainder_unsigned_784
        Optimizing component remainder_unsigned_784...
          Restructuring (delay-based) add_unsigned_926_103...
          Done restructuring (delay-based) add_unsigned_926_103
        Optimizing component add_unsigned_926_103...
        Early Area Reclamation for add_unsigned_926_103 'very_fast' (slack=672, area=170)...
                  			o_slack=509,  bc_slack=834
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_926_104...
          Done restructuring (delay-based) add_unsigned_926_104
        Optimizing component add_unsigned_926_104...
        Early Area Reclamation for add_unsigned_926_104 'very_fast' (slack=754, area=168)...
                  			o_slack=592,  bc_slack=915
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: cb_part_139 cb_part_143
          Sending 'cb_part_139' to server 'localhost_1_11'...
            Sent 'cb_part_139' to server 'localhost_1_11'.
          Sending 'cb_part_143' to server 'localhost_1_12'...
            Sent 'cb_part_143' to server 'localhost_1_12'.
          Received 'cb_part_139' from server 'localhost_1_11'. (331 ms elapsed)
          Received 'cb_part_143' from server 'localhost_1_12'. (351 ms elapsed)
          Restructuring (delay-based) remainder_unsigned...
          Done restructuring (delay-based) remainder_unsigned
        Optimizing component remainder_unsigned...
          Restructuring (delay-based) cb_part_139...
          Done restructuring (delay-based) cb_part_139
        Optimizing component cb_part_139...
          Restructuring (delay-based) cb_part_143...
          Done restructuring (delay-based) cb_part_143
        Optimizing component cb_part_143...
        Distributing super-thread jobs: cb_part_135
          Sending 'cb_part_135' to server 'localhost_1_11'...
            Sent 'cb_part_135' to server 'localhost_1_11'.
          Received 'cb_part_135' from server 'localhost_1_11'. (805 ms elapsed)
          Restructuring (delay-based) remainder_unsigned_92...
          Done restructuring (delay-based) remainder_unsigned_92
        Optimizing component remainder_unsigned_92...
        Early Area Reclamation for remainder_unsigned_92 'very_fast' (slack=510, area=152)...
                  			o_slack=506,  bc_slack=514
          Restructuring (delay-based) remainder_unsigned_938...
          Done restructuring (delay-based) remainder_unsigned_938
        Optimizing component remainder_unsigned_938...
          Restructuring (delay-based) remainder_unsigned_938...
          Done restructuring (delay-based) remainder_unsigned_938
        Optimizing component remainder_unsigned_938...
          Restructuring (delay-based) remainder_unsigned_1116...
          Done restructuring (delay-based) remainder_unsigned_1116
        Optimizing component remainder_unsigned_1116...
          Restructuring (delay-based) remainder_unsigned_1116...
          Done restructuring (delay-based) remainder_unsigned_1116
        Optimizing component remainder_unsigned_1116...
          Restructuring (delay-based) remainder_unsigned_94...
          Done restructuring (delay-based) remainder_unsigned_94
        Optimizing component remainder_unsigned_94...
        Early Area Reclamation for remainder_unsigned_94 'very_fast' (slack=564, area=143)...
                  			o_slack=514,  bc_slack=614
          Restructuring (delay-based) remainder_unsigned_1270...
          Done restructuring (delay-based) remainder_unsigned_1270
        Optimizing component remainder_unsigned_1270...
          Restructuring (delay-based) remainder_unsigned_1270...
          Done restructuring (delay-based) remainder_unsigned_1270
        Optimizing component remainder_unsigned_1270...
          Restructuring (delay-based) remainder_unsigned_1448...
          Done restructuring (delay-based) remainder_unsigned_1448
        Optimizing component remainder_unsigned_1448...
          Restructuring (delay-based) remainder_unsigned_1448...
          Done restructuring (delay-based) remainder_unsigned_1448
        Optimizing component remainder_unsigned_1448...
          Restructuring (delay-based) cb_part_135...
          Done restructuring (delay-based) cb_part_135
        Optimizing component cb_part_135...
          Restructuring (delay-based) remainder_unsigned_860...
          Done restructuring (delay-based) remainder_unsigned_860
        Optimizing component remainder_unsigned_860...
        Distributing super-thread jobs: cb_part_137
          Sending 'cb_part_137' to server 'localhost_1_11'...
            Sent 'cb_part_137' to server 'localhost_1_11'.
          Received 'cb_part_137' from server 'localhost_1_11'. (1587 ms elapsed)
          Restructuring (delay-based) cb_part_137...
          Done restructuring (delay-based) cb_part_137
        Optimizing component cb_part_137...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
                                latency                        +200     200 R 
cb_seqi
  m_c_empty_reg_reg/CP                                    100           200 R 
  m_c_empty_reg_reg/Q           DFQD2             3  6.4   48  +278     478 F 
cb_seqi/RDY_response_get 
cb_parti3210/cb_seqi_RDY_response_get 
  g9052/B1                                                       +0     478   
  g9052/ZN                      IND2D0            2  1.6   66   +56     533 R 
  g9043/A1                                                       +0     533   
  g9043/Z                       CKAN2D0           4  2.9   94  +142     675 R 
cb_parti3210/m_c_RC_CG_HIER_INST2_enable 
m_c_RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E       <<< (P)  CKLNQD1                          +0     675   
  RC_CGIC_INST/CP               setup                     100  +149     824 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                6400 R 
                                latency                        +200    6600 R 
                                uncertainty                    -100    6500 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    5676ps 
Start-point  : cb_seqi/m_c_empty_reg_reg/CP
End-point    : m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
                            latency                        +200     200 R 
cb_parti3208
  m_b_D_OUT_reg[2]/CP                                 100           200 R 
  m_b_D_OUT_reg[2]/Q        DFQD4             7  9.5   51  +249     449 F 
  g12510/A2                                                  +0     449   
  g12510/ZN                 NR2XD2            3  3.5   42   +54     502 R 
  g12461/A1                                                  +0     502   
  g12461/ZN                 CKND2D2           3  3.2   42   +40     543 F 
  g12431/A1                                                  +0     543   
  g12431/ZN                 NR2XD1            3  3.5   63   +53     596 R 
  g12403/B1                                                  +0     596   
  g12403/ZN                 MOAI22D1          2  2.4  101  +106     702 R 
  g12394/I                                                   +0     702   
  g12394/ZN                 CKND1             1  1.8   41   +54     755 F 
  g12391/A1                                                  +0     755   
  g12391/ZN                 NR2D2             2  2.8   61   +53     808 R 
  g12377/A1                                                  +0     808   
  g12377/ZN                 IND2D2            2  2.0   32   +70     878 R 
  g12375/I                                                   +0     878   
  g12375/ZN                 INVD1             1  0.9   18   +23     901 F 
  g12360/A2                                                  +0     901   
  g12360/ZN                 CKND2D1           1  1.5   49   +40     940 R 
  g12349/A1                                                  +0     940   
  g12349/ZN                 CKND2D2           3  3.2   42   +42     982 F 
cb_parti3208/rem_285_55_A[5] 
rem_285_55/A[5] 
  g2064/A1                                                   +0     982   
  g2064/ZN                  NR2XD1            1  1.9   44   +41    1024 R 
  g2061/A2                                                   +0    1024   
  g2061/ZN                  CKND2D2           2  3.6   45   +48    1072 F 
  g2059/A2                                                   +0    1072   
  g2059/ZN                  NR2XD2            4  5.2   52   +58    1130 R 
  g2054/A1                                                   +0    1130   
  g2054/ZN                  CKND2D2           1  2.2   35   +38    1168 F 
  g2051/A2                                                   +0    1168   
  g2051/ZN                  ND2D2             1  2.9   35   +36    1204 R 
  g2047/A1                                                   +0    1204   
  g2047/ZN                  ND2D3             3  6.4   53   +46    1250 F 
  g2046/A2                                                   +0    1250   
  g2046/ZN                  ND2D3             5  8.0   52   +51    1301 R 
  g2045/I                                                    +0    1301   
  g2045/ZN                  INVD2             1  1.6   19   +27    1328 F 
  g2038/A1                                                   +0    1328   
  g2038/ZN                  ND2D2             1  1.8   29   +24    1351 R 
  g2032/A1                                                   +0    1351   
  g2032/ZN                  ND2D2             2  3.0   42   +37    1389 F 
  g2021/A1                                                   +0    1389   
  g2021/ZN                  NR2XD1            2  3.5   63   +53    1442 R 
  g2020/I                                                    +0    1442   
  g2020/ZN                  INVD2             1  1.6   22   +29    1471 F 
  g2013/A1                                                   +0    1471   
  g2013/ZN                  ND2D2             2  3.0   36   +29    1500 R 
  g2010/A1                                                   +0    1500   
  g2010/ZN                  CKND2D2           3  4.2   50   +43    1543 F 
rem_285_55/REMAINDER[2] 
cb_parti3206/rem_285_55_REMAINDER[2] 
  g5356/B1                                                   +0    1543   
  g5356/ZN                  INR2D2            2  3.4   70   +60    1602 R 
  g5315/B                                                    +0    1602   
  g5315/ZN                  AOI21D2           2  2.8   50   +45    1647 F 
  g5307/A1                                                   +0    1647   
  g5307/ZN                  OAI21D2           2  2.8   75   +65    1713 R 
  g5303/A1                                                   +0    1713   
  g5303/ZN                  ND2D2             1  2.6   43   +48    1760 F 
  g5299/A1                                                   +0    1760   
  g5299/ZN                  ND2D3             3  4.3   37   +36    1797 R 
  g5292/A1                                                   +0    1797   
  g5292/ZN                  ND2D2             1  1.6   31   +32    1829 F 
  g5291/A1                                                   +0    1829   
  g5291/ZN                  ND2D2             3  4.2   44   +36    1865 R 
  g5286/A1                                                   +0    1865   
  g5286/ZN                  ND2D2             1  1.6   32   +34    1899 F 
  g5281/A1                                                   +0    1899   
  g5281/ZN                  ND2D2             3  5.0   50   +39    1938 R 
  g5277/A1                                                   +0    1938   
  g5277/ZN                  NR2XD1            1  1.0   32   +33    1971 F 
  g5275/A1                                                   +0    1971   
  g5275/ZN                  IND2D2            2  2.5   45   +79    2050 F 
  g5272/A1                                                   +0    2050   
  g5272/ZN                  ND2D2             1  3.8   41   +39    2089 R 
  g5271/A1                                                   +0    2089   
  g5271/ZN                  ND2D4             6  8.0   53   +45    2134 F 
  g5263/A1                                                   +0    2134   
  g5263/ZN                  CKND2D2           2  3.5   50   +47    2181 R 
  g5244/I                                                    +0    2181   
  g5244/ZN                  INVD2             1  1.4   18   +26    2206 F 
  g5241/A1                                                   +0    2206   
  g5241/ZN                  CKND2D2           1  2.5   41   +30    2237 R 
  g5231/A1                                                   +0    2237   
  g5231/ZN                  CKND2D3           4  5.7   48   +43    2280 F 
  g5216/A1                                                   +0    2280   
  g5216/ZN                  CKND2D2           3  4.4   57   +49    2329 R 
  g5203/A1                                                   +0    2329   
  g5203/ZN                  CKND2D2           1  1.4   30   +35    2364 F 
  g5202/A1                                                   +0    2364   
  g5202/ZN                  CKND2D2           1  1.5   33   +29    2394 R 
  g5200/A1                                                   +0    2394   
  g5200/ZN                  CKND2D2           2  2.9   39   +36    2430 F 
  g5199/A1                                                   +0    2430   
  g5199/ZN                  CKND2D2           1  1.5   32   +32    2462 R 
  g5197/A1                                                   +0    2462   
  g5197/ZN                  CKND2D2           2  2.9   39   +36    2498 F 
  g5195/A1                                                   +0    2498   
  g5195/ZN                  CKND2D2           1  1.5   32   +32    2531 R 
  g5193/A1                                                   +0    2531   
  g5193/ZN                  CKND2D2           2  3.0   40   +36    2567 F 
  g5192/A1                                                   +0    2567   
  g5192/ZN                  ND2D2             1  1.5   26   +29    2597 R 
  g5190/A1                                                   +0    2597   
  g5190/ZN                  CKND2D2           1  1.9   31   +30    2626 F 
  g5188/CI                                                   +0    2626   
  g5188/CO                  FA1D1             2  3.0   61  +112    2738 F 
  g5187/A1                                                   +0    2738   
  g5187/ZN                  ND2D2             1  1.8   32   +37    2775 R 
  g5186/A1                                                   +0    2775   
  g5186/ZN                  ND2D2             3  4.0   51   +43    2817 F 
  g5178/A1                                                   +0    2817   
  g5178/ZN                  AOI211XD1         1  1.0   78   +56    2873 R 
  g5177/A1                                                   +0    2873   
  g5177/ZN                  IND2D2            2  2.5   35   +77    2950 R 
  g5175/A1                                                   +0    2950   
  g5175/ZN                  CKND2D2           4  4.0   48   +42    2992 F 
  g5171/A1                                                   +0    2992   
  g5171/ZN                  NR2XD1            3  3.4   62   +54    3046 R 
  g5167/A1                                                   +0    3046   
  g5167/ZN                  CKND2D2           2  2.2   36   +41    3086 F 
  g5164/A1                                                   +0    3086   
  g5164/ZN                  NR2XD1            2  2.5   51   +44    3131 R 
  g5156/A1                                                   +0    3131   
  g5156/ZN                  CKND2D2           3  3.0   40   +41    3172 F 
  g5151/A1                                                   +0    3172   
  g5151/ZN                  NR2XD1            2  2.7   53   +47    3219 R 
  g5145/I                                                    +0    3219   
  g5145/ZN                  INVD1             1  1.3   24   +32    3251 F 
  g5142/A1                                                   +0    3251   
  g5142/ZN                  NR2XD1            1  1.4   37   +33    3284 R 
  g5139/A1                                                   +0    3284   
  g5139/ZN                  NR2XD1            2  3.6   52   +42    3325 F 
  g5137/A1                                                   +0    3325   
  g5137/ZN                  NR2XD2            3  4.3   47   +46    3372 R 
  g5130/A1                                                   +0    3372   
  g5130/ZN                  AOI21D2           3  3.6   55   +51    3422 F 
  g5127/A1                                                   +0    3422   
  g5127/ZN                  NR2XD1            2  2.6   52   +50    3472 R 
  g5122/A1                                                   +0    3472   
  g5122/ZN                  CKND2D2           3  3.7   48   +45    3518 F 
  g5118/A1                                                   +0    3518   
  g5118/ZN                  NR2XD1            2  2.5   51   +48    3565 R 
  g5113/A1                                                   +0    3565   
  g5113/ZN                  CKND2D2           2  2.3   38   +38    3603 F 
  g5106/A1                                                   +0    3603   
  g5106/ZN                  NR2XD1            3  4.0   70   +56    3659 R 
  g5101/A1                                                   +0    3659   
  g5101/ZN                  CKND2D2           2  2.3   39   +43    3702 F 
  g5095/A1                                                   +0    3702   
  g5095/ZN                  NR2XD1            3  3.4   62   +51    3753 R 
  g5090/A1                                                   +0    3753   
  g5090/ZN                  CKND2D2           3  3.1   43   +45    3798 F 
  g5085/A1                                                   +0    3798   
  g5085/ZN                  NR2XD1            3  3.9   68   +56    3855 R 
  g5083/A1                                                   +0    3855   
  g5083/ZN                  NR2D1             1  1.0   30   +35    3890 F 
  g5080/A1                                                   +0    3890   
  g5080/ZN                  IND2D2            3  2.7   46   +79    3969 F 
cb_parti3206/rem_240_71_A[11] 
rem_240_71/A[11] 
  g5169/I                                                    +0    3969   
  g5169/ZN                  INVD1             1  1.4   31   +36    4005 R 
  g5145/A1                                                   +0    4005   
  g5145/ZN                  NR2XD1            2  2.3   41   +34    4039 F 
  g5139/A1                                                   +0    4039   
  g5139/ZN                  CKND2D2           3  4.0   54   +45    4084 R 
  g5134/A1                                                   +0    4084   
  g5134/ZN                  NR2XD1            1  1.4   34   +36    4120 F 
  g5132/A1                                                   +0    4120   
  g5132/ZN                  CKND2D2           1  1.8   37   +32    4152 R 
  g5130/A1                                                   +0    4152   
  g5130/ZN                  ND2D2             3  5.1   59   +49    4201 F 
  g5128/A1                                                   +0    4201   
  g5128/ZN                  CKND2D3           5  6.3   56   +53    4254 R 
  g5122/A1                                                   +0    4254   
  g5122/ZN                  NR2XD1            3  4.2   58   +51    4305 F 
  g5103/A1                                                   +0    4305   
  g5103/ZN                  CKND2D2           1  2.2   38   +42    4347 R 
  g5082/A2                                                   +0    4347   
  g5082/ZN                  ND2D2             1  1.9   33   +40    4386 F 
rem_240_71/REMAINDER[1] 
cb_parti/rem_240_71_REMAINDER[1] 
  g3214/I                                                    +0    4386   
  g3214/ZN                  INVD2             2  3.2   30   +32    4418 R 
cb_parti/add_243_28_B[1] 
add_243_28/B[1] 
  g960/A1                                                    +0    4418   
  g960/ZN                   NR2XD1            1  1.0   34   +27    4445 F 
  g947/A1                                                    +0    4445   
  g947/ZN                   NR2D1             1  1.4   66   +55    4500 R 
  g946/A1                                                    +0    4500   
  g946/ZN                   NR2XD1            3  2.7   45   +47    4547 F 
  g941/A1                                                    +0    4547   
  g941/Z                    OA21D1            2  1.8   41  +100    4647 F 
  g938/A1                                                    +0    4647   
  g938/ZN                   OAI21D1           1  1.9   86   +68    4715 R 
  g936/CI                                                    +0    4715   
  g936/CO                   FA1D1             1  1.9   53  +112    4826 R 
  g935/CI                                                    +0    4826   
  g935/CO                   FA1D1             1  1.9   53  +102    4928 R 
  g934/CI                                                    +0    4928   
  g934/CO                   FA1D1             1  1.9   53  +102    5030 R 
  g933/CI                                                    +0    5030   
  g933/CO                   FA1D1             1  1.9   53  +102    5131 R 
  g932/CI                                                    +0    5131   
  g932/CO                   FA1D1             1  1.9   53  +102    5233 R 
  g931/CI                                                    +0    5233   
  g931/CO                   FA1D1             1  1.9   53  +102    5334 R 
  g930/CI                                                    +0    5334   
  g930/CO                   FA1D1             1  1.9   53  +102    5436 R 
  g929/CI                                                    +0    5436   
  g929/CO                   FA1D1             1  1.9   53  +102    5538 R 
  g928/CI                                                    +0    5538   
  g928/CO                   FA1D1             1  1.9   53  +102    5639 R 
  g927/CI                                                    +0    5639   
  g927/S                    FA1D1             2  3.6   74  +170    5809 R 
add_243_28/Z[13] 
rem_243_55/A[13] 
  g4600/A1                                                   +0    5809   
  g4600/ZN                  CKND2D2           1  1.6   35   +40    5850 F 
  g4598/A1                                                   +0    5850   
  g4598/ZN                  ND2D2             1  1.9   29   +29    5879 R 
  g4597/A2                                                   +0    5879   
  g4597/ZN                  CKND2D2           2  2.7   38   +39    5918 F 
  g4595/A1                                                   +0    5918   
  g4595/ZN                  NR2XD1            1  1.0   33   +34    5951 R 
  g4594/A1                                                   +0    5951   
  g4594/ZN                  IND2D2            1  2.7   36   +63    6015 R 
rem_243_55/REMAINDER[0] 
cb_parti3211/rem_243_55_REMAINDER 
  g3818/A3                                                   +0    6015   
  g3818/Z                   XOR3D4            3 10.3   74  +173    6187 F 
  g3816/I                                                    +0    6187   
  g3816/ZN                  CKND4            16 14.4   55   +58    6246 R 
  g3814/A1                                                   +0    6246   
  g3814/ZN                  CKND2D1           1  1.0   40   +42    6288 F 
  g3768/B                                                    +0    6288   
  g3768/ZN                  OAI21D1           1  0.9   62   +42    6330 R 
  m_c_D_OUT_reg[24]/D  <<<  DFQD1                            +0    6330   
  m_c_D_OUT_reg[24]/CP      setup                     100   +21    6351 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                6400 R 
                            latency                        +200    6600 R 
                            uncertainty                    -100    6500 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     149ps 
Start-point  : cb_parti3208/m_b_D_OUT_reg[2]/CP
End-point    : cb_parti3211/m_c_D_OUT_reg[24]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 5182        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               182     5676              6400 
                    clk               189      149              6400 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   130 ps
Target path end-point (Pin: m_c_D_OUT_reg[24]/D (DFQD1/D))

         Pin                  Type       Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)            <<<  launch                         0 R 
                            latency                            
cb_parti3208
  m_b_D_OUT_reg[2]/CP                                          
  m_b_D_OUT_reg[2]/Q        DFQD4             7  9.5           
  g12510/A2                                                    
  g12510/ZN                 NR2XD2            3  3.5           
  g12461/A1                                                    
  g12461/ZN                 CKND2D2           3  3.2           
  g12431/A1                                                    
  g12431/ZN                 NR2XD1            3  3.5           
  g12403/B1                                                    
  g12403/ZN                 MOAI22D1          2  2.4           
  g12394/I                                                     
  g12394/ZN                 CKND1             1  1.8           
  g12391/A1                                                    
  g12391/ZN                 NR2D2             2  2.8           
  g12377/A1                                                    
  g12377/ZN                 IND2D2            2  2.0           
  g12375/I                                                     
  g12375/ZN                 INVD1             1  0.9           
  g12360/A2                                                    
  g12360/ZN                 CKND2D1           1  1.5           
  g12349/A1                                                    
  g12349/ZN                 CKND2D2           3  3.2           
cb_parti3208/rem_285_55_A[5] 
rem_285_55/A[5] 
  g2064/A1                                                     
  g2064/ZN                  NR2XD1            1  1.9           
  g2061/A2                                                     
  g2061/ZN                  CKND2D2           2  3.6           
  g2059/A2                                                     
  g2059/ZN                  NR2XD2            4  5.2           
  g2054/A1                                                     
  g2054/ZN                  CKND2D2           1  2.2           
  g2051/A2                                                     
  g2051/ZN                  ND2D2             1  2.9           
  g2047/A1                                                     
  g2047/ZN                  ND2D3             3  6.4           
  g2046/A2                                                     
  g2046/ZN                  ND2D3             5  8.0           
  g2045/I                                                      
  g2045/ZN                  INVD2             1  1.6           
  g2038/A1                                                     
  g2038/ZN                  ND2D2             1  1.8           
  g2032/A1                                                     
  g2032/ZN                  ND2D2             2  3.0           
  g2021/A1                                                     
  g2021/ZN                  NR2XD1            2  3.5           
  g2020/I                                                      
  g2020/ZN                  INVD2             1  1.6           
  g2013/A1                                                     
  g2013/ZN                  ND2D2             2  3.0           
  g2010/A1                                                     
  g2010/ZN                  CKND2D2           3  4.2           
rem_285_55/REMAINDER[2] 
cb_parti3206/rem_285_55_REMAINDER[2] 
  g5356/B1                                                     
  g5356/ZN                  INR2D2            2  3.4           
  g5315/B                                                      
  g5315/ZN                  AOI21D2           2  2.8           
  g5307/A1                                                     
  g5307/ZN                  OAI21D2           2  2.8           
  g5303/A1                                                     
  g5303/ZN                  ND2D2             1  2.6           
  g5299/A1                                                     
  g5299/ZN                  ND2D3             3  4.3           
  g5292/A1                                                     
  g5292/ZN                  ND2D2             1  1.6           
  g5291/A1                                                     
  g5291/ZN                  ND2D2             3  4.2           
  g5286/A1                                                     
  g5286/ZN                  ND2D2             1  1.6           
  g5281/A1                                                     
  g5281/ZN                  ND2D2             3  5.0           
  g5277/A1                                                     
  g5277/ZN                  NR2XD1            1  1.0           
  g5275/A1                                                     
  g5275/ZN                  IND2D2            2  2.5           
  g5272/A1                                                     
  g5272/ZN                  ND2D2             1  3.8           
  g5271/A1                                                     
  g5271/ZN                  ND2D4             6  8.0           
  g5263/A1                                                     
  g5263/ZN                  CKND2D2           2  3.5           
  g5244/I                                                      
  g5244/ZN                  INVD2             1  1.4           
  g5241/A1                                                     
  g5241/ZN                  CKND2D2           1  2.5           
  g5231/A1                                                     
  g5231/ZN                  CKND2D3           4  5.7           
  g5216/A1                                                     
  g5216/ZN                  CKND2D2           3  4.4           
  g5203/A1                                                     
  g5203/ZN                  CKND2D2           1  1.4           
  g5202/A1                                                     
  g5202/ZN                  CKND2D2           1  1.5           
  g5200/A1                                                     
  g5200/ZN                  CKND2D2           2  2.9           
  g5199/A1                                                     
  g5199/ZN                  CKND2D2           1  1.5           
  g5197/A1                                                     
  g5197/ZN                  CKND2D2           2  2.9           
  g5195/A1                                                     
  g5195/ZN                  CKND2D2           1  1.5           
  g5193/A1                                                     
  g5193/ZN                  CKND2D2           2  3.0           
  g5192/A1                                                     
  g5192/ZN                  ND2D2             1  1.5           
  g5190/A1                                                     
  g5190/ZN                  CKND2D2           1  1.9           
  g5188/CI                                                     
  g5188/CO                  FA1D1             2  3.0           
  g5187/A1                                                     
  g5187/ZN                  ND2D2             1  1.8           
  g5186/A1                                                     
  g5186/ZN                  ND2D2             3  4.0           
  g5178/A1                                                     
  g5178/ZN                  AOI211XD1         1  1.0           
  g5177/A1                                                     
  g5177/ZN                  IND2D2            2  2.5           
  g5175/A1                                                     
  g5175/ZN                  CKND2D2           4  4.0           
  g5171/A1                                                     
  g5171/ZN                  NR2XD1            3  3.4           
  g5167/A1                                                     
  g5167/ZN                  CKND2D2           2  2.2           
  g5164/A1                                                     
  g5164/ZN                  NR2XD1            2  2.5           
  g5156/A1                                                     
  g5156/ZN                  CKND2D2           3  3.0           
  g5151/A1                                                     
  g5151/ZN                  NR2XD1            2  2.7           
  g5145/I                                                      
  g5145/ZN                  INVD1             1  1.3           
  g5142/A1                                                     
  g5142/ZN                  NR2XD1            1  1.4           
  g5139/A1                                                     
  g5139/ZN                  NR2XD1            2  3.6           
  g5137/A1                                                     
  g5137/ZN                  NR2XD2            3  4.3           
  g5130/A1                                                     
  g5130/ZN                  AOI21D2           3  3.6           
  g5127/A1                                                     
  g5127/ZN                  NR2XD1            2  2.6           
  g5122/A1                                                     
  g5122/ZN                  CKND2D2           3  3.7           
  g5118/A1                                                     
  g5118/ZN                  NR2XD1            2  2.5           
  g5113/A1                                                     
  g5113/ZN                  CKND2D2           2  2.3           
  g5106/A1                                                     
  g5106/ZN                  NR2XD1            3  4.0           
  g5101/A1                                                     
  g5101/ZN                  CKND2D2           2  2.3           
  g5095/A1                                                     
  g5095/ZN                  NR2XD1            3  3.4           
  g5090/A1                                                     
  g5090/ZN                  CKND2D2           3  3.1           
  g5085/A1                                                     
  g5085/ZN                  NR2XD1            3  3.9           
  g5083/A1                                                     
  g5083/ZN                  NR2D1             1  1.0           
  g5080/A1                                                     
  g5080/ZN                  IND2D2            3  2.7           
cb_parti3206/rem_240_71_A[11] 
rem_240_71/A[11] 
  g5169/I                                                      
  g5169/ZN                  INVD1             1  1.4           
  g5145/A1                                                     
  g5145/ZN                  NR2XD1            2  2.3           
  g5139/A1                                                     
  g5139/ZN                  CKND2D2           3  4.0           
  g5134/A1                                                     
  g5134/ZN                  NR2XD1            1  1.4           
  g5132/A1                                                     
  g5132/ZN                  CKND2D2           1  1.8           
  g5130/A1                                                     
  g5130/ZN                  ND2D2             3  5.1           
  g5128/A1                                                     
  g5128/ZN                  CKND2D3           5  6.3           
  g5122/A1                                                     
  g5122/ZN                  NR2XD1            3  4.2           
  g5103/A1                                                     
  g5103/ZN                  CKND2D2           1  2.2           
  g5082/A2                                                     
  g5082/ZN                  ND2D2             1  1.9           
rem_240_71/REMAINDER[1] 
cb_parti/rem_240_71_REMAINDER[1] 
  g3214/I                                                      
  g3214/ZN                  INVD2             2  3.2           
cb_parti/add_243_28_B[1] 
add_243_28/B[1] 
  g960/A1                                                      
  g960/ZN                   NR2XD1            1  1.0           
  g947/A1                                                      
  g947/ZN                   NR2D1             1  1.4           
  g946/A1                                                      
  g946/ZN                   NR2XD1            3  2.7           
  g941/A1                                                      
  g941/Z                    OA21D1            2  1.8           
  g938/A1                                                      
  g938/ZN                   OAI21D1           1  1.9           
  g936/CI                                                      
  g936/CO                   FA1D1             1  1.9           
  g935/CI                                                      
  g935/CO                   FA1D1             1  1.9           
  g934/CI                                                      
  g934/CO                   FA1D1             1  1.9           
  g933/CI                                                      
  g933/CO                   FA1D1             1  1.9           
  g932/CI                                                      
  g932/CO                   FA1D1             1  1.9           
  g931/CI                                                      
  g931/CO                   FA1D1             1  1.9           
  g930/CI                                                      
  g930/CO                   FA1D1             1  1.9           
  g929/CI                                                      
  g929/CO                   FA1D1             1  1.9           
  g928/CI                                                      
  g928/CO                   FA1D1             1  1.9           
  g927/CI                                                      
  g927/S                    FA1D1             2  3.6           
add_243_28/Z[13] 
rem_243_55/A[13] 
  g4600/A1                                                     
  g4600/ZN                  CKND2D2           1  1.6           
  g4598/A1                                                     
  g4598/ZN                  ND2D2             1  1.9           
  g4597/A2                                                     
  g4597/ZN                  CKND2D2           2  2.7           
  g4595/A1                                                     
  g4595/ZN                  NR2XD1            1  1.0           
  g4594/A1                                                     
  g4594/ZN                  IND2D2            1  2.7           
rem_243_55/REMAINDER[0] 
cb_parti3211/rem_243_55_REMAINDER 
  g3818/A3                                                     
  g3818/Z                   XOR3D4            3 10.3           
  g3816/I                                                      
  g3816/ZN                  CKND4            16 14.4           
  g3814/A1                                                     
  g3814/ZN                  CKND2D1           1  1.0           
  g3768/B                                                      
  g3768/ZN                  OAI21D1           1  0.9           
  m_c_D_OUT_reg[24]/D  <<<  DFQD1                              
  m_c_D_OUT_reg[24]/CP      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                     6400 R 
                            latency                            
                            uncertainty                        
---------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_parti3208/m_b_D_OUT_reg[2]/CP
End-point    : cb_parti3211/m_c_D_OUT_reg[24]/D

The global mapper estimates a slack for this path of 148ps.
 
Cost Group 'cg_enable_group_clk' target slack:   120 ps
Target path end-point (Pin: m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

         Pin                      Type       Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)              <<<    launch                         0 R 
                                latency                            
cb_seqi
  m_c_empty_reg_reg/CP                                             
  m_c_empty_reg_reg/Q           DFQD2             3  6.4           
cb_seqi/RDY_response_get 
cb_parti3210/cb_seqi_RDY_response_get 
  g9052/B1                                                         
  g9052/ZN                      IND2D0            2  1.6           
  g9043/A1                                                         
  g9043/Z                       CKAN2D0           4  2.9           
cb_parti3210/m_c_RC_CG_HIER_INST2_enable 
m_c_RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E       <<< (P)  CKLNQD1                            
  RC_CGIC_INST/CP               setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                     6400 R 
                                latency                            
                                uncertainty                        
-------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : cb_seqi/m_c_empty_reg_reg/CP
End-point    : m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 5291ps.
 
              Distributing super-thread jobs: cb_part_135
                Sending 'cb_part_135' to server 'localhost_1_11'...
                  Sent 'cb_part_135' to server 'localhost_1_11'.
                Received 'cb_part_135' from server 'localhost_1_11'. (669 ms elapsed)
              Distributing super-thread jobs: cb_part_137
                Sending 'cb_part_137' to server 'localhost_1_11'...
                  Sent 'cb_part_137' to server 'localhost_1_11'.
                Received 'cb_part_137' from server 'localhost_1_11'. (1148 ms elapsed)
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
                                latency                        +200     200 R 
cb_seqi
  m_c_empty_reg_reg/CP                                    100           200 R 
  m_c_empty_reg_reg/Q           DFQD2             3  6.4   48  +278     478 F 
cb_seqi/RDY_response_get 
cb_parti3210/cb_seqi_RDY_response_get 
  g9052/B1                                                       +0     478   
  g9052/ZN                      IND2D0            2  1.6   66   +56     533 R 
  g9043/A1                                                       +0     533   
  g9043/Z                       CKAN2D0           4  2.9   94  +142     675 R 
cb_parti3210/m_c_RC_CG_HIER_INST2_enable 
m_c_RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E       <<< (P)  CKLNQD1                          +0     675   
  RC_CGIC_INST/CP               setup                     100  +149     824 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                6400 R 
                                latency                        +200    6600 R 
                                uncertainty                    -100    6500 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    5676ps 
Start-point  : cb_seqi/m_c_empty_reg_reg/CP
End-point    : m_c_RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
                            latency                        +200     200 R 
cb_parti3208
  m_b_D_OUT_reg[0]/CP                                 100           200 R 
  m_b_D_OUT_reg[0]/Q        DFQD4             6  7.6   47  +246     446 F 
  g12666/A1                                                  +0     446   
  g12666/ZN                 IND2D1            2  1.9   56  +101     547 F 
  g12445/A1                                                  +0     547   
  g12445/ZN                 OAI21D1           2  2.0   89   +74     620 R 
  g12428/A2                                                  +0     620   
  g12428/ZN                 CKND2D1           1  1.6   49   +62     682 F 
  g12425/A1                                                  +0     682   
  g12425/ZN                 ND2D2             2  2.1   34   +34     716 R 
  g12410/A1                                                  +0     716   
  g12410/ZN                 ND2D1             1  1.4   46   +42     759 F 
  g12402/A1                                                  +0     759   
  g12402/ZN                 CKND2D2           4  3.4   49   +44     803 R 
  g12366/A2                                                  +0     803   
  g12366/ZN                 CKND2D1           1  1.9   53   +53     856 F 
  g12351/A2                                                  +0     856   
  g12351/ZN                 CKND2D2           3  3.5   49   +52     908 R 
  g12341/A1                                                  +0     908   
  g12341/ZN                 CKND2D2           1  1.6   30   +34     942 F 
  g12339/A1                                                  +0     942   
  g12339/ZN                 ND2D2             3  3.6   42   +33     976 R 
  g12310/A1                                                  +0     976   
  g12310/ZN                 ND2D2             1  1.4   30   +33    1009 F 
  g12301/A1                                                  +0    1009   
  g12301/ZN                 CKND2D2           3  2.9   45   +36    1045 R 
  g12647/A1                                                  +0    1045   
  g12647/Z                  OR2XD1            1  1.8   38   +64    1109 R 
  g12275/A1                                                  +0    1109   
  g12275/ZN                 ND2D2             5 10.0   99   +72    1182 F 
cb_parti3208/rem_285_55_A[8] 
rem_285_55/A[8] 
  g2077/A2                                                   +0    1182   
  g2077/ZN                  ND2D2             1  2.9   41   +58    1239 R 
  g2076/A1                                                   +0    1239   
  g2076/ZN                  ND2D3             2  4.1   42   +40    1279 F 
  g2046/A1                                                   +0    1279   
  g2046/ZN                  CKND2D3           5  5.6   52   +45    1324 R 
  g2036/A1                                                   +0    1324   
  g2036/ZN                  CKND2D1           1  0.9   36   +40    1364 F 
  g2027/A1                                                   +0    1364   
  g2027/ZN                  ND2D1             1  1.9   45   +39    1404 R 
  g2019/A2                                                   +0    1404   
  g2019/ZN                  CKND2D2           3  4.3   51   +52    1455 F 
rem_285_55/REMAINDER[0] 
cb_parti3206/rem_285_55_REMAINDER[0] 
  g5360/A2                                                   +0    1455   
  g5360/ZN                  NR2XD1            3  3.1   58   +64    1519 R 
  g5341/A1                                                   +0    1519   
  g5341/ZN                  CKND2D2           2  2.7   39   +42    1561 F 
  g5323/A1                                                   +0    1561   
  g5323/ZN                  OAI21D2           2  2.5   71   +60    1621 R 
  g5315/A1                                                   +0    1621   
  g5315/ZN                  AOI21D2           2  2.7   49   +53    1674 F 
  g5307/A1                                                   +0    1674   
  g5307/ZN                  OAI21D2           3  3.4   82   +69    1744 R 
  g5303/A1                                                   +0    1744   
  g5303/ZN                  CKND2D2           1  1.6   37   +42    1786 F 
  g5299/A1                                                   +0    1786   
  g5299/ZN                  ND2D2             3  3.6   42   +36    1822 R 
  g5292/A1                                                   +0    1822   
  g5292/ZN                  ND2D2             1  1.6   32   +34    1856 F 
  g5291/A1                                                   +0    1856   
  g5291/ZN                  ND2D2             3  2.6   36   +31    1886 R 
  g5392/A1                                                   +0    1886   
  g5392/Z                   AN2D0             1  1.4   59  +104    1990 R 
  g5283/A1                                                   +0    1990   
  g5283/ZN                  NR2XD1            3  3.0   48   +46    2036 F 
  g5279/A1                                                   +0    2036   
  g5279/ZN                  NR2XD1            2  3.1   58   +52    2088 R 
  g5272/A2                                                   +0    2088   
  g5272/ZN                  ND2D2             1  2.6   39   +49    2137 F 
  g5271/A1                                                   +0    2137   
  g5271/ZN                  ND2D3             6  6.9   47   +41    2178 R 
  g5263/A1                                                   +0    2178   
  g5263/ZN                  CKND2D2           2  3.1   41   +41    2219 F 
  g5244/I                                                    +0    2219   
  g5244/ZN                  CKND2             1  1.5   20   +27    2245 R 
  g5241/A1                                                   +0    2245   
  g5241/ZN                  CKND2D2           1  2.3   36   +30    2275 F 
  g5231/A1                                                   +0    2275   
  g5231/ZN                  CKND2D3           4  5.8   53   +43    2318 R 
  g5216/A1                                                   +0    2318   
  g5216/ZN                  CKND2D2           3  4.1   50   +47    2366 F 
  g5203/A1                                                   +0    2366   
  g5203/ZN                  CKND2D2           1  1.5   33   +36    2402 R 
  g5202/A1                                                   +0    2402   
  g5202/ZN                  CKND2D2           1  1.4   28   +29    2430 F 
  g5200/A1                                                   +0    2430   
  g5200/ZN                  CKND2D2           2  3.0   45   +36    2466 R 
  g5199/A1                                                   +0    2466   
  g5199/ZN                  CKND2D2           1  1.4   28   +32    2499 F 
  g5197/A1                                                   +0    2499   
  g5197/ZN                  CKND2D2           2  3.0   46   +36    2535 R 
  g5195/A1                                                   +0    2535   
  g5195/ZN                  CKND2D2           1  1.4   28   +33    2567 F 
  g5193/A1                                                   +0    2567   
  g5193/ZN                  CKND2D2           2  3.3   48   +37    2605 R 
  g5192/A1                                                   +0    2605   
  g5192/ZN                  ND2D2             1  1.4   30   +35    2639 F 
  g5190/A1                                                   +0    2639   
  g5190/ZN                  CKND2D2           1  1.9   37   +31    2671 R 
  g5188/CI                                                   +0    2671   
  g5188/CO                  FA1D1             2  3.3   69  +108    2779 R 
  g5187/A1                                                   +0    2779   
  g5187/ZN                  ND2D2             1  1.6   36   +41    2820 F 
  g5186/A1                                                   +0    2820   
  g5186/ZN                  ND2D2             3  4.2   45   +37    2857 R 
  g5178/A1                                                   +0    2857   
  g5178/ZN                  AOI211XD1         1  1.0   60   +57    2914 F 
  g5177/A1                                                   +0    2914   
  g5177/ZN                  IND2D2            2  2.2   42   +86    3000 F 
  g5175/A1                                                   +0    3000   
  g5175/ZN                  CKND2D2           4  4.2   55   +46    3047 R 
  g5171/A1                                                   +0    3047   
  g5171/ZN                  NR2XD1            3  3.3   50   +46    3093 F 
  g5167/A1                                                   +0    3093   
  g5167/ZN                  CKND2D2           2  2.4   40   +40    3133 R 
  g5164/A1                                                   +0    3133   
  g5164/ZN                  NR2XD1            2  2.3   43   +36    3170 F 
  g5156/A1                                                   +0    3170   
  g5156/ZN                  CKND2D2           3  3.2   47   +42    3211 R 
  g5151/A1                                                   +0    3211   
  g5151/ZN                  NR2XD1            2  1.8   37   +36    3248 F 
  g5145/I                                                    +0    3248   
  g5145/ZN                  INVD1             1  1.4   31   +33    3281 R 
  g5142/A1                                                   +0    3281   
  g5142/ZN                  NR2XD1            1  1.3   32   +28    3309 F 
  g5139/A1                                                   +0    3309   
  g5139/ZN                  NR2XD1            2  3.8   67   +53    3362 R 
  g5137/A1                                                   +0    3362   
  g5137/ZN                  NR2XD2            3  3.5   37   +41    3403 F 
  g5130/A1                                                   +0    3403   
  g5130/ZN                  AOI21D2           3  3.1   86   +62    3465 R 
  g5127/A1                                                   +0    3465   
  g5127/ZN                  NR2XD1            2  2.4   42   +51    3516 F 
  g5122/A1                                                   +0    3516   
  g5122/ZN                  CKND2D2           3  3.1   47   +41    3558 R 
  g5118/A1                                                   +0    3558   
  g5118/ZN                  NR2XD1            2  2.1   39   +38    3595 F 
  g5113/A1                                                   +0    3595   
  g5113/ZN                  CKND2D2           2  2.4   41   +37    3632 R 
  g5106/A1                                                   +0    3632   
  g5106/ZN                  NR2XD1            3  2.5   43   +38    3670 F 
  g5101/A1                                                   +0    3670   
  g5101/ZN                  ND2D1             3  2.8   57   +48    3718 R 
  g5095/A1                                                   +0    3718   
  g5095/ZN                  NR2XD1            3  2.9   47   +45    3763 F 
  g5406/A1                                                   +0    3763   
  g5406/ZN                  IND2D1            1  1.0   41   +92    3855 F 
  g5089/A2                                                   +0    3855   
  g5089/ZN                  ND2D1             3  3.6   67   +56    3911 R 
cb_parti3206/rem_240_71_A[9] 
rem_240_71/A[9] 
  g5161/A1                                                   +0    3911   
  g5161/ZN                  ND2D2             3  3.3   47   +49    3960 F 
  g5160/I                                                    +0    3960   
  g5160/ZN                  CKND2             1  1.5   21   +29    3988 R 
  g5150/A1                                                   +0    3988   
  g5150/ZN                  CKND2D2           3  4.3   51   +39    4028 F 
  g5145/A2                                                   +0    4028   
  g5145/ZN                  NR2XD2            2  2.5   35   +50    4078 R 
  g5139/A1                                                   +0    4078   
  g5139/ZN                  CKND2D2           3  3.2   43   +38    4116 F 
  g5134/A1                                                   +0    4116   
  g5134/ZN                  NR2XD1            1  1.5   39   +39    4154 R 
  g5132/A1                                                   +0    4154   
  g5132/ZN                  CKND2D2           1  1.6   30   +32    4186 F 
  g5130/A1                                                   +0    4186   
  g5130/ZN                  ND2D2             3  6.4   57   +43    4229 R 
  g5128/A1                                                   +0    4229   
  g5128/ZN                  CKND2D4           5  5.9   41   +43    4272 F 
  g5105/A1                                                   +0    4272   
  g5105/ZN                  OAI21D2           3  3.5   84   +68    4340 R 
  g5092/A1                                                   +0    4340   
  g5092/ZN                  CKND2D2           1  1.6   37   +43    4383 F 
  g5082/A1                                                   +0    4383   
  g5082/ZN                  ND2D2             1  2.0   29   +30    4413 R 
rem_240_71/REMAINDER[1] 
cb_parti/rem_240_71_REMAINDER[1] 
  g3214/I                                                    +0    4413   
  g3214/ZN                  INVD2             2  1.9   16   +21    4434 F 
cb_parti/add_243_28_B[1] 
add_243_28/B[1] 
  g965/I                                                     +0    4434   
  g965/ZN                   CKND1             2  1.8   35   +29    4464 R 
  g963/A1                                                    +0    4464   
  g963/ZN                   NR2XD0            2  2.1   58   +46    4510 F 
  g946/A2                                                    +0    4510   
  g946/ZN                   NR2XD1            3  2.8   54   +64    4574 R 
  g941/A1                                                    +0    4574   
  g941/Z                    OA21D1            2  2.0   47   +89    4663 R 
  g938/A1                                                    +0    4663   
  g938/ZN                   OAI21D1           1  1.9   63   +50    4713 F 
  g936/CI                                                    +0    4713   
  g936/CO                   FA1D1             1  1.9   51  +114    4827 F 
  g935/CI                                                    +0    4827   
  g935/CO                   FA1D1             1  1.9   51  +110    4938 F 
  g934/CI                                                    +0    4938   
  g934/CO                   FA1D1             1  1.9   51  +110    5048 F 
  g933/CI                                                    +0    5048   
  g933/CO                   FA1D1             1  1.9   51  +110    5158 F 
  g932/CI                                                    +0    5158   
  g932/CO                   FA1D1             1  1.9   51  +110    5268 F 
  g931/CI                                                    +0    5268   
  g931/CO                   FA1D1             1  1.9   51  +110    5379 F 
  g930/CI                                                    +0    5379   
  g930/CO                   FA1D1             1  1.9   51  +110    5489 F 
  g929/CI                                                    +0    5489   
  g929/CO                   FA1D1             1  1.9   51  +110    5599 F 
  g928/CI                                                    +0    5599   
  g928/CO                   FA1D1             1  1.9   51  +110    5710 F 
  g927/CI                                                    +0    5710   
  g927/S                    FA1D1             2  3.3   70  +167    5877 R 
add_243_28/Z[13] 
rem_243_55/A[13] 
  g4599/A1                                                   +0    5877   
  g4599/ZN                  ND3D2             1  2.2   63   +59    5936 F 
  g4621/A2                                                   +0    5936   
  g4621/ZN                  ND2D2             2  3.4   40   +48    5984 R 
  g4596/A1                                                   +0    5984   
  g4596/ZN                  CKND2D2           1  1.8   34   +33    6016 F 
  g2/B                                                       +0    6016   
  g2/ZN                     OAI21D2           1  2.7   74   +43    6060 R 
rem_243_55/REMAINDER[0] 
cb_parti3211/rem_243_55_REMAINDER 
  g3818/A3                                                   +0    6060   
  g3818/Z                   XOR3D4            3 10.3   74  +184    6243 F 
  g3816/I                                                    +0    6243   
  g3816/ZN                  CKND4            16 14.4   55   +58    6302 R 
  g3814/A1                                                   +0    6302   
  g3814/ZN                  CKND2D1           1  1.0   40   +42    6344 F 
  g3768/B                                                    +0    6344   
  g3768/ZN                  OAI21D1           1  0.9   62   +42    6386 R 
  m_c_D_OUT_reg[24]/D  <<<  DFQD1                            +0    6386   
  m_c_D_OUT_reg[24]/CP      setup                     100   +21    6407 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                6400 R 
                            latency                        +200    6600 R 
                            uncertainty                    -100    6500 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      93ps 
Start-point  : cb_parti3208/m_b_D_OUT_reg[0]/CP
End-point    : cb_parti3211/m_c_D_OUT_reg[24]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                4875        0 

             Cost Group            Target    Slack    Diff.    Clock
--------------------------------------------------------------------
    cg_enable_group_clk               120     5676              6400 
                    clk               130       93              6400 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 30.72 sec
          foreground process active time          : 19.50 sec
          background processes total active time  : 13.04 sec
          approximate speedup                     : 1.06X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14 localhost_1_0 localhost_1_11 localhost_1_8 localhost_1_12
          peak_physical_memory_usage (Mb) : 42.6 86.1 42.6 42.5 560.9 132.4 42.5 117.7
          physical_memory_usage (Mb) : 42.6 86.1 42.6 42.5 560.9 132.4 42.5 117.7
          Super-thread total peak physical memory usage (Mb):1000.1
        ------------------------------------------------------------
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_243_28' in module 'mkCompareRNS' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_271_28' in module 'mkCompareRNS' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_263_27' in module 'mkCompareRNS' would be automatically ungrouped.
          There are 3 hierarchical instances automatically ungrouped.
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:mkCompareRNS ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 3 clock gate paths.
  Decloning clock-gating logic from design:mkCompareRNS
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is RC_CG_DECLONE_HIER_INST 
            Old instances were:
           m_a_RC_CG_HIER_INST0
           m_b_RC_CG_HIER_INST1
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 2 clock gate paths.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 2
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 4868        0         0       412        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   4868        0         0       412        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0      3728     12171       754
##>M:Launch ST              0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Cleanup                0      1800      4868      1000
##>M:MBCI                   0      1800      4868      1000
##>M:Misc                  31
##>--------------------------------------------------------
##>Total Elapsed           31
##>========================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 64
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 49
                            Stats from servers
          servers : localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14 localhost_1_0 localhost_1_11 localhost_1_8 localhost_1_12
          peak_physical_memory_usage (Mb) : 42.6 86.1 42.6 42.5 560.9 132.4 42.5 117.7
          physical_memory_usage (Mb) : 42.6 86.1 42.6 42.5 560.9 132.4 42.5 117.7
          Super-thread total peak physical memory usage (Mb):1000.1
        ------------------------------------------------------------
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mkCompareRNS'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            48             32           -0.0 ps           93.1 ps  syn_map
report area > $REPORTS_PATH/area.rpt
report timing > $REPORTS_PATH/timing.rpt
report power > $REPORTS_PATH/power.rpt
Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
report clock_gating > $REPORTS_PATH/clockgating.rpt
report gates > $REPORTS_PATH/gates.rpt
report gates -power > $REPORTS_PATH/gates_power.rpt
report datapath > $REPORTS_PATH/datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
report messages > $REPORTS_PATH/messages.rpt
report qor > $REPORTS_PATH/qor.rpt
write_design -basename ${OUTPUTS_PATH}/${design}_syn
Exporting design data for 'mkCompareRNS' to build/tsmc65lp/test_run/out/mkCompareRNS_syn...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: build/tsmc65lp/test_run/out/mkCompareRNS_syn.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: build/tsmc65lp/test_run/out/mkCompareRNS_syn.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: build/tsmc65lp/test_run/out/mkCompareRNS_syn.g
Info    : Generating design database. [PHYS-90]
        : Writing TCF: build/tsmc65lp/test_run/out/mkCompareRNS_syn.tcf
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: build/tsmc65lp/test_run/out/mkCompareRNS_syn.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file build/tsmc65lp/test_run/out//mkCompareRNS_syn.default_emulate_constraint_mode.sdc has been written
File build/tsmc65lp/test_run/out//mkCompareRNS_syn.mmmc.tcl has been written.
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: build/tsmc65lp/test_run/out/mkCompareRNS_syn.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: build/tsmc65lp/test_run/out/mkCompareRNS_syn.genus_setup.tcl
** To load the database source build/tsmc65lp/test_run/out/mkCompareRNS_syn.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mkCompareRNS' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
write_hdl  > ${OUTPUTS_PATH}/${design}_syn.v
write_sdc > ${OUTPUTS_PATH}/${design}_syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
write_sdf -edges check_edge > ${OUTPUTS_PATH}/${design}_syn.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
write_db ${design} -to_file ${OUTPUTS_PATH}/${design}_syn.db
Finished exporting design database to file 'build/tsmc65lp/test_run/out/mkCompareRNS_syn.db' for 'mkCompareRNS' (command execution time mm:ss cpu = 00:00, real = 00:00).
file copy [get_db stdout_log] ${LOG_PATH}/
