Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Sep 15 15:34:26 2017
| Host             : DESKTOP-N4M5H14 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xq7k325trf676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 24.042 |
| Dynamic (W)              | 23.443 |
| Device Static (W)        | 0.599  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 54.6   |
| Junction Temperature (C) | 70.4   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     3.036 |     4655 |       --- |             --- |
|   LUT as Logic          |     2.629 |     2297 |    203800 |            1.13 |
|   CARRY4                |     0.163 |       81 |     50950 |            0.16 |
|   BUFG                  |     0.124 |       10 |        32 |           31.25 |
|   Register              |     0.074 |     1647 |    407600 |            0.40 |
|   F7/F8 Muxes           |     0.042 |      338 |    203800 |            0.17 |
|   LUT as Shift Register |     0.005 |        2 |     64000 |           <0.01 |
|   Others                |     0.000 |       81 |       --- |             --- |
| Signals                 |     2.973 |     3672 |       --- |             --- |
| Block RAM               |     1.377 |        4 |       445 |            0.90 |
| I/O                     |    16.057 |       71 |       400 |           17.75 |
| Static Power            |     0.599 |          |           |                 |
| Total                   |    24.042 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.825 |       7.367 |      0.458 |
| Vccaux    |       1.800 |     0.634 |       0.585 |      0.049 |
| Vcco33    |       3.300 |     4.504 |       4.503 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.009 |       0.008 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.131 |       0.121 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |    23.443 |
|   U0                                         |     0.029 |
|   U1                                         |     0.730 |
|     Cotroller                                |     0.328 |
|     DataPath                                 |     0.402 |
|       ALUOut                                 |     0.180 |
|       IR                                     |     0.024 |
|       PC                                     |     0.063 |
|       U1                                     |     0.060 |
|       U2                                     |     0.060 |
|       mdr                                    |     0.014 |
|   U10                                        |     0.293 |
|   U11                                        |     0.471 |
|   U12                                        |     0.209 |
|   U13                                        |     1.260 |
|   U14                                        |     0.471 |
|     U0                                       |     0.471 |
|       inst_blk_mem_gen                       |     0.471 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.471 |
|           valid.cstr                         |     0.471 |
|             ramloop[0].ram.r                 |     0.471 |
|               prim_init.ram                  |     0.471 |
|   U2                                         |     0.478 |
|     U0                                       |     0.478 |
|       inst_blk_mem_gen                       |     0.478 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.478 |
|           valid.cstr                         |     0.478 |
|             ramloop[0].ram.r                 |     0.478 |
|               prim_init.ram                  |     0.478 |
|   U3                                         |     0.753 |
|     U0                                       |     0.753 |
|       inst_blk_mem_gen                       |     0.753 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.753 |
|           valid.cstr                         |     0.753 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             bindec_b.bindec_inst_b           |     0.001 |
|             has_mux_b.B                      |     0.254 |
|             ramloop[0].ram.r                 |     0.449 |
|               prim_init.ram                  |     0.449 |
|             ramloop[1].ram.r                 |     0.048 |
|               prim_init.ram                  |     0.048 |
|   U4                                         |     0.276 |
|   U5                                         |    <0.001 |
|   U6                                         |     0.446 |
|     M2                                       |     0.307 |
|     SM1                                      |     0.139 |
|       M0                                     |     0.013 |
|       M1                                     |     0.012 |
|       M2                                     |     0.013 |
|       M3                                     |     0.013 |
|       M4                                     |     0.013 |
|       M5                                     |     0.013 |
|       M6                                     |     0.031 |
|       M7                                     |     0.031 |
|   U61                                        |     0.140 |
|   U7                                         |     0.076 |
|     P2LED                                    |     0.076 |
|   U71                                        |     0.000 |
|   U8                                         |     0.876 |
|   U9                                         |     0.401 |
+----------------------------------------------+-----------+


