{
  "comments": [
    {
      "key": {
        "uuid": "4ebdf620_fcdd9321",
        "filename": "/COMMIT_MSG",
        "patchSetId": 3
      },
      "lineNbr": 9,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2020-05-26T22:21:18Z",
      "side": 1,
      "message": "I am a bit confused. If Denver doesnt implement PMU, how will it be able to leak counters belonging to PMU? Did you mean Denver doesn\u0027t implement Armv8.2-Debug specification?",
      "revId": "0c392673dd786222ddd853e6b7c581744589617f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "9d852e5a_6f41ffa5",
        "filename": "/COMMIT_MSG",
        "patchSetId": 3
      },
      "lineNbr": 9,
      "author": {
        "id": 1000162
      },
      "writtenOn": "2020-05-27T04:10:00Z",
      "side": 1,
      "message": "Denver CPUs do not support MDCR_EL3.SCCD bit to indicate support for ARMv8-PMU. This means that the PMCR_EL0 needs to saved.\n\nComment from context.S\n\n\t/* ----------------------------------------------------------\n\t * Check if earlier initialization MDCR_EL3.SCCD to 1 failed,\n\t * meaning that ARMv8-PMU is not implemented and PMCR_EL0\n\t * should be saved in non-secure context.\n\t * ----------------------------------------------------------\n\t */",
      "parentUuid": "4ebdf620_fcdd9321",
      "revId": "0c392673dd786222ddd853e6b7c581744589617f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "556490ed_4bc9fd55",
        "filename": "/COMMIT_MSG",
        "patchSetId": 3
      },
      "lineNbr": 9,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2020-05-27T17:28:12Z",
      "side": 1,
      "message": "I think the comment is not accurate. If MDCR_EL3.SCCD is not 1, it indicates ARMv8.5-PMU is not implemented. I guess the comment mistakenly says ARMv8-PMU is not implemented. Please help to advise what is the value of the following field of the register ID_AA64DFR0_EL1 for your platform:\n1. PMUVer bit [11:8] \n2. DebugVer, bits [3:0]",
      "parentUuid": "9d852e5a_6f41ffa5",
      "revId": "0c392673dd786222ddd853e6b7c581744589617f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "b940ccf8_c3973df4",
        "filename": "/COMMIT_MSG",
        "patchSetId": 3
      },
      "lineNbr": 9,
      "author": {
        "id": 1000162
      },
      "writtenOn": "2020-05-29T21:38:19Z",
      "side": 1,
      "message": "ID_AA64DFR0_EL1 \u003d 0x10305408 on Tegra194 platforms, which translates to\n\nPMUVer, bits [11:8] \u003d 4 (PMUv3 for Armv8.1)\nDebugVer, bits [3:0] \u003d 8 (Armv8.2 debug architecture)",
      "parentUuid": "556490ed_4bc9fd55",
      "revId": "0c392673dd786222ddd853e6b7c581744589617f",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}