sv xil_defaultlib -i "C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sources_1/imports/Final_Design_FIles/CIC_Decimator.sv" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sources_1/imports/Final_Design_FIles/FilterLib.sv" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sources_1/imports/Final_Design_FIles/Halfband.sv" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sources_1/imports/Final_Design_FIles/Universal_FIR.sv" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sources_1/imports/Final_Design_FIles/top_module.sv" \
"C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/srcs/sim_1/imports/new/tb_file_io_hex.sv" \

verilog xil_defaultlib "C:/Users/soham_cmvdok2/OneDrive/Inter-IIT/2025/PS/Final Submission/RTL Code/Testbenches/TB1/xsim/glbl.v"

# Do not sort compile order
nosort
