Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 22 16:20:35 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.628        0.000                      0                    3        0.257        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.628        0.000                      0                    3        0.257        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 gFSM/State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gFSM/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.610ns (29.724%)  route 1.442ns (70.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.075     2.533    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.657 r  m/out/O
                         net (fo=2, routed)           0.765     3.422    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     3.878 r  gFSM/State_reg[1]/Q
                         net (fo=5, routed)           0.878     4.756    gFSM/State[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.154     4.910 r  gFSM/State[1]_i_1/O
                         net (fo=1, routed)           0.565     5.474    gFSM/State[1]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.919    12.307    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.100    12.407 r  m/out/O
                         net (fo=2, routed)           0.651    13.058    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[1]/C
                         clock pessimism              0.364    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)       -0.284    13.103    gFSM/State_reg[1]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 count/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.489%)  route 1.071ns (62.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    count/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count/Q_reg_reg[0]/Q
                         net (fo=2, routed)           1.071     6.735    count/Q_reg_reg[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.859 r  count/Q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.859    count/Q_reg[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.508    14.849    count/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.077    15.188    count/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.889ns  (required time - arrival time)
  Source:                 gFSM/State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gFSM/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.606ns (53.994%)  route 0.516ns (46.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.075     2.533    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.657 r  m/out/O
                         net (fo=2, routed)           0.765     3.422    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     3.878 f  gFSM/State_reg[0]/Q
                         net (fo=6, routed)           0.516     4.395    gFSM/State[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.150     4.545 r  gFSM/State[0]_i_1/O
                         net (fo=1, routed)           0.000     4.545    gFSM/State[0]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.919    12.307    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.100    12.407 r  m/out/O
                         net (fo=2, routed)           0.651    13.058    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/C
                         clock pessimism              0.364    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.047    13.434    gFSM/State_reg[0]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  8.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 gFSM/State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gFSM/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.446     0.673    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.718 r  m/out/O
                         net (fo=2, routed)           0.310     1.027    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.168 f  gFSM/State_reg[0]/Q
                         net (fo=6, routed)           0.179     1.348    gFSM/State[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.042     1.390 r  gFSM/State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.390    gFSM/State[0]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.934    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.056     0.990 r  m/out/O
                         net (fo=2, routed)           0.363     1.353    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/C
                         clock pessimism             -0.326     1.027    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.105     1.132    gFSM/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 gFSM/State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gFSM/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.192ns (35.489%)  route 0.349ns (64.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.446     0.673    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.718 r  m/out/O
                         net (fo=2, routed)           0.310     1.027    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.168 r  gFSM/State_reg[0]/Q
                         net (fo=6, routed)           0.158     1.327    gFSM/State[0]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.051     1.378 r  gFSM/State[1]_i_1/O
                         net (fo=1, routed)           0.191     1.568    gFSM/State[1]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.934    m/clk_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.056     0.990 r  m/out/O
                         net (fo=2, routed)           0.363     1.353    gFSM/State_reg[0]_0
    SLICE_X65Y20         FDCE                                         r  gFSM/State_reg[1]/C
                         clock pessimism             -0.326     1.027    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.001     1.028    gFSM/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 count/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.623%)  route 0.474ns (69.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    count/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  count/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.474     2.107    count/Q_reg_reg[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     2.152 r  count/Q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.152    count/Q_reg[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.855     1.982    count/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  count/Q_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120     1.589    count/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.563    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   count/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   gFSM/State_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   gFSM/State_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   count/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   count/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   count/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   count/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   gFSM/State_reg[1]/C



