---
aliases:
  - "ASIC"
  - "Application-Specific Integrated Circuit"
  - "—Å–ø–µ—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω–∞—è –∏–Ω—Ç–µ–≥—Ä–∞–ª—å–Ω–∞—è —Å—Ö–µ–º–∞"
tags:
  - "#hardware #chipdesign #logic"
path:
  - "–∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã–µ/–∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–µ/–ª–æ–≥–∏–∫–∞"
---

## üìå [[ASIC|Application-Specific Integrated Circuit (ASIC)]]  
[[ASIC]] ‚Äî —ç—Ç–æ –º–∏–∫—Ä–æ—Å—Ö–µ–º–∞, —Å–æ–∑–¥–∞–Ω–Ω–∞—è –ø–æ–¥ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –æ–¥–Ω–æ–π –∏–ª–∏ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–Ω–æ–≥–æ –∫–ª–∞—Å—Å–∞ –∑–∞–¥–∞—á. –í –æ—Ç–ª–∏—á–∏–µ –æ—Ç [[FPGA]] –∏–ª–∏ [[root/CPU/CPU]], –µ—ë —Å—Ç—Ä—É–∫—Ç—É—Ä–∞ —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–∞ –Ω–∞ —ç—Ç–∞–ø–µ –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–∞ –∏ –Ω–µ –º–æ–∂–µ—Ç –±—ã—Ç—å –ø–µ—Ä–µ–ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∞.

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç  
[[ASIC]] —Ä–∞–∑—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç—Å—è –¥–ª—è –∫–æ–Ω–∫—Ä–µ—Ç–Ω–æ–π –∑–∞–¥–∞—á–∏ –∏ —Å–æ—Å—Ç–æ–∏—Ç –∏–∑ —Ñ–∏–∫—Å–∏—Ä–æ–≤–∞–Ω–Ω—ã—Ö –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö –±–ª–æ–∫–æ–≤, –æ–ø—Ç–∏–º–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω—ã—Ö –ø–æ:

- –ü—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏  
- –≠–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏—é  
- –ü–ª–æ—â–∞–¥–∏ –∫—Ä–∏—Å—Ç–∞–ª–ª–∞  
- –°–µ–±–µ—Å—Ç–æ–∏–º–æ—Å—Ç–∏ –ø—Ä–∏ –º–∞—Å—Å–æ–≤–æ–º –≤—ã–ø—É—Å–∫–µ  

–†–∞–∑—Ä–∞–±–æ—Ç–∫–∞ –≤–∫–ª—é—á–∞–µ—Ç —Å–ª–µ–¥—É—é—â–∏–µ —ç—Ç–∞–ø—ã:

1. [[RTL]]-–æ–ø–∏—Å–∞–Ω–∏–µ –Ω–∞ [[Verilog]] –∏–ª–∏ [[VHDL]]  
2. [[Synthesis]] ‚Üí [[Gate-level Netlist]]  
3. [[Place and Route]]  
4. [[DRC]] / [[LVS]] –ø—Ä–æ–≤–µ—Ä–∫–∏  
5. –ü—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–æ –Ω–∞ —Ñ–∞–±—Ä–∏–∫–µ (–Ω–∞–ø—Ä–∏–º–µ—Ä, [[TSMC]])  
6. –§–∏–Ω–∞–ª—å–Ω–∞—è —É–ø–∞–∫–æ–≤–∫–∞ –∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ

–ß–∞—Å—Ç–æ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è [[Standard Cell]] –±–∏–±–ª–∏–æ—Ç–µ–∫–∞ –∏ [[IP Cores]] (–Ω–∞–ø—Ä–∏–º–µ—Ä, [[PCIe]], [[DDR]], [[root/CPU/CPU]] —è–¥—Ä–∞).

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

| –û–±–ª–∞—Å—Ç—å                 | –ü—Ä–∏–º–µ—Ä—ã —Ä–µ—à–µ–Ω–∏–π                                       |
| ----------------------- | ----------------------------------------------------- |
| [[Crypto]]              | [[SHA256]] ASIC-–º–∞–π–Ω–µ—Ä—ã (–Ω–∞–ø—Ä–∏–º–µ—Ä, Bitmain)           |
| [[network\|Networking]] | Switch [[ASIC]], Router [[SoC]], [[NPU]]              |
| [[Audio]]/[[Video]]     | –ö–æ–¥–µ–∫–∏, DSP, –≤–∏–¥–µ–æ–æ–±—Ä–∞–±–æ—Ç–∫–∞, [[FPGA to ASIC]] –ø–µ—Ä–µ—Ö–æ–¥ |
| [[Mobile]]              | [[Apple Silicon]], [[Snapdragon]], [[Tensor]]         |
| [[Automotive]]          | [[ADAS]] —Å–∏—Å—Ç–µ–º—ã, [[CAN]] Controller                  |
| [[IoT]]                 | –£–ª—å—Ç—Ä–∞—ç–Ω–µ—Ä–≥–æ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω—ã–µ —á–∏–ø—ã –ø–æ–¥ —Å–µ–Ω—Å–æ—Ä—ã              |

## üíª –ü—Ä–∏–º–µ—Ä (—Ñ—Ä–∞–≥–º–µ–Ω—Ç RTL –Ω–∞ Verilog)

```verilog
module xor_gate(input a, input b, output y);
  assign y = a ^ b;
endmodule
````

## üìê –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ ASIC (–≤–æ–∑–º–æ–∂–Ω—ã–µ –±–ª–æ–∫–∏)

|–ö–æ–º–ø–æ–Ω–µ–Ω—Ç|–ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ|
|---|---|
|[[ALU]]|–ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏|
|[[DMA]]|–û–±–º–µ–Ω —Å –ø–∞–º—è—Ç—å—é –±–µ–∑ —É—á–∞—Å—Ç–∏—è [[root/CPU/CPU]]|
|[[IO Controller]]|–£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –≤–Ω–µ—à–Ω–∏–º–∏ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞–º–∏|
|[[DSP Blocks]]|–£—Å–∫–æ—Ä–µ–Ω–∏–µ —Ü–∏—Ñ—Ä–æ–≤–æ–π –æ–±—Ä–∞–±–æ—Ç–∫–∏ —Å–∏–≥–Ω–∞–ª–æ–≤|
|[[NPU]] / [[AI Core]]|–ê–ø–ø–∞—Ä–∞—Ç–Ω–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è –Ω–µ–π—Ä–æ—Å–µ—Ç–µ–π|
|[[PLL]]|–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∏ —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è|
|[[SRAM]], [[ROM]]|–í—Å—Ç—Ä–æ–µ–Ω–Ω–∞—è –ø–∞–º—è—Ç—å|

## üß© –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

- [[FPGA]], [[eFPGA]], [[SoC]]
    
- [[EDA]] –∏–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç—ã: [[Synopsys]], [[Cadence]], [[Mentor]]
    
- [[RTL]], [[HDL]], [[Synthesis]]
    
- [[MPW]], [[Chiplet]], [[ASIC prototyping]]
    

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –í—ã—Å–æ—á–∞–π—à–∞—è –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏ —ç–Ω–µ—Ä–≥–æ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å
    
- –û–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è –ø–æ–¥ –∫–æ–Ω–∫—Ä–µ—Ç–Ω–æ–µ –ø—Ä–∏–º–µ–Ω–µ–Ω–∏–µ
    
- –ú–∏–Ω–∏–º–∞–ª—å–Ω—ã–µ –∑–∞–¥–µ—Ä–∂–∫–∏, –º–∞–ª—ã–π —Ä–∞–∑–º–µ—Ä –≤ –º–∞—Å—Å–æ–≤–æ–º –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–µ
    
- –ù–∞–¥—ë–∂–Ω–æ—Å—Ç—å –∏ –∑–∞—â–∏—â—ë–Ω–Ω–æ—Å—Ç—å (–Ω–µ–≤–æ–∑–º–æ–∂–Ω–æ –ø–µ—Ä–µ–∑–∞–ø–∏—Å–∞—Ç—å –ª–æ–≥–∏–∫—É)
    

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –í—ã—Å–æ–∫–∞—è —Å—Ç–æ–∏–º–æ—Å—Ç—å —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏ –∏ –∑–∞–ø—É—Å–∫–∞ –≤ –ø—Ä–æ–∏–∑–≤–æ–¥—Å—Ç–≤–æ
    
- –û—Ç—Å—É—Ç—Å—Ç–≤–∏–µ –≥–∏–±–∫–æ—Å—Ç–∏: –Ω–µ–ª—å–∑—è –æ–±–Ω–æ–≤–∏—Ç—å –∏–ª–∏ –ø–µ—Ä–µ–ø—Ä–æ—à–∏—Ç—å
    
- –î–æ–ª–≥–∏–π —Ü–∏–∫–ª —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏ (–º–µ—Å—è—Ü—ã –∏ –≥–æ–¥—ã)
    
- –ù–µ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–µ–Ω –¥–ª—è –º–∞–ª—ã—Ö –æ–±—ä—ë–º–æ–≤ –∏–ª–∏ –±—ã—Å—Ç—Ä–æ–º–µ–Ω—è—é—â–∏—Ö—Å—è –∑–∞–¥–∞—á