xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Oct 19, 2023 at 23:01:24 EDT
xmverilog
	mxtb.v
	ripplecarry4_clk_scan.v
	osu_scan.v
	osu05_stdcells.v
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
     $hold (negedge D, negedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,260|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFNEGX1).
     $hold (posedge D, negedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,262|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFNEGX1).
     $hold (negedge D, posedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,298|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFPOSX1).
     $hold (posedge D, posedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,300|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFPOSX1).
     $recovery(posedge R, posedge CLK &&& \D&S , trec$R$CLK, NOTIFIER);
                                                          |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,361|58): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFSR).
     $hold (negedge D, negedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,573|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (LATCH).
     $hold (posedge D, negedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (./osu05_stdcells.v,575|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (LATCH).
         sval_args[sidx+i] = memel[i+SIG_IDS_W];
                       |
xmelab: *W,BIGWBS (./mxtb.v,597|23): Bit-select index truncation.
     for (i = 0; i<2*SignalIDWidth[sid]; i = i + 1) sval[i] = sval_args[sidx+i];
                                                                            |
xmelab: *W,BIGWBS (./mxtb.v,619|76): Bit-select index truncation.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LATCH:v <0x426a3a41>
			streams:   0, words:     0
		worklib.DFFSR:v <0x4086ed51>
			streams:   0, words:     0
		worklib.DFFPOSX1:v <0x445414cf>
			streams:   0, words:     0
		worklib.DFFNEGX1:v <0x5c1a9fdb>
			streams:   0, words:     0
		worklib.ripplecarry4_clk_test:v <0x0265d66b>
			streams: 103, words: 211864
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 94      56
		UDPs:                    10       7
		Primitives:             107       6
		Timing outputs:          42       3
		Registers:              183     199
		Scalar wires:            53       -
		Expanded wires:           8       2
		Vectored wires:           1       -
		Named events:             5       5
		Always blocks:            6       6
		Initial blocks:           2       2
		Parallel blocks:          3       3
		Cont. assignments:        0       1
		Pseudo assignments:       3       3
		Timing checks:           31       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.ripplecarry4_clk_test:v
Loading snapshot worklib.ripplecarry4_clk_test:v .................... Done
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> run
#############################################################################
 MAX TB Version O-2018.06-SP1
 Test Protocol File generated from original file "ripplecarry4_clk.stil"
 STIL file version: 1.0
#############################################################################

xmsim: *W,PRPASZ: Packed array at "ripplecarry4_clk_test.TDATA_FILE" of 8192 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 8192 ripplecarry4_clk_test.TDATA_FILE' or 'setenv SHM_PACKED_LIMIT 8192' to adjust limit.
xmsim: *W,PRPASZ: Packed array at "ripplecarry4_clk_test.diag_file" of 8192 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 8192 ripplecarry4_clk_test.diag_file' or 'setenv SHM_PACKED_LIMIT 8192' to adjust limit.
xmsim: *W,SHMPAAX: some objects excluded from $shm_probe due to access restrictions, use +access+r on command line for access to all objects.
            File: ./mxtb.v, line = 1477, pos = 13
           Scope: ripplecarry4_clk_test
            Time: 0 FS + 0

Open failed on file "/home/ead/yihui/ece6250/lab5/mxtb.dat". No such file or directory
XTB Error: cannot open /home/ead/yihui/ece6250/lab5/mxtb.dat file. Exiting...

Simulation complete via $finish(1) at time 0 FS + 0
./mxtb.v:700        $finish; 
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Oct 19, 2023 at 23:01:25 EDT  (total: 00:00:01)
