{"peripheral_accesses":[{"accesses":[{"access_type":"volatile_write","address":"0x40001020","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":57}},{"access_type":"volatile_read","address":"0x40001004","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":58}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":63}},{"access_type":"volatile_read","address":"0x40001008","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":64}},{"access_type":"volatile_write","address":"0x40001028","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x40","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":69}},{"access_type":"volatile_read","address":"0x4000100C","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":70}},{"access_type":"volatile_write","address":"0x4000102C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x44","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":75}},{"access_type":"volatile_read","address":"0x40001010","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":76}},{"access_type":"volatile_write","address":"0x40001030","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x48","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":81}},{"access_type":"volatile_read","address":"0x40001014","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL1","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":82}},{"access_type":"volatile_write","address":"0x40001034","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x52","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":87}},{"access_type":"volatile_read","address":"0x40001018","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"PSCCTL2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":88}},{"access_type":"volatile_read","address":"0x40001058","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":117}},{"access_type":"volatile_write","address":"0x40001058","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":117}},{"access_type":"volatile_read","address":"0x40001058","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":118}},{"access_type":"volatile_write","address":"0x4000103C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x60","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":204}},{"access_type":"volatile_write","address":"0x40001040","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":207}},{"access_type":"volatile_write","address":"0x40001044","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL1_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":210}},{"access_type":"volatile_write","address":"0x40001048","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL2_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":213}},{"access_type":"volatile_write","address":"0x4000104C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL3_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":216}},{"access_type":"volatile_write","address":"0x40001050","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"PSCCTL4_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":219}},{"access_type":"volatile_read","address":"0x40001058","bits_modified":[],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":234}},{"access_type":"volatile_write","address":"0x40001058","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL0 functionality","register_name":"REG_0x88","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":234}},{"access_type":"volatile_read","address":"0x40001088","bits_modified":[],"data_size":32,"purpose":"Access REG_0x136 register","register_name":"REG_0x136","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeMainClkFreq","line":1307}},{"access_type":"volatile_read","address":"0x40001070","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL0_CLR register","register_name":"PSCCTL0_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeMainClkFreq","line":1330}},{"access_type":"volatile_read","address":"0x4000114C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x332 register","register_name":"REG_0x332","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2300}},{"access_type":"volatile_read","address":"0x4000114C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x332 register","register_name":"REG_0x332","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2302}},{"access_type":"volatile_read","address":"0x40001150","bits_modified":[],"data_size":32,"purpose":"Access REG_0x336 register","register_name":"REG_0x336","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetClockOutClkFreq","line":2326}},{"access_type":"volatile_read","address":"0x400010E8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x232 register","register_name":"REG_0x232","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2067}},{"access_type":"volatile_read","address":"0x400010E8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x232 register","register_name":"REG_0x232","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2069}},{"access_type":"volatile_read","address":"0x400010F0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x240 register","register_name":"REG_0x240","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2082}},{"access_type":"volatile_read","address":"0x400010F0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x240 register","register_name":"REG_0x240","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWdtClkFreq","line":2084}},{"access_type":"volatile_read","address":"0x400010B8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1909}},{"access_type":"volatile_read","address":"0x400010B8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1911}},{"access_type":"volatile_read","address":"0x400010BC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1929}},{"access_type":"volatile_read","address":"0x400010C4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1938}},{"access_type":"volatile_read","address":"0x400010C4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1940}},{"access_type":"volatile_read","address":"0x400010C8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetXspiClkFreq","line":1958}},{"access_type":"volatile_read","address":"0x400010D0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x208 register","register_name":"REG_0x208","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2009}},{"access_type":"volatile_read","address":"0x400010D0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x208 register","register_name":"REG_0x208","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2011}},{"access_type":"volatile_read","address":"0x400010D4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x212 register","register_name":"REG_0x212","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSctClkFreq","line":2030}},{"access_type":"volatile_read","address":"0x40001094","bits_modified":[],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1337}},{"access_type":"volatile_read","address":"0x40001094","bits_modified":[],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1339}},{"access_type":"volatile_read","address":"0x40001090","bits_modified":[],"data_size":32,"purpose":"Access REG_0x144 register","register_name":"REG_0x144","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetHifi4ClkFreq","line":1363}},{"access_type":"volatile_read","address":"0x40001106","bits_modified":[],"data_size":32,"purpose":"Access REG_0x262 register","register_name":"REG_0x262","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPFlexCommClkFreq","line":1697}},{"access_type":"volatile_read","address":"0x400010F8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x248 register","register_name":"REG_0x248","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2107}},{"access_type":"volatile_read","address":"0x400010F8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x248 register","register_name":"REG_0x248","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2109}},{"access_type":"volatile_read","address":"0x400010FC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x252 register","register_name":"REG_0x252","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSystickClkFreq","line":2128}},{"access_type":"volatile_read","address":"0x40001134","bits_modified":[],"data_size":32,"purpose":"Access REG_0x308 register","register_name":"REG_0x308","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2168}},{"access_type":"volatile_read","address":"0x40001134","bits_modified":[],"data_size":32,"purpose":"Access REG_0x308 register","register_name":"REG_0x308","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2170}},{"access_type":"volatile_read","address":"0x40001144","bits_modified":[],"data_size":32,"purpose":"Access REG_0x324 register","register_name":"REG_0x324","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetI3cClkFreq","line":2194}},{"access_type":"volatile_read","address":"0x40001060","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":685}},{"access_type":"volatile_read","address":"0x40001060","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":691}},{"access_type":"volatile_read","address":"0x40001060","bits_modified":[],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro0ClkForDomain","line":1133}},{"access_type":"volatile_write","address":"0x40001068","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Enable CLKCTL0 functionality","register_name":"REG_0x104","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro0ClkForDomain","line":1141}},{"access_type":"volatile_read","address":"0x40001078","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL2_CLR register","register_name":"PSCCTL2_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeBaseClkFreq","line":1148}},{"access_type":"volatile_read","address":"0x4000107C","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL3_CLR register","register_name":"PSCCTL3_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeDspBaseClkFreq","line":1176}},{"access_type":"volatile_read","address":"0x40001080","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL4_CLR register","register_name":"PSCCTL4_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd2ComBaseClkFreq","line":1204}},{"access_type":"volatile_read","address":"0x40001158","bits_modified":[],"data_size":32,"purpose":"Access REG_0x344 register","register_name":"REG_0x344","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetComputeAudioClkFreq","line":1230}},{"access_type":"volatile_read","address":"0x40001104","bits_modified":[],"data_size":32,"purpose":"Access REG_0x260 register","register_name":"REG_0x260","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1267}},{"access_type":"volatile_read","address":"0x40001104","bits_modified":[],"data_size":32,"purpose":"Access REG_0x260 register","register_name":"REG_0x260","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1268}},{"access_type":"volatile_read","address":"0x40001105","bits_modified":[],"data_size":32,"purpose":"Access REG_0x261 register","register_name":"REG_0x261","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFCClkFreq","line":1269}},{"access_type":"volatile_read","address":"0x400010DC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x220 register","register_name":"REG_0x220","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2037}},{"access_type":"volatile_read","address":"0x400010DC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x220 register","register_name":"REG_0x220","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2039}},{"access_type":"volatile_read","address":"0x400010E0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x224 register","register_name":"REG_0x224","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetUtickClkFreq","line":2058}},{"access_type":"volatile_read","address":"0x40001120","bits_modified":[],"data_size":32,"purpose":"Access REG_0x288 register","register_name":"REG_0x288","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2135}},{"access_type":"volatile_read","address":"0x40001120","bits_modified":[],"data_size":32,"purpose":"Access REG_0x288 register","register_name":"REG_0x288","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2137}},{"access_type":"volatile_read","address":"0x40001118","bits_modified":[],"data_size":32,"purpose":"Access REG_0x280 register","register_name":"REG_0x280","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetCTimerClkFreq","line":2161}},{"access_type":"volatile_read","address":"0x40001128","bits_modified":[],"data_size":32,"purpose":"Access REG_0x296 register","register_name":"REG_0x296","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2201}},{"access_type":"volatile_read","address":"0x40001128","bits_modified":[],"data_size":32,"purpose":"Access REG_0x296 register","register_name":"REG_0x296","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2203}},{"access_type":"volatile_read","address":"0x4000112C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x300 register","register_name":"REG_0x300","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTrngClkFreq","line":2227}},{"access_type":"volatile_read","address":"0x400010AC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2234}},{"access_type":"volatile_read","address":"0x400010AC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x172 register","register_name":"REG_0x172","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2236}},{"access_type":"volatile_read","address":"0x400010B0","bits_modified":[],"data_size":32,"purpose":"Access REG_0x176 register","register_name":"REG_0x176","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetTpiuClkFreq","line":2260}},{"access_type":"volatile_read","address":"0x4000110C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x268 register","register_name":"REG_0x268","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2267}},{"access_type":"volatile_read","address":"0x4000110C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x268 register","register_name":"REG_0x268","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2269}},{"access_type":"volatile_read","address":"0x40001110","bits_modified":[],"data_size":32,"purpose":"Access REG_0x272 register","register_name":"REG_0x272","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSaiClkFreq","line":2293}}],"base_address":"0x40001000","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_read","address":"0x40003008","bits_modified":[],"data_size":32,"purpose":"Access PSCCTL2 register","register_name":"PSCCTL2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":599}},{"access_type":"volatile_write","address":"0x40003018","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x24","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkFreqCloseLoop","line":819}},{"access_type":"volatile_write","address":"0x40003010","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable CLKCTL1 functionality","register_name":"PSCCTL4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableFro","line":862}},{"access_type":"volatile_write","address":"0x40003010","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL1 controller","register_name":"PSCCTL4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitMainPll","line":876}},{"access_type":"volatile_write","address":"0x40003018","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL1 controller","register_name":"REG_0x24","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitMainPll","line":891}},{"access_type":"volatile_write","address":"0x40003010","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL1 controller","register_name":"PSCCTL4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitAudioPll","line":950}},{"access_type":"volatile_write","address":"0x40003018","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL1 controller","register_name":"REG_0x24","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_InitAudioPll","line":966}}],"base_address":"0x40003000","peripheral_name":"CLKCTL1"},{"accesses":[{"access_type":"volatile_write","address":"0x4006100C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":93}},{"access_type":"volatile_read","address":"0x40061004","bits_modified":[],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":94}},{"access_type":"volatile_read","address":"0x4006101C","bits_modified":[],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":123}},{"access_type":"volatile_write","address":"0x4006101C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":123}},{"access_type":"volatile_read","address":"0x4006101C","bits_modified":[],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x28","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":124}},{"access_type":"volatile_write","address":"0x40061014","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x20","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":222}},{"access_type":"volatile_read","address":"0x4006101C","bits_modified":[],"data_size":32,"purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x28","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":237}},{"access_type":"volatile_write","address":"0x4006101C","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable RSTCTL1 functionality","register_name":"REG_0x28","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":237}},{"access_type":"volatile_read","address":"0x400610A4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2534}},{"access_type":"volatile_read","address":"0x400610A4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x164 register","register_name":"REG_0x164","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2536}},{"access_type":"volatile_read","address":"0x400610A8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x168 register","register_name":"REG_0x168","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetVdd1ClockOutClkFreq","line":2560}},{"access_type":"volatile_read","address":"0x40061078","bits_modified":[],"data_size":32,"purpose":"Access REG_0x120 register","register_name":"REG_0x120","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2567}},{"access_type":"volatile_read","address":"0x40061078","bits_modified":[],"data_size":32,"purpose":"Access REG_0x120 register","register_name":"REG_0x120","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2569}},{"access_type":"volatile_read","address":"0x4006107C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x124 register","register_name":"REG_0x124","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetAdcClkFreq","line":2593}},{"access_type":"volatile_read","address":"0x40061090","bits_modified":[],"data_size":32,"purpose":"Access REG_0x144 register","register_name":"REG_0x144","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2676}},{"access_type":"volatile_read","address":"0x40061090","bits_modified":[],"data_size":32,"purpose":"Access REG_0x144 register","register_name":"REG_0x144","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2678}},{"access_type":"volatile_read","address":"0x40061094","bits_modified":[],"data_size":32,"purpose":"Access REG_0x148 register","register_name":"REG_0x148","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetMicfilClkFreq","line":2702}},{"access_type":"volatile_read","address":"0x40061098","bits_modified":[],"data_size":32,"purpose":"Access REG_0x152 register","register_name":"REG_0x152","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2820}},{"access_type":"volatile_read","address":"0x40061098","bits_modified":[],"data_size":32,"purpose":"Access REG_0x152 register","register_name":"REG_0x152","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2822}},{"access_type":"volatile_read","address":"0x4006109C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x156 register","register_name":"REG_0x156","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetLPI2cClkFreq","line":2845}},{"access_type":"volatile_read","address":"0x40061030","bits_modified":[],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x48","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":678}},{"access_type":"volatile_read","address":"0x40061028","bits_modified":[],"data_size":32,"purpose":"Access REG_0x40 register","register_name":"REG_0x40","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseBaseClkFreq","line":1370}},{"access_type":"volatile_read","address":"0x40061028","bits_modified":[],"data_size":32,"purpose":"Access REG_0x40 register","register_name":"REG_0x40","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseBaseClkFreq","line":1373}},{"access_type":"volatile_read","address":"0x40061048","bits_modified":[],"data_size":32,"purpose":"Access REG_0x72 register","register_name":"REG_0x72","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseMainClkFreq","line":1495}},{"access_type":"volatile_read","address":"0x40061040","bits_modified":[],"data_size":32,"purpose":"Access PRSTCTL0_SET register","register_name":"PRSTCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseMainClkFreq","line":1518}},{"access_type":"volatile_read","address":"0x40061030","bits_modified":[],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x48","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro2ClkForDomain","line":1647}},{"access_type":"volatile_write","address":"0x40061038","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Enable RSTCTL1 functionality","register_name":"REG_0x56","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFro2ClkForDomain","line":1655}},{"access_type":"volatile_read","address":"0x40061084","bits_modified":[],"data_size":32,"purpose":"Access REG_0x132 register","register_name":"REG_0x132","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWakeClk32KFreq","line":1887}},{"access_type":"volatile_read","address":"0x40061088","bits_modified":[],"data_size":32,"purpose":"Access REG_0x136 register","register_name":"REG_0x136","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetWakeClk32KFreq","line":1899}},{"access_type":"volatile_read","address":"0x4006106C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x108 register","register_name":"REG_0x108","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2610}},{"access_type":"volatile_read","address":"0x4006106C","bits_modified":[],"data_size":32,"purpose":"Access REG_0x108 register","register_name":"REG_0x108","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2612}},{"access_type":"volatile_read","address":"0x40061070","bits_modified":[],"data_size":32,"purpose":"Access PRSTCTL0_CLR register","register_name":"PRSTCTL0_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSdAdcClkFreq","line":2636}},{"access_type":"volatile_read","address":"0x40061060","bits_modified":[],"data_size":32,"purpose":"Access REG_0x96 register","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2643}},{"access_type":"volatile_read","address":"0x40061060","bits_modified":[],"data_size":32,"purpose":"Access REG_0x96 register","register_name":"REG_0x96","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2645}},{"access_type":"volatile_read","address":"0x40061064","bits_modified":[],"data_size":32,"purpose":"Access REG_0x100 register","register_name":"REG_0x100","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOSTimerClkFreq","line":2669}}],"base_address":"0x40061000","peripheral_name":"RSTCTL1"},{"accesses":[{"access_type":"volatile_write","address":"0x40002004","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"REG_0x4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":111}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableClock","line":112}},{"access_type":"volatile_write","address":"0x40002008","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable SYSCON0 functionality","register_name":"REG_0x8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableClock","line":231}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":317}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":317}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":321}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_2"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_AttachClk","line":321}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":376}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_29"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":376}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":381}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_30"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":381}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":385}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_SetClkDiv","line":387}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetMclkInClkFreq","line":2355}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":605}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":607}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":609}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":611}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":612}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_CalFroFreq","line":613}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetFroFlags","line":666}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":707}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0","bit_1","bit_2","bit_3","bit_4","bit_5","bit_6","bit_7","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":707}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkOutput","line":708}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":743}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":750}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":756}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":760}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":765}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":769}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":772}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroAutoTuning","line":783}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetXtalInClkFreq","line":2186}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Enable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_EnableFroClkFreqCloseLoop","line":845}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Configure SYSCON0 settings","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_ConfigFroTrim","line":807}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure SYSCON0 settings","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_ConfigFroTrim","line":807}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable SYSCON0 functionality","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_DisableFro","line":858}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetOsc32KFreq","line":1090}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c","function":"CLOCK_GetSenseAudioClkFreq","line":1254}},{"access_type":"volatile_read","address":"0x40002000","bits_modified":[],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h","function":"CLOCK_GetSysOscFreq","line":2347}}],"base_address":"0x40002000","peripheral_name":"SYSCON0"}]}
