#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 30 18:54:22 2018
# Process ID: 2425
# Current directory: /home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT/OPT/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/ChenIDct/xsim_script.tcl}
# Log file: /home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT/OPT/sim/verilog/xsim.log
# Journal file: /home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT/OPT/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/ChenIDct/xsim_script.tcl
# xsim {ChenIDct} -autoloadwcfg -tclbatch {ChenIDct.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source ChenIDct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 144 [0.00%] @ "107000"
// RTL Simulation : 1 / 144 [0.00%] @ "3869000"
// RTL Simulation : 2 / 144 [0.00%] @ "7634000"
// RTL Simulation : 3 / 144 [0.00%] @ "11399000"
// RTL Simulation : 4 / 144 [0.00%] @ "15164000"
// RTL Simulation : 5 / 144 [0.00%] @ "18929000"
// RTL Simulation : 6 / 144 [0.00%] @ "22694000"
// RTL Simulation : 7 / 144 [0.00%] @ "26459000"
// RTL Simulation : 8 / 144 [0.00%] @ "30224000"
// RTL Simulation : 9 / 144 [0.00%] @ "33989000"
// RTL Simulation : 10 / 144 [0.00%] @ "37754000"
// RTL Simulation : 11 / 144 [0.00%] @ "41519000"
// RTL Simulation : 12 / 144 [0.00%] @ "45284000"
// RTL Simulation : 13 / 144 [0.00%] @ "49049000"
// RTL Simulation : 14 / 144 [0.00%] @ "52814000"
// RTL Simulation : 15 / 144 [0.00%] @ "56579000"
// RTL Simulation : 16 / 144 [0.00%] @ "60344000"
// RTL Simulation : 17 / 144 [0.00%] @ "64109000"
// RTL Simulation : 18 / 144 [0.00%] @ "67874000"
// RTL Simulation : 19 / 144 [0.00%] @ "71639000"
// RTL Simulation : 20 / 144 [0.00%] @ "75404000"
// RTL Simulation : 21 / 144 [0.00%] @ "79169000"
// RTL Simulation : 22 / 144 [0.00%] @ "82934000"
// RTL Simulation : 23 / 144 [0.00%] @ "86699000"
// RTL Simulation : 24 / 144 [0.00%] @ "90464000"
// RTL Simulation : 25 / 144 [0.00%] @ "94229000"
// RTL Simulation : 26 / 144 [0.00%] @ "97994000"
// RTL Simulation : 27 / 144 [0.00%] @ "101759000"
// RTL Simulation : 28 / 144 [0.00%] @ "105524000"
// RTL Simulation : 29 / 144 [0.00%] @ "109289000"
// RTL Simulation : 30 / 144 [0.00%] @ "113054000"
// RTL Simulation : 31 / 144 [0.00%] @ "116819000"
// RTL Simulation : 32 / 144 [0.00%] @ "120584000"
// RTL Simulation : 33 / 144 [0.00%] @ "124349000"
// RTL Simulation : 34 / 144 [0.00%] @ "128114000"
// RTL Simulation : 35 / 144 [0.00%] @ "131879000"
// RTL Simulation : 36 / 144 [0.00%] @ "135644000"
// RTL Simulation : 37 / 144 [0.00%] @ "139409000"
// RTL Simulation : 38 / 144 [0.00%] @ "143174000"
// RTL Simulation : 39 / 144 [0.00%] @ "146939000"
// RTL Simulation : 40 / 144 [0.00%] @ "150704000"
// RTL Simulation : 41 / 144 [0.00%] @ "154469000"
// RTL Simulation : 42 / 144 [0.00%] @ "158234000"
// RTL Simulation : 43 / 144 [0.00%] @ "161999000"
// RTL Simulation : 44 / 144 [0.00%] @ "165764000"
// RTL Simulation : 45 / 144 [0.00%] @ "169529000"
// RTL Simulation : 46 / 144 [0.00%] @ "173294000"
// RTL Simulation : 47 / 144 [0.00%] @ "177059000"
// RTL Simulation : 48 / 144 [0.00%] @ "180824000"
// RTL Simulation : 49 / 144 [0.00%] @ "184589000"
// RTL Simulation : 50 / 144 [0.00%] @ "188354000"
// RTL Simulation : 51 / 144 [0.00%] @ "192119000"
// RTL Simulation : 52 / 144 [0.00%] @ "195884000"
// RTL Simulation : 53 / 144 [0.00%] @ "199649000"
// RTL Simulation : 54 / 144 [0.00%] @ "203414000"
// RTL Simulation : 55 / 144 [0.00%] @ "207179000"
// RTL Simulation : 56 / 144 [0.00%] @ "210944000"
// RTL Simulation : 57 / 144 [0.00%] @ "214709000"
// RTL Simulation : 58 / 144 [0.00%] @ "218474000"
// RTL Simulation : 59 / 144 [0.00%] @ "222239000"
// RTL Simulation : 60 / 144 [0.00%] @ "226004000"
// RTL Simulation : 61 / 144 [0.00%] @ "229769000"
// RTL Simulation : 62 / 144 [0.00%] @ "233534000"
// RTL Simulation : 63 / 144 [0.00%] @ "237299000"
// RTL Simulation : 64 / 144 [0.00%] @ "241064000"
// RTL Simulation : 65 / 144 [0.00%] @ "244829000"
// RTL Simulation : 66 / 144 [0.00%] @ "248594000"
// RTL Simulation : 67 / 144 [0.00%] @ "252359000"
// RTL Simulation : 68 / 144 [0.00%] @ "256124000"
// RTL Simulation : 69 / 144 [0.00%] @ "259889000"
// RTL Simulation : 70 / 144 [0.00%] @ "263654000"
// RTL Simulation : 71 / 144 [0.00%] @ "267419000"
// RTL Simulation : 72 / 144 [0.00%] @ "271184000"
// RTL Simulation : 73 / 144 [0.00%] @ "274949000"
// RTL Simulation : 74 / 144 [0.00%] @ "278714000"
// RTL Simulation : 75 / 144 [0.00%] @ "282479000"
// RTL Simulation : 76 / 144 [0.00%] @ "286244000"
// RTL Simulation : 77 / 144 [0.00%] @ "290009000"
// RTL Simulation : 78 / 144 [0.00%] @ "293774000"
// RTL Simulation : 79 / 144 [0.00%] @ "297539000"
// RTL Simulation : 80 / 144 [0.00%] @ "301304000"
// RTL Simulation : 81 / 144 [0.00%] @ "305069000"
// RTL Simulation : 82 / 144 [0.00%] @ "308834000"
// RTL Simulation : 83 / 144 [0.00%] @ "312599000"
// RTL Simulation : 84 / 144 [0.00%] @ "316364000"
// RTL Simulation : 85 / 144 [0.00%] @ "320129000"
// RTL Simulation : 86 / 144 [0.00%] @ "323894000"
// RTL Simulation : 87 / 144 [0.00%] @ "327659000"
// RTL Simulation : 88 / 144 [0.00%] @ "331424000"
// RTL Simulation : 89 / 144 [0.00%] @ "335189000"
// RTL Simulation : 90 / 144 [0.00%] @ "338954000"
// RTL Simulation : 91 / 144 [0.00%] @ "342719000"
// RTL Simulation : 92 / 144 [0.00%] @ "346484000"
// RTL Simulation : 93 / 144 [0.00%] @ "350249000"
// RTL Simulation : 94 / 144 [0.00%] @ "354014000"
// RTL Simulation : 95 / 144 [0.00%] @ "357779000"
// RTL Simulation : 96 / 144 [0.00%] @ "361544000"
// RTL Simulation : 97 / 144 [0.00%] @ "365309000"
// RTL Simulation : 98 / 144 [0.00%] @ "369074000"
// RTL Simulation : 99 / 144 [0.00%] @ "372839000"
// RTL Simulation : 100 / 144 [0.00%] @ "376604000"
// RTL Simulation : 101 / 144 [0.00%] @ "380369000"
// RTL Simulation : 102 / 144 [0.00%] @ "384134000"
// RTL Simulation : 103 / 144 [0.00%] @ "387899000"
// RTL Simulation : 104 / 144 [0.00%] @ "391664000"
// RTL Simulation : 105 / 144 [0.00%] @ "395429000"
// RTL Simulation : 106 / 144 [0.00%] @ "399194000"
// RTL Simulation : 107 / 144 [0.00%] @ "402959000"
// RTL Simulation : 108 / 144 [0.00%] @ "406724000"
// RTL Simulation : 109 / 144 [0.00%] @ "410489000"
// RTL Simulation : 110 / 144 [0.00%] @ "414254000"
// RTL Simulation : 111 / 144 [0.00%] @ "418019000"
// RTL Simulation : 112 / 144 [0.00%] @ "421784000"
// RTL Simulation : 113 / 144 [0.00%] @ "425549000"
// RTL Simulation : 114 / 144 [0.00%] @ "429314000"
// RTL Simulation : 115 / 144 [0.00%] @ "433079000"
// RTL Simulation : 116 / 144 [0.00%] @ "436844000"
// RTL Simulation : 117 / 144 [0.00%] @ "440609000"
// RTL Simulation : 118 / 144 [0.00%] @ "444374000"
// RTL Simulation : 119 / 144 [0.00%] @ "448139000"
// RTL Simulation : 120 / 144 [0.00%] @ "451904000"
// RTL Simulation : 121 / 144 [0.00%] @ "455669000"
// RTL Simulation : 122 / 144 [0.00%] @ "459434000"
// RTL Simulation : 123 / 144 [0.00%] @ "463199000"
// RTL Simulation : 124 / 144 [0.00%] @ "466964000"
// RTL Simulation : 125 / 144 [0.00%] @ "470729000"
// RTL Simulation : 126 / 144 [0.00%] @ "474494000"
// RTL Simulation : 127 / 144 [0.00%] @ "478259000"
// RTL Simulation : 128 / 144 [0.00%] @ "482024000"
// RTL Simulation : 129 / 144 [0.00%] @ "485789000"
// RTL Simulation : 130 / 144 [0.00%] @ "489554000"
// RTL Simulation : 131 / 144 [0.00%] @ "493319000"
// RTL Simulation : 132 / 144 [0.00%] @ "497084000"
// RTL Simulation : 133 / 144 [0.00%] @ "500849000"
// RTL Simulation : 134 / 144 [0.00%] @ "504614000"
// RTL Simulation : 135 / 144 [0.00%] @ "508379000"
// RTL Simulation : 136 / 144 [0.00%] @ "512144000"
// RTL Simulation : 137 / 144 [0.00%] @ "515909000"
// RTL Simulation : 138 / 144 [0.00%] @ "519674000"
// RTL Simulation : 139 / 144 [0.00%] @ "523439000"
// RTL Simulation : 140 / 144 [0.00%] @ "527204000"
// RTL Simulation : 141 / 144 [0.00%] @ "530969000"
// RTL Simulation : 142 / 144 [0.00%] @ "534734000"
// RTL Simulation : 143 / 144 [0.00%] @ "538499000"
// RTL Simulation : 144 / 144 [100.00%] @ "542264000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 542275500 ps : File "/home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT/OPT/sim/verilog/ChenIDct.autotb.v" Line 434
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.273 ; gain = 0.000 ; free physical = 2555 ; free virtual = 15986
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 30 18:54:40 2018...
