* CIP: NDA is required as of 08/29/2019
*****************************************************************************
*TPD3S014
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPD3S014
* Date: 24FEB2015 
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: SLVUA95–September 2014  
* Datasheet: SLVSCP4–OCTOBER 2014
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
.SUBCKT TPD3S014_TRANS D1 D2 EN IN OUT GND
V_V13         N16774199 N16774249 0.95
L_L7         N16774313 N16774243  1.14n IC=0 
D_D7         N16774243 N16774277 D_DD 
R_R13         IN 0  1G  
C_C17         N16774199 GND  0.755p IC=0 TC=0,0 
D_D9         N16774209 N16774277 D_DD 
R_R9         N16774349 D2  0.0385  
D_D10         N16774203 N16774243 D_DD 
C_C14         D1 D2  0.0354p IC=0 TC=0,0 
R_R11         N16774199 N16774657  0.025765  
X_U12         N16774277 N16774307 d_d PARAMS:
L_L9         N16774657 GND  1.02n IC=0 
C_C15         D1 N16774199  0.134p IC=0 TC=0,0 
C_C16         D2 N16774199  0.12p IC=0 TC=0,0 
D_D11         N16774249 N16774209 D_DD 
L_L6         N16774209 N16774349  1.42n IC=0 
V_VILIM         ILIM GND 0.83Vdc
V_V12         N16774199 N16774203 0.95
R_R8         D1 N16774313  0.0317  
L_L10         N16774789 GND  1n IC=0 
R_R10         N16774199 N16774555  0.0252  
V_V10         N16774307 N16774199 6.5
R_R12         N16774199 N16774789  0.02582  
C_U2_C11         GND OUT  10p IC=0 
X_U2_U45         POWEROK U2_N17123772 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_C9         U2_TON GND  1u  
R_U2_R10         POWEROK U2_TON  1300  
D_U2_D16         GND OUT D_D1 
C_U2_C8         GND U2_GATE  16.68p IC=0 
X_U2_U7         U2_TON U2_TOFF U2_NEG U2_N17123845 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U657         U2_N17123845 U2_N17124016 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U5         OUT U2_N17136129 d_d PARAMS:
X_U2_U658         U2_N17124164 U2_GATE U2_N17124364 NMOSIDEAL_PS PARAMS: K=1.9
+  VTH=1
R_U2_R13         IN U2_N17124277  1e6  
R_U2_R9         IN U2_N17136129  25.5meg  
D_U2_D12         GND U2_GATE D_D1 
X_U2_U827         OUT U2_N17125867 d_d PARAMS:
R_U2_R15         IN 0  1G  
D_U2_D17         U2_N17124313 OUT D_D1 
X_U2_U660         POWEROK U2_N17124277 GND SWITCH_PS PARAMS: VTH=500E-3 RON=1k
+  ROFF=1e9 TDELAY=0 TRISE=1E-6 TFALL=1E-6 INITVAL=0
C_U2_C10         U2_TOFF GND  1u  
X_U2_U649         U2_N17124145 GND ISENSE ILIM VCVSCLIP_PS PARAMS: GAIN=1
+  VOMAX=20 VOMIN=0
R_U2_R11         POWEROK U2_TOFF  1400  
V_U2_V5         GND U2_N17124313 0.7Vdc
G_U2_ABMII2         U2_GATE GND VALUE {
+  LIMIT((0.111u)*PWRS(V(U2_N17124145),2)+(18u)*V(U2_N17124145),0,1m)    }
X_U2_U652         U2_GATE GND POWEROK GND VCCS_CLIP_PS PARAMS: GM=-1m IOMAX=0
+  IOMIN=-125n
R_U2_R14         U2_N17124364 OUT  5m  
V_U2_V6         U2_N17125867 GND 6
X_U2_U656         U2_GATE GND U2_N17124016 GND VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=333n IOMIN=0
R_U2_R12         IN U2_N17124164  5m  
X_U2_U659         ISENSE GND IN U2_N17124164 VCVSCLIP_PS PARAMS: GAIN=200
+  VOMAX=10 VOMIN=-5
X_U2_S5    U2_N17124277 GND OUT GND GATE_DRIVE_U2_S5 
D_U2_D15         U2_GATE U2_N17124021 D_D1 
X_U2_U826         U2_TOFF U2_N17123772 U2_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V4         U2_N17124021 GND 12Vdc
L_L8         N16774555 GND  1.01n IC=0 
R_U1_R13         IN 0  1G  
V_U1_V11         U1_N7638368 GND 3.77Vdc
V_U1_V13         U1_N7643416 GND 140mVdc
V_U1_V9         U1_N7637958 GND 1.45Vdc
V_U1_V14         U1_N7643981 GND 130mVdc
X_U1_U49         IN U1_N7638368 U1_N7643416 U1_VCCOK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U48         EN U1_N7637958 U1_N7643981 U1_ENOK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII1         IN GND VALUE { IF(V(U1_ENOK) > 0.5, 61u, 0.015u)    }
X_U1_U27         U1_VCCOK U1_ENOK POWEROK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.ENDS TPD3S014_TRANS
*$
.subckt GATE_DRIVE_U2_S5 1 2 3 4  
S_U2_S5         3 4 1 2 _U2_S5
RS_U2_S5         1 2 1G
.MODEL         _U2_S5 VSWITCH Roff=1e9 Ron=456 Voff=0.25V Von=1
.ends GATE_DRIVE_U2_S5
*$
.MODEL D_DD D(IS=1e-15 TT=1e-11 N=0.01 Rs=0.5)
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d(is=1e-15 n=0.01 tt=1e-11)
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
****** CLIPPED VOLTAGE CONTROL VOLTAGE SOURCE ********************
.SUBCKT VCVSCLIP_PS YP YN POS NEG PARAMS: gain=1 vomax=1 vomin=-1
RP POS 0 1e11
CP POS 0 0.01pF
RN NEG 0 1e11
CN NEG 0 0.01pF
ROUTN YN 0 1e11
COUTN YN 0 0.01pF
***** boolean ************
EVCLP YP YN VALUE={LIMIT((V(POS)-V(NEG))*{gain},{vomin},{vomax})}
**************************
RO YP 0 1e11
.ENDS VCVSCLIP_PS
*$
**** NMOS IDEAL *****************************************************************************************
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2,
+ V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
**** SPM_vccs_clip **********************************************************************************
.SUBCKT VCCS_CLIP_PS IOUT_P IOUT_N VIN_P VIN_N PARAMS: GM=1 IOMAX=1 IOMIN=-1
RCTRLP VIN_P 0 1e11
RCTRLN VIN_N 0 1e11
GOUT IOUT_P IOUT_N VALUE={LIMIT({GM}*V(VIN_P,VIN_N), {IOMIN},{IOMAX})}
ROUTP IOUT_P 0 1e11
ROUTN IOUT_N 0 1e11
.ends VCCS_CLIP_PS
*$
**** SWITCH***************** ********************************************************************************
.SUBCKT SWITCH_PS A SWD SWC PARAMS: vth=500e-3 ron=1e3 roff=1e6 tdelay=1e-9
+ trise=1e-9 tfall=1e-9 initval=0
*
VS VSUP 0 DC 1
***** boolean ************
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vth}), {1-initval}, {initval})}
ROUTpp Ypp 0 1e11
***** add delay lines ****
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
** Add rise and fall *****
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(trise+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tfall+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
***Switch ************
EOUT VG1 SWC VALUE={V(OUTr)}
XNSW3 SWD VG1 SWC NSW_PS PARAMS: RONval={ron} VTHval=0.5
.ENDS SWITCH_PS
*$
**** NMOS SWITCH *****************************************************************************************
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF 
+ CDval=0.01pF CSval=0.01pf
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
CS G S {CSval}
***EEXP F1 0 VALUE={LIMIT(((V(G,S)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(D) > V(S), V(G,S), V(G,D))}
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS NSW_PS
*$
**** PMOS SWITCH *****************************************************************************************
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF 
+ CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
***EEXP F1 0 VALUE={LIMIT(((V(S,G)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(S) > V(D), V(S,G), V(D,G))}
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS PSW_PS
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$

