// Seed: 2087202049
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply0 id_9,
    output uwire id_10
    , id_13,
    output wor id_11
);
  wire id_14;
  wire id_15, id_16;
  tri0 id_17 = id_1;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_13
  );
endmodule
