$date
	Sat Oct 31 11:06:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio5 $end
$var wire 13 ! salida [12:0] $end
$var reg 7 " entrada [6:0] $end
$scope module U1 $end
$var wire 7 # A [6:0] $end
$var reg 13 $ Y [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 $
b1111110 #
b1111110 "
b1000000001000 !
$end
#10
b101010 "
b101010 #
#20
b1010100 "
b1010100 #
#30
b1100110 "
b1100110 #
#40
b100000001000 !
b100000001000 $
b101 "
b101 #
#50
b111 "
b111 #
#60
b1000000001000 !
b1000000001000 $
b1 "
b1 #
#70
b11 "
b11 #
#80
b1101 "
b1101 #
#90
b1111 "
b1111 #
#100
b100000001000 !
b100000001000 $
b1001 "
b1001 #
#110
b1011 "
b1011 #
#120
b1001000010 !
b1001000010 $
b10011 "
b10011 #
#130
b10101 "
b10101 #
#140
b1001001100000 !
b1001001100000 $
b11001 "
b11001 #
#150
b11111 "
b11111 #
#160
b11010000010 !
b11010000010 $
b100011 "
b100011 #
#170
b100101 "
b100101 #
#180
b11010000100 !
b11010000100 $
b101001 "
b101001 #
#190
b101111 "
b101111 #
#200
b1011010100000 !
b1011010100000 $
b110011 "
b110011 #
#210
b110101 "
b110101 #
#220
b1000000111000 !
b1000000111000 $
b111001 "
b111001 #
#230
b111111 "
b111111 #
#240
b100000001000 !
b100000001000 $
b1000011 "
b1000011 #
#250
b1000111 "
b1000111 #
#260
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#270
b1000101 "
b1000101 #
#280
b1001011 "
b1001011 #
#290
b1001111 "
b1001111 #
#300
b100000001000 !
b100000001000 $
b1001001 "
b1001001 #
#310
b1001101 "
b1001101 #
#320
b11011000010 !
b11011000010 $
b1010001 "
b1010001 #
#330
b1010111 "
b1010111 #
#340
b1011011100000 !
b1011011100000 $
b1011011 "
b1011011 #
#350
b1011101 "
b1011101 #
#360
b100000001000 !
b100000001000 $
b1100001 "
b1100001 #
#370
b1100111 "
b1100111 #
#380
b1001 !
b1001 $
b1101011 "
b1101011 #
#390
b1101101 "
b1101101 #
#400
b11100000010 !
b11100000010 $
b1110001 "
b1110001 #
#410
b1110111 "
b1110111 #
#420
b1011100100000 !
b1011100100000 $
b1111011 "
b1111011 #
#430
b1111101 "
b1111101 #
#440
