Running Rust examples (25)...
=== Example: accumulate_packed ===
==> cargo run --package openinfer --example accumulate_packed  -- 
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8_i16:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16_i32:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32_i64:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8_u16:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16_u32:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32_u64:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_i4_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_i2_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_i1_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_u4_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_u2_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_u1_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8_i16:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16_i32:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32_i64:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8_u16:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16_u32:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32_u64:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_i4_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_i2_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_i1_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_u4_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_u2_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_u1_u8:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_i8_i16:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_i16_i32:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_i32_i64:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i4:I4[8]] output=abs_i4_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i2:I2[8]] output=abs_i2_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i1:I1[8]] output=abs_i1_i8:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
09:09:35 [INFO] add_i8_i16: i16 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_i16_i32: i32 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_i32_i64: i64 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u8_u16: u16 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u16_u32: u32 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u32_u64: u64 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_i4_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_i2_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_i1_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u4_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u2_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] add_u1_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i8_i16: i16 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i16_i32: i32 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i32_i64: i64 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u8_u16: u16 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u16_u32: u32 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u32_u64: u64 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i4_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i2_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_i1_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u4_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u2_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] mul_u1_u8: u8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i8_i16: i16 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i16_i32: i32 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i32_i64: i64 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i4_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i2_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]
09:09:35 [INFO] abs_i1_i8: i8 [0, 0, 0, 0, 0, 0, 0, 0]

=== Example: branching_bad ===
==> cargo run --package openinfer --example branching_bad  -- 
op=matmul inputs=[x:F32[1000, 128], w:F32[128, 128]] output=h:F32[1000, 128] attrs=[] broadcast=true accumulate=false inplace=false
op=is_finite inputs=[h:F32[1000, 128]] output=cond:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[h:F32[1000, 128]] output=h:F32[1000, 128] attrs=[value=0] broadcast=false accumulate=false inplace=true
op=add inputs=[h:F32[1000, 128], x:F32[1000, 128]] output=h:F32[1000, 128] attrs=[] broadcast=false accumulate=false inplace=true
09:09:36 [INFO] branch condition: false
09:09:36 [INFO] h[0..100] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: branching_good ===
==> cargo run --package openinfer --example branching_good  -- 
op=matmul inputs=[x:F32[1000, 128], w:F32[128, 128]] output=h:F32[1000, 128] attrs=[] broadcast=true accumulate=false inplace=false
op=is_finite inputs=[h:F32[1000, 128]] output=cond:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[h:F32[1000, 128]] output=h:F32[1000, 128] attrs=[alpha=0] broadcast=false accumulate=false inplace=true
op=add inputs=[h:F32[1000, 128], x:F32[1000, 128]] output=h:F32[1000, 128] attrs=[] broadcast=false accumulate=false inplace=true
09:09:37 [INFO] branch condition: true
09:09:37 [INFO] h[0..100] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: cache_auto_dim ===
==> cargo run --package openinfer --example cache_auto_dim  -- 
op=add inputs=[out_l:F32[2, 2], bias:F32[]] output=out_l:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_m:F32[2, 2], bias:F32[]] output=out_m:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_n:F32[2, 2], bias:F32[]] output=out_n:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
09:09:38 [INFO] step 1 L shape = [5, 4]
09:09:38 [INFO] step 1 M shape = [2, 7]
09:09:38 [INFO] step 1 N shape = [7, 2]
09:09:38 [INFO] 
op=add inputs=[out_l:F32[2, 2], bias:F32[]] output=out_l:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_m:F32[2, 2], bias:F32[]] output=out_m:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_n:F32[2, 2], bias:F32[]] output=out_n:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
09:09:38 [INFO] step 2 L shape = [8, 6]
09:09:38 [INFO] step 2 M shape = [2, 12]
09:09:38 [INFO] step 2 N shape = [12, 2]
09:09:38 [INFO] 
op=add inputs=[out_l:F32[2, 2], bias:F32[]] output=out_l:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_m:F32[2, 2], bias:F32[]] output=out_m:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[out_n:F32[2, 2], bias:F32[]] output=out_n:F32[2, 2] attrs=[] broadcast=true accumulate=false inplace=true
09:09:38 [INFO] step 3 L shape = [11, 8]
09:09:38 [INFO] step 3 M shape = [2, 17]
09:09:38 [INFO] step 3 N shape = [17, 2]

=== Example: cache_fixed_limit ===
==> cargo run --package openinfer --example cache_fixed_limit  -- 
09:09:39 [INFO] Expected cache limit error: auto_dim M exceeds fixed max 4 for 0

=== Example: cache_scalar ===
==> cargo run --package openinfer --example cache_scalar  -- 
09:09:40 [INFO] step 0 read = 0
09:09:40 [INFO] step 1 read = 1

=== Example: cache_table ===
==> cargo run --package openinfer --example cache_table  -- 
09:09:41 [INFO] out_full shape = [3, 4]
09:09:41 [INFO] out_slice shape = [2, 4]
09:09:41 [INFO] out_reset[0..8] = [0.64990544, 0.94848967, 0.59415936, 0.3824712, 0.0, 0.0, 0.0, 0.0]

=== Example: cache_weight_update ===
==> cargo run --package openinfer --example cache_weight_update  -- 
op=add inputs=[tmp:F32[8], x:F32[8]] output=tmp:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[tmp:F32[8], delta:F32[8]] output=tmp:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
09:09:42 [INFO] step 1 out[0..4] = [0.0, 0.0, 0.0, 0.0]
op=add inputs=[tmp:F32[8], x:F32[8]] output=tmp:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[tmp:F32[8], delta:F32[8]] output=tmp:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
09:09:42 [INFO] step 2 out[0..4] = [0.0, 0.0, 0.0, 0.0]

=== Example: deserialize ===
==> cargo run --package openinfer --example deserialize  -- 
op=add inputs=[x:F32[1024], a:F32[1024]] output=t0:F32[1024] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[y:F32[1024], t0:F32[1024]] output=y:F32[1024] attrs=[] broadcast=false accumulate=false inplace=true
09:09:43 [INFO] y[0..100] = [5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0]

=== Example: dtypes ===
==> cargo run --package openinfer --example dtypes  -- 
09:09:44 [INFO] cpu universal graph: ok
09:09:44 [INFO] cpu special graph: ok
09:09:44 [INFO] a_f64: dtype=F64 shape=[8]
09:09:44 [INFO]   values={0.13, -0.13, 0.64, 0.10, -0.54, 0.36, 1.30, 0.95}
09:09:44 [INFO] b_f32: dtype=F32 shape=[8]
09:09:44 [INFO]   values={-0.70, -1.27, -0.62, 0.04, -2.33, -0.22, -1.25, -0.73}
09:09:44 [INFO] c_i64: dtype=I64 shape=[8]
09:09:44 [INFO]   values={-4, -3, -2, -1, 0, 1, 2, 3}
09:09:44 [INFO] d_i32: dtype=I32 shape=[8]
09:09:44 [INFO]   values={-4, -3, -2, -1, 0, 1, 2, 3}
09:09:44 [INFO] e_i16: dtype=I16 shape=[8]
09:09:44 [INFO]   values={-4, -3, -2, -1, 0, 1, 2, 3}
09:09:44 [INFO] f_i8: dtype=I8 shape=[8]
09:09:44 [INFO]   values={-4, -3, -2, -1, 0, 1, 2, 3}
09:09:44 [INFO] g_u64: dtype=U64 shape=[8]
09:09:44 [INFO]   values={0, 1, 2, 3, 4, 5, 6, 7}
09:09:44 [INFO] h_u32: dtype=U32 shape=[8]
09:09:44 [INFO]   values={0, 1, 2, 3, 4, 5, 6, 7}
09:09:44 [INFO] i_u16: dtype=U16 shape=[8]
09:09:44 [INFO]   values={0, 1, 2, 3, 4, 5, 6, 7}
09:09:44 [INFO] j_u8: dtype=U8 shape=[8]
09:09:44 [INFO]   values={0, 1, 2, 3, 4, 5, 6, 7}
09:09:44 [INFO] k_bool: dtype=Bool shape=[8]
09:09:44 [INFO]   values={true, false, true, false, true, false, true, false}
09:09:44 [INFO] l_f16: dtype=F16 shape=[8]
09:09:44 [INFO]   values={F16 { bits: 15824 }, F16 { bits: 12623 }, F16 { bits: 47721 }, F16 { bits: 46323 }, F16 { bits: 49036 }, F16 { bits: 48643 }, F16 { bits: 14710 }, F16 { bits: 14518 }}
09:09:44 [INFO] m_bf16: dtype=BF16 shape=[8]
09:09:44 [INFO]   values={0.46, -0.46, 1.99, 1.92, 0.74, 0.60, 0.75, -0.44}
09:09:44 [INFO] n_f8: dtype=F8E5M2 shape=[8]
09:09:44 [INFO]   values={-0.75, 0.44, 0.05, -0.38, -0.03, 0.75, 0.88, -0.31}
09:09:44 [INFO] o_i4: dtype=I4 shape=[8]
09:09:44 [INFO]   packed_bytes={248, 16, 215, 36}
09:09:44 [INFO]   values={-8, -1, 0, 1, 7, -3, 4, 2}
09:09:44 [INFO] p_i2: dtype=I2 shape=[8]
09:09:44 [INFO]   packed_bytes={78, 198}
09:09:44 [INFO]   values={-2, -1, 0, 1, -2, 1, 0, -1}
09:09:44 [INFO] q_i1: dtype=I1 shape=[8]
09:09:44 [INFO]   packed_bytes={85}
09:09:44 [INFO]   values={-1, 0, -1, 0, -1, 0, -1, 0}
09:09:44 [INFO] r_u4: dtype=U4 shape=[8]
09:09:44 [INFO]   packed_bytes={16, 50, 84, 254}
09:09:44 [INFO]   values={0, 1, 2, 3, 4, 5, 14, 15}
09:09:44 [INFO] s_u2: dtype=U2 shape=[8]
09:09:44 [INFO]   packed_bytes={228, 228}
09:09:44 [INFO]   values={0, 1, 2, 3, 0, 1, 2, 3}
09:09:44 [INFO] t_u1: dtype=U1 shape=[8]
09:09:44 [INFO]   packed_bytes={90}
09:09:44 [INFO]   values={0, 1, 0, 1, 1, 0, 1, 0}
09:09:44 [INFO] u_t2: dtype=T2 shape=[8]
09:09:44 [INFO]   packed_bytes={211, 52}
09:09:44 [INFO]   values={-1, 0, 1, -1, 0, 1, -1, 0}
09:09:44 [INFO] v_t1: dtype=T1 shape=[8]
09:09:44 [INFO]   packed_bytes={90}
09:09:44 [INFO]   values={-1, 1, -1, 1, 1, -1, 1, -1}

=== Example: f16_benchmark ===
==> cargo run --package openinfer --example f16_benchmark  -- 
09:09:51 [INFO] 
=== native f16 (default) ===
op=add inputs=[x0:F16[262144], y0:F16[262144]] output=z0:F16[262144] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x1:F16[1048576], y1:F16[1048576]] output=z1:F16[1048576] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x2:F16[4194304], y2:F16[4194304]] output=z2:F16[4194304] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x3:F16[16777216], y3:F16[16777216]] output=z3:F16[16777216] attrs=[] broadcast=false accumulate=false inplace=false
09:09:51 [INFO] 
=== simulated f16 (forced) ===
op=add inputs=[x0:F16[262144], y0:F16[262144]] output=z0:F16[262144] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x1:F16[1048576], y1:F16[1048576]] output=z1:F16[1048576] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x2:F16[4194304], y2:F16[4194304]] output=z2:F16[4194304] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x3:F16[16777216], y3:F16[16777216]] output=z3:F16[16777216] attrs=[] broadcast=false accumulate=false inplace=false
09:09:51 [INFO] 
=== CPU f16 (default) ===
op=add inputs=[x0:F16[262144], y0:F16[262144]] output=z0:F16[262144] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x1:F16[1048576], y1:F16[1048576]] output=z1:F16[1048576] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x2:F16[4194304], y2:F16[4194304]] output=z2:F16[4194304] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[x3:F16[16777216], y3:F16[16777216]] output=z3:F16[16777216] attrs=[] broadcast=false accumulate=false inplace=false

=== Example: graph_nodes_traverse ===
==> cargo run --package openinfer --example graph_nodes_traverse  -- 
09:09:52 [INFO] y={5.00, 5.00 ... 5.00, 5.00}      -- [Assign] entry ::  (0ms 0us 0ns)
op=add inputs=[x:F32[1024], a:F32[1024]] output=t0:F32[1024] attrs=[] broadcast=false accumulate=false inplace=false
09:09:52 [INFO] y={5.00, 5.00 ... 5.00, 5.00}      -- [OpExecute] entry :: add (0ms 0us 0ns)
op=mul inputs=[y:F32[1024], t0:F32[1024]] output=y:F32[1024] attrs=[] broadcast=false accumulate=false inplace=true
09:09:52 [INFO] y={5.00, 5.00 ... 5.00, 5.00}      -- [OpExecute] entry :: mul (0ms 0us 0ns)
09:09:52 [INFO] y={5.00, 5.00 ... 5.00, 5.00}      -- [Return] entry ::  (0ms 0us 0ns)

=== Example: loop ===
==> cargo run --package openinfer --example loop  -- 
op=add inputs=[x:F32[4, 12], QKV[0,0]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[4, 12], QKV[l,h]:F32[4, 12]] output=y:F32[4, 12] attrs=[] broadcast=false accumulate=false inplace=true
09:09:53 [INFO] y[0..8] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: minimal ===
==> cargo run --package openinfer --example minimal  -- 
op=add inputs=[x:F32[1024], a:F32[1024]] output=t0:F32[1024] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[y:F32[1024], t0:F32[1024]] output=y:F32[1024] attrs=[] broadcast=false accumulate=false inplace=true
09:09:54 [INFO] y[0..100] = [5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0, 5.0]

=== Example: multidim_broadcast ===
==> cargo run --package openinfer --example multidim_broadcast  -- 
09:09:55 [INFO] x = {0.00, 0.10, 0.20, 0.30, 0.40 ... 13106.70, 13106.80, 13106.90, 13107.00, 13107.10}
09:09:55 [INFO] y = {0.00, 0.01, 0.02, 0.03, 0.04 ... 1.23, 1.24, 1.25, 1.26, 1.27}
09:09:55 [INFO] z = {1.00, 2.00, 3.00, 4.00, 5.00 ... 1020.00, 1021.00, 1022.00, 1023.00, 1024.00}
op=add inputs=[x:F32[1024, 128], y:F32[128]] output=out:F32[1024, 128] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[out:F32[1024, 128], z:F32[1024, 1]] output=out:F32[1024, 128] attrs=[] broadcast=true accumulate=false inplace=true
09:09:55 [INFO] out shape = [1024, 128]
09:09:55 [INFO] out = {0.00, 0.00, 0.00, 0.00, 0.00 ... 0.00, 0.00, 0.00, 0.00, 0.00}

=== Example: ops_accumulate_inplace ===
==> cargo run --package openinfer --example ops_accumulate_inplace  -- 
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i8:I8[8]] output=relu_i8:I8[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i8:I8[8]] output=fill_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i16:I16[8]] output=relu_i16:I16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i16:I16[8]] output=fill_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i32:I32[8]] output=relu_i32:I32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i32:I32[8]] output=fill_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i64:I64[8]] output=abs_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i64:I64[8]] output=relu_i64:I64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i64:I64[8]] output=fill_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u8:U8[8]] output=fill_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u16:U16[8]] output=fill_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u32:U32[8]] output=fill_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u64:U64[8]] output=fill_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f16:F16[8]] output=abs_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f16:F16[8]] output=relu_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f16:F16[8]] output=fill_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f16:F16[8]] output=finite_f16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_bf16:BF16[8]] output=abs_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_bf16:BF16[8]] output=relu_bf16:BF16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bf16:BF16[8]] output=fill_bf16:BF16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_bf16:BF16[8]] output=finite_bf16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f8:F8E5M2[8]] output=abs_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f8:F8E5M2[8]] output=relu_f8:F8E5M2[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f8:F8E5M2[8]] output=fill_f8:F8E5M2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f8:F8E5M2[8]] output=finite_f8:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f32:F32[8]] output=abs_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f32:F32[8]] output=relu_f32:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f32:F32[8]] output=fill_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f32:F32[8]] output=finite_f32:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f64:F64[8]] output=abs_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f64:F64[8]] output=relu_f64:F64[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f64:F64[8]] output=fill_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f64:F64[8]] output=finite_f64:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bool:Bool[8]] output=fill_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bitset:Bitset[8]] output=fill_bitset:Bitset[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i4:I4[8]] output=abs_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i4:I4[8]] output=relu_i4:I4[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i4:I4[8]] output=fill_i4:I4[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i2:I2[8]] output=abs_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i2:I2[8]] output=fill_i2:I2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i1:I1[8]] output=abs_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i1:I1[8]] output=fill_i1:I1[8] attrs=[value=0] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u4:U4[8]] output=fill_u4:U4[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u2:U2[8]] output=fill_u2:U2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u1:U1[8]] output=fill_u1:U1[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_i8:I8[8], b_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i16:I16[8], b_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i32:I32[8], b_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i64:I64[8], b_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u8:U8[8], b_u8:U8[8]] output=in_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u16:U16[8], b_u16:U16[8]] output=in_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u32:U32[8], b_u32:U32[8]] output=in_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u64:U64[8], b_u64:U64[8]] output=in_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f16:F16[8], b_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bf16:BF16[8], b_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f32:F32[8], b_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f64:F64[8], b_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bool:Bool[8], b_bool:Bool[8]] output=in_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i4:I4[8], b_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i2:I2[8], b_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i1:I1[8], b_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u4:U4[8], b_u4:U4[8]] output=in_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u2:U2[8], b_u2:U2[8]] output=in_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u1:U1[8], b_u1:U1[8]] output=in_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i8:I8[8], b_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i16:I16[8], b_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i32:I32[8], b_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i64:I64[8], b_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u8:U8[8], b_u8:U8[8]] output=in_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u16:U16[8], b_u16:U16[8]] output=in_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u32:U32[8], b_u32:U32[8]] output=in_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u64:U64[8], b_u64:U64[8]] output=in_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f16:F16[8], b_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bf16:BF16[8], b_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f32:F32[8], b_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f64:F64[8], b_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bool:Bool[8], b_bool:Bool[8]] output=in_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i4:I4[8], b_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i2:I2[8], b_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i1:I1[8], b_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u4:U4[8], b_u4:U4[8]] output=in_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u2:U2[8], b_u2:U2[8]] output=in_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u1:U1[8], b_u1:U1[8]] output=in_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u8:U8[8]] output=in_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u16:U16[8]] output=in_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u32:U32[8]] output=in_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u64:U64[8]] output=in_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bool:Bool[8]] output=in_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i2:I2[8]] output=in_i2:I2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i1:I1[8]] output=in_i1:I1[8] attrs=[value=0] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u4:U4[8]] output=in_u4:U4[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u2:U2[8]] output=in_u2:U2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u1:U1[8]] output=in_u1:U1[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=matmul inputs=[in_ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=in_ma_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=in_ma_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=in_ma_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=in_ma_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=in_ma_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=in_ma_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=in_ma_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=in_ma_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=in_ma_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=in_ma_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=in_ma_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=in_ma_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=in_ma_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i4:I4[8]] output=abs_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i2:I2[8]] output=abs_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i1:I1[8]] output=abs_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_acc_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_acc_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_acc_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_acc_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_acc_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_acc_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i8:I8[8]] output=relu_i8:I8[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i8:I8[8]] output=fill_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i16:I16[8]] output=relu_i16:I16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i16:I16[8]] output=fill_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i32:I32[8]] output=relu_i32:I32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i32:I32[8]] output=fill_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i64:I64[8]] output=abs_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i64:I64[8]] output=relu_i64:I64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i64:I64[8]] output=fill_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u8:U8[8]] output=fill_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u16:U16[8]] output=fill_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u32:U32[8]] output=fill_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u64:U64[8]] output=fill_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f16:F16[8]] output=abs_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f16:F16[8]] output=relu_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f16:F16[8]] output=fill_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f16:F16[8]] output=finite_f16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_bf16:BF16[8]] output=abs_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_bf16:BF16[8]] output=relu_bf16:BF16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bf16:BF16[8]] output=fill_bf16:BF16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_bf16:BF16[8]] output=finite_bf16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f8:F8E5M2[8]] output=abs_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f8:F8E5M2[8]] output=relu_f8:F8E5M2[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f8:F8E5M2[8]] output=fill_f8:F8E5M2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f8:F8E5M2[8]] output=finite_f8:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f32:F32[8]] output=abs_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f32:F32[8]] output=relu_f32:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f32:F32[8]] output=fill_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f32:F32[8]] output=finite_f32:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f64:F64[8]] output=abs_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f64:F64[8]] output=relu_f64:F64[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f64:F64[8]] output=fill_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f64:F64[8]] output=finite_f64:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bool:Bool[8]] output=fill_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bitset:Bitset[8]] output=fill_bitset:Bitset[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i4:I4[8]] output=abs_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i4:I4[8]] output=relu_i4:I4[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i4:I4[8]] output=fill_i4:I4[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i2:I2[8]] output=abs_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i2:I2[8]] output=fill_i2:I2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i1:I1[8]] output=abs_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i1:I1[8]] output=fill_i1:I1[8] attrs=[value=0] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u4:U4[8]] output=fill_u4:U4[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u2:U2[8]] output=fill_u2:U2[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u1:U1[8]] output=fill_u1:U1[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_i8:I8[8], b_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i16:I16[8], b_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i32:I32[8], b_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i64:I64[8], b_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u8:U8[8], b_u8:U8[8]] output=in_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u16:U16[8], b_u16:U16[8]] output=in_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u32:U32[8], b_u32:U32[8]] output=in_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u64:U64[8], b_u64:U64[8]] output=in_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f16:F16[8], b_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bf16:BF16[8], b_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f32:F32[8], b_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_f64:F64[8], b_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bool:Bool[8], b_bool:Bool[8]] output=in_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i4:I4[8], b_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i2:I2[8], b_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_i1:I1[8], b_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u4:U4[8], b_u4:U4[8]] output=in_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u2:U2[8], b_u2:U2[8]] output=in_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_u1:U1[8], b_u1:U1[8]] output=in_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i8:I8[8], b_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i16:I16[8], b_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i32:I32[8], b_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i64:I64[8], b_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u8:U8[8], b_u8:U8[8]] output=in_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u16:U16[8], b_u16:U16[8]] output=in_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u32:U32[8], b_u32:U32[8]] output=in_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u64:U64[8], b_u64:U64[8]] output=in_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f16:F16[8], b_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bf16:BF16[8], b_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f32:F32[8], b_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_f64:F64[8], b_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bool:Bool[8], b_bool:Bool[8]] output=in_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i4:I4[8], b_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i2:I2[8], b_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_i1:I1[8], b_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u4:U4[8], b_u4:U4[8]] output=in_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u2:U2[8], b_u2:U2[8]] output=in_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_u1:U1[8], b_u1:U1[8]] output=in_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i2:I2[8]] output=in_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_i1:I1[8]] output=in_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=abs inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=relu inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i8:I8[8]] output=in_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i16:I16[8]] output=in_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i32:I32[8]] output=in_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i64:I64[8]] output=in_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u8:U8[8]] output=in_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u16:U16[8]] output=in_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u32:U32[8]] output=in_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u64:U64[8]] output=in_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f16:F16[8]] output=in_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bf16:BF16[8]] output=in_bf16:BF16[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f8:F8E5M2[8]] output=in_f8:F8E5M2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f32:F32[8]] output=in_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_f64:F64[8]] output=in_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bool:Bool[8]] output=in_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_bitset:Bitset[8]] output=in_bitset:Bitset[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i4:I4[8]] output=in_i4:I4[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i2:I2[8]] output=in_i2:I2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_i1:I1[8]] output=in_i1:I1[8] attrs=[value=0] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u4:U4[8]] output=in_u4:U4[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u2:U2[8]] output=in_u2:U2[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=fill inputs=[in_u1:U1[8]] output=in_u1:U1[8] attrs=[value=1] broadcast=false accumulate=false inplace=true
op=matmul inputs=[in_ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=in_ma_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=in_ma_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=in_ma_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=in_ma_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=in_ma_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=in_ma_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=in_ma_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=in_ma_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=in_ma_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=in_ma_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=in_ma_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=in_ma_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=in_ma_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i4:I4[8]] output=abs_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i2:I2[8]] output=abs_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=abs inputs=[a_i1:I1[8]] output=abs_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_acc_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_acc_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_acc_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_acc_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_acc_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_acc_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
09:09:57 [INFO]  == Pass but drift.  == Pass with no drift.  == Fail
09:09:57 [INFO] [] add_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] add_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] add_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] add_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] add_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] add_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:57 [INFO] [] add_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:57 [INFO] [] add_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] add_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] add_i1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] add_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] add_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] add_u1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] mul_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] mul_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mul_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mul_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mul_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mul_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:57 [INFO] [] mul_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:57 [INFO] [] mul_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] mul_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] mul_i1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] mul_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] mul_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] mul_u1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] abs_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] abs_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] abs_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] abs_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] abs_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] abs_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] abs_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] abs_i1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] relu_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] relu_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] relu_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] relu_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] relu_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] relu_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] relu_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] relu_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] relu_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] relu_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] fill_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] fill_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] fill_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] fill_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] fill_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] fill_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] fill_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:57 [INFO] [] fill_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:57 [INFO] [] fill_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] fill_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] fill_i1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] fill_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:57 [INFO] [] fill_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:57 [INFO] [] fill_u1 = {0x00} -- ref = {0x00}
09:09:57 [INFO] [] mm_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:57 [INFO] [] mm_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mm_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:57 [INFO] [] mm_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:57 [INFO] [] mm_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:57 [INFO] [] add_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] add_acc_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mul_acc_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] abs_acc_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] mm_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:57 [INFO] [] in_i8 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:57 [INFO] [] in_i16 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:57 [INFO] [] in_i32 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:57 [INFO] [] in_i64 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:57 [INFO] [] in_u8 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:57 [INFO] [] in_u16 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:57 [INFO] [] in_u32 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:57 [INFO] [] in_u64 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:57 [INFO] [] in_f16 = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }} -- ref = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }}
09:09:57 [INFO] [] in_bf16 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:57 [INFO] [] in_f8 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:57 [INFO] [] in_f32 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:57 [INFO] [] in_f64 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:57 [INFO] [] in_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:57 [INFO] [] in_bitset = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }}
09:09:57 [INFO] [] in_i4 = {0xc8, 0x0f, 0x31, 0x76} -- ref = {0xc8, 0x0f, 0x31, 0x76}
09:09:57 [INFO] [] in_i2 = {0x4e, 0x4e} -- ref = {0x4e, 0x4e}
09:09:57 [INFO] [] in_i1 = {0x55} -- ref = {0x55}
09:09:57 [INFO] [] in_u4 = {0x10, 0x32, 0x54, 0xfe} -- ref = {0x10, 0x32, 0x54, 0xfe}
09:09:57 [INFO] [] in_u2 = {0xe4, 0xe4} -- ref = {0xe4, 0xe4}
09:09:57 [INFO] [] in_u1 = {0x5a} -- ref = {0x5a}
09:09:57 [INFO] [] in_ma_i8 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:57 [INFO] [] in_ma_i16 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:57 [INFO] [] in_ma_i32 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:57 [INFO] [] in_ma_i64 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:57 [INFO] [] in_ma_u8 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:57 [INFO] [] in_ma_u16 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:57 [INFO] [] in_ma_u32 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:57 [INFO] [] in_ma_u64 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:57 [INFO] [] in_ma_f16 = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }} -- ref = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }}
09:09:57 [INFO] [] in_ma_f32 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:57 [INFO] [] in_ma_f64 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:57 [INFO] [] in_ma_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:57 [INFO] [] in_ma_bitset = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }}
09:09:57 [INFO] [] finite_f16 = {false} -- ref = {false}
09:09:57 [INFO] [] finite_bf16 = {false} -- ref = {false}
09:09:57 [INFO] [] finite_f8 = {false} -- ref = {false}
09:09:57 [INFO] [] finite_f32 = {false} -- ref = {false}
09:09:57 [INFO] [] finite_f64 = {false} -- ref = {false}
09:09:57 [INFO] ops_accumulate_inplace completed on Cpu

=== Example: ops_broadcast_variants ===
==> cargo run --package openinfer --example ops_broadcast_variants  -- 
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=add_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=mul_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i8:I8[8], b_i8:I8[8]] output=in_add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i8:I8[8], b_i8_b:I8[1]] output=in_add_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i8:I8[8], b_i8:I8[8]] output=in_mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i8:I8[8], b_i8_b:I8[1]] output=in_mul_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=add_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=mul_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i16:I16[8], b_i16:I16[8]] output=in_add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i16:I16[8], b_i16_b:I16[1]] output=in_add_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i16:I16[8], b_i16:I16[8]] output=in_mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i16:I16[8], b_i16_b:I16[1]] output=in_mul_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=add_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=mul_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i32:I32[8], b_i32:I32[8]] output=in_add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i32:I32[8], b_i32_b:I32[1]] output=in_add_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i32:I32[8], b_i32:I32[8]] output=in_mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i32:I32[8], b_i32_b:I32[1]] output=in_mul_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64_b:I64[1]] output=add_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64_b:I64[1]] output=mul_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i64:I64[8], b_i64:I64[8]] output=in_add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i64:I64[8], b_i64_b:I64[1]] output=in_add_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i64:I64[8], b_i64:I64[8]] output=in_mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i64:I64[8], b_i64_b:I64[1]] output=in_mul_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=add_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=mul_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u8:U8[8], b_u8:U8[8]] output=in_add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u8:U8[8], b_u8_b:U8[1]] output=in_add_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u8:U8[8], b_u8:U8[8]] output=in_mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u8:U8[8], b_u8_b:U8[1]] output=in_mul_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=add_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=mul_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u16:U16[8], b_u16:U16[8]] output=in_add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u16:U16[8], b_u16_b:U16[1]] output=in_add_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u16:U16[8], b_u16:U16[8]] output=in_mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u16:U16[8], b_u16_b:U16[1]] output=in_mul_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=add_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=mul_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u32:U32[8], b_u32:U32[8]] output=in_add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u32:U32[8], b_u32_b:U32[1]] output=in_add_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u32:U32[8], b_u32:U32[8]] output=in_mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u32:U32[8], b_u32_b:U32[1]] output=in_mul_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64_b:U64[1]] output=add_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64_b:U64[1]] output=mul_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u64:U64[8], b_u64:U64[8]] output=in_add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u64:U64[8], b_u64_b:U64[1]] output=in_add_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u64:U64[8], b_u64:U64[8]] output=in_mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u64:U64[8], b_u64_b:U64[1]] output=in_mul_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16_b:F16[1]] output=add_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16_b:F16[1]] output=mul_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f16:F16[8], b_f16:F16[8]] output=in_add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f16:F16[8], b_f16_b:F16[1]] output=in_add_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f16:F16[8], b_f16:F16[8]] output=in_mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f16:F16[8], b_f16_b:F16[1]] output=in_mul_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bf16:BF16[8], b_bf16_b:BF16[1]] output=add_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16_b:BF16[1]] output=mul_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bf16:BF16[8], b_bf16:BF16[8]] output=in_add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bf16:BF16[8], b_bf16_b:BF16[1]] output=in_add_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bf16:BF16[8], b_bf16:BF16[8]] output=in_mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bf16:BF16[8], b_bf16_b:BF16[1]] output=in_mul_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=add_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=mul_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=in_add_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=in_mul_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32_b:F32[1]] output=add_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32_b:F32[1]] output=mul_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f32:F32[8], b_f32:F32[8]] output=in_add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f32:F32[8], b_f32_b:F32[1]] output=in_add_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f32:F32[8], b_f32:F32[8]] output=in_mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f32:F32[8], b_f32_b:F32[1]] output=in_mul_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64_b:F64[1]] output=add_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64_b:F64[1]] output=mul_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f64:F64[8], b_f64:F64[8]] output=in_add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f64:F64[8], b_f64_b:F64[1]] output=in_add_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f64:F64[8], b_f64:F64[8]] output=in_mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f64:F64[8], b_f64_b:F64[1]] output=in_mul_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool_b:Bool[1]] output=add_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool_b:Bool[1]] output=mul_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bool:Bool[8], b_bool:Bool[8]] output=in_add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bool:Bool[8], b_bool_b:Bool[1]] output=in_add_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bool:Bool[8], b_bool:Bool[8]] output=in_mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bool:Bool[8], b_bool_b:Bool[1]] output=in_mul_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=add_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=mul_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=in_add_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=in_mul_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=add_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=mul_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i4:I4[8], b_i4:I4[8]] output=in_add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i4:I4[8], b_i4_b:I4[1]] output=in_add_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i4:I4[8], b_i4:I4[8]] output=in_mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i4:I4[8], b_i4_b:I4[1]] output=in_mul_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=add_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=mul_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i2:I2[8], b_i2:I2[8]] output=in_add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i2:I2[8], b_i2_b:I2[1]] output=in_add_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i2:I2[8], b_i2:I2[8]] output=in_mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i2:I2[8], b_i2_b:I2[1]] output=in_mul_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=add_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=mul_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i1:I1[8], b_i1:I1[8]] output=in_add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i1:I1[8], b_i1_b:I1[1]] output=in_add_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i1:I1[8], b_i1:I1[8]] output=in_mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i1:I1[8], b_i1_b:I1[1]] output=in_mul_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=add_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=mul_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u4:U4[8], b_u4:U4[8]] output=in_add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u4:U4[8], b_u4_b:U4[1]] output=in_add_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u4:U4[8], b_u4:U4[8]] output=in_mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u4:U4[8], b_u4_b:U4[1]] output=in_mul_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=add_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=mul_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u2:U2[8], b_u2:U2[8]] output=in_add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u2:U2[8], b_u2_b:U2[1]] output=in_add_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u2:U2[8], b_u2:U2[8]] output=in_mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u2:U2[8], b_u2_b:U2[1]] output=in_mul_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=add_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=mul_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u1:U1[8], b_u1:U1[8]] output=in_add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u1:U1[8], b_u1_b:U1[1]] output=in_add_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u1:U1[8], b_u1:U1[8]] output=in_mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u1:U1[8], b_u1_b:U1[1]] output=in_mul_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=mm_b_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=in_mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=in_mm_b_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=mm_b_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=in_mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=in_mm_b_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=mm_b_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=in_mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=in_mm_b_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64_b:I64[1, 3, 3]] output=mm_b_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=in_mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i64:I64[2, 2, 3], mb_i64_b:I64[1, 3, 3]] output=in_mm_b_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=mm_b_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=in_mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=in_mm_b_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=mm_b_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=in_mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=in_mm_b_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=mm_b_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=in_mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=in_mm_b_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64_b:U64[1, 3, 3]] output=mm_b_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=in_mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u64:U64[2, 2, 3], mb_u64_b:U64[1, 3, 3]] output=in_mm_b_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16_b:F16[1, 3, 3]] output=mm_b_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=in_mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f16:F16[2, 2, 3], mb_f16_b:F16[1, 3, 3]] output=in_mm_b_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32_b:F32[1, 3, 3]] output=mm_b_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=in_mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f32:F32[2, 2, 3], mb_f32_b:F32[1, 3, 3]] output=in_mm_b_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64_b:F64[1, 3, 3]] output=mm_b_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=in_mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f64:F64[2, 2, 3], mb_f64_b:F64[1, 3, 3]] output=in_mm_b_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool_b:Bool[1, 3, 3]] output=mm_b_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=in_mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_bool:Bool[2, 2, 3], mb_bool_b:Bool[1, 3, 3]] output=in_mm_b_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset_b:Bitset[1, 3, 3]] output=mm_b_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=in_mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_bitset:Bitset[2, 2, 3], mb_bitset_b:Bitset[1, 3, 3]] output=in_mm_b_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=add_acc_b_i8:I16[8] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=add_acc_b_i16:I32[8] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=add_acc_b_i32:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=add_acc_b_u8:U16[8] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=add_acc_b_u16:U32[8] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=add_acc_b_u32:U64[8] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=add_acc_b_i4:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=add_acc_b_i2:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=add_acc_b_i1:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=add_acc_b_u4:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=add_acc_b_u2:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=add_acc_b_u1:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=mul_acc_b_i8:I16[8] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=mul_acc_b_i16:I32[8] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=mul_acc_b_i32:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=mul_acc_b_u8:U16[8] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=mul_acc_b_u16:U32[8] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=mul_acc_b_u32:U64[8] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=mul_acc_b_i4:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=mul_acc_b_i2:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=mul_acc_b_i1:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=mul_acc_b_u4:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=mul_acc_b_u2:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=mul_acc_b_u1:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_acc_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=mm_acc_b_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_acc_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=mm_acc_b_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_acc_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=mm_acc_b_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_acc_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=mm_acc_b_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_acc_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=mm_acc_b_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_acc_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=mm_acc_b_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=add_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=mul_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i8:I8[8], b_i8:I8[8]] output=in_add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i8:I8[8], b_i8_b:I8[1]] output=in_add_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i8:I8[8], b_i8:I8[8]] output=in_mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i8:I8[8], b_i8_b:I8[1]] output=in_mul_b_i8:I8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=add_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=mul_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i16:I16[8], b_i16:I16[8]] output=in_add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i16:I16[8], b_i16_b:I16[1]] output=in_add_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i16:I16[8], b_i16:I16[8]] output=in_mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i16:I16[8], b_i16_b:I16[1]] output=in_mul_b_i16:I16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=add_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=mul_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i32:I32[8], b_i32:I32[8]] output=in_add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i32:I32[8], b_i32_b:I32[1]] output=in_add_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i32:I32[8], b_i32:I32[8]] output=in_mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i32:I32[8], b_i32_b:I32[1]] output=in_mul_b_i32:I32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64_b:I64[1]] output=add_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64_b:I64[1]] output=mul_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i64:I64[8], b_i64:I64[8]] output=in_add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i64:I64[8], b_i64_b:I64[1]] output=in_add_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i64:I64[8], b_i64:I64[8]] output=in_mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i64:I64[8], b_i64_b:I64[1]] output=in_mul_b_i64:I64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=add_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=mul_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u8:U8[8], b_u8:U8[8]] output=in_add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u8:U8[8], b_u8_b:U8[1]] output=in_add_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u8:U8[8], b_u8:U8[8]] output=in_mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u8:U8[8], b_u8_b:U8[1]] output=in_mul_b_u8:U8[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=add_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=mul_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u16:U16[8], b_u16:U16[8]] output=in_add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u16:U16[8], b_u16_b:U16[1]] output=in_add_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u16:U16[8], b_u16:U16[8]] output=in_mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u16:U16[8], b_u16_b:U16[1]] output=in_mul_b_u16:U16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=add_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=mul_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u32:U32[8], b_u32:U32[8]] output=in_add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u32:U32[8], b_u32_b:U32[1]] output=in_add_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u32:U32[8], b_u32:U32[8]] output=in_mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u32:U32[8], b_u32_b:U32[1]] output=in_mul_b_u32:U32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64_b:U64[1]] output=add_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64_b:U64[1]] output=mul_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u64:U64[8], b_u64:U64[8]] output=in_add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u64:U64[8], b_u64_b:U64[1]] output=in_add_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u64:U64[8], b_u64:U64[8]] output=in_mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u64:U64[8], b_u64_b:U64[1]] output=in_mul_b_u64:U64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16_b:F16[1]] output=add_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16_b:F16[1]] output=mul_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f16:F16[8], b_f16:F16[8]] output=in_add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f16:F16[8], b_f16_b:F16[1]] output=in_add_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f16:F16[8], b_f16:F16[8]] output=in_mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f16:F16[8], b_f16_b:F16[1]] output=in_mul_b_f16:F16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bf16:BF16[8], b_bf16_b:BF16[1]] output=add_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16:BF16[8]] output=mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bf16:BF16[8], b_bf16_b:BF16[1]] output=mul_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bf16:BF16[8], b_bf16:BF16[8]] output=in_add_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bf16:BF16[8], b_bf16_b:BF16[1]] output=in_add_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bf16:BF16[8], b_bf16:BF16[8]] output=in_mul_bf16:BF16[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bf16:BF16[8], b_bf16_b:BF16[1]] output=in_mul_b_bf16:BF16[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=add_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=mul_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_add_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=in_add_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f8:F8E5M2[8], b_f8:F8E5M2[8]] output=in_mul_f8:F8E5M2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f8:F8E5M2[8], b_f8_b:F8E5M2[1]] output=in_mul_b_f8:F8E5M2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32_b:F32[1]] output=add_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32_b:F32[1]] output=mul_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f32:F32[8], b_f32:F32[8]] output=in_add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f32:F32[8], b_f32_b:F32[1]] output=in_add_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f32:F32[8], b_f32:F32[8]] output=in_mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f32:F32[8], b_f32_b:F32[1]] output=in_mul_b_f32:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64_b:F64[1]] output=add_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64_b:F64[1]] output=mul_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_f64:F64[8], b_f64:F64[8]] output=in_add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_f64:F64[8], b_f64_b:F64[1]] output=in_add_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_f64:F64[8], b_f64:F64[8]] output=in_mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_f64:F64[8], b_f64_b:F64[1]] output=in_mul_b_f64:F64[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool_b:Bool[1]] output=add_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool_b:Bool[1]] output=mul_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bool:Bool[8], b_bool:Bool[8]] output=in_add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bool:Bool[8], b_bool_b:Bool[1]] output=in_add_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bool:Bool[8], b_bool:Bool[8]] output=in_mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bool:Bool[8], b_bool_b:Bool[1]] output=in_mul_b_bool:Bool[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=add_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=mul_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=in_add_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_bitset:Bitset[8], b_bitset:Bitset[8]] output=in_mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_bitset:Bitset[8], b_bitset_b:Bitset[1]] output=in_mul_b_bitset:Bitset[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=add_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=mul_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i4:I4[8], b_i4:I4[8]] output=in_add_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i4:I4[8], b_i4_b:I4[1]] output=in_add_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i4:I4[8], b_i4:I4[8]] output=in_mul_i4:I4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i4:I4[8], b_i4_b:I4[1]] output=in_mul_b_i4:I4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=add_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=mul_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i2:I2[8], b_i2:I2[8]] output=in_add_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i2:I2[8], b_i2_b:I2[1]] output=in_add_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i2:I2[8], b_i2:I2[8]] output=in_mul_i2:I2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i2:I2[8], b_i2_b:I2[1]] output=in_mul_b_i2:I2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=add_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=mul_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_i1:I1[8], b_i1:I1[8]] output=in_add_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_i1:I1[8], b_i1_b:I1[1]] output=in_add_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_i1:I1[8], b_i1:I1[8]] output=in_mul_i1:I1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_i1:I1[8], b_i1_b:I1[1]] output=in_mul_b_i1:I1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=add_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=mul_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u4:U4[8], b_u4:U4[8]] output=in_add_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u4:U4[8], b_u4_b:U4[1]] output=in_add_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u4:U4[8], b_u4:U4[8]] output=in_mul_u4:U4[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u4:U4[8], b_u4_b:U4[1]] output=in_mul_b_u4:U4[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=add_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=mul_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u2:U2[8], b_u2:U2[8]] output=in_add_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u2:U2[8], b_u2_b:U2[1]] output=in_add_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u2:U2[8], b_u2:U2[8]] output=in_mul_u2:U2[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u2:U2[8], b_u2_b:U2[1]] output=in_mul_b_u2:U2[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=add_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=mul_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add_u1:U1[8], b_u1:U1[8]] output=in_add_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b_u1:U1[8], b_u1_b:U1[1]] output=in_add_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[in_mul_u1:U1[8], b_u1:U1[8]] output=in_mul_u1:U1[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b_u1:U1[8], b_u1_b:U1[1]] output=in_mul_b_u1:U1[8] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=mm_b_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=in_mm_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=in_mm_b_i8:I8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=mm_b_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=in_mm_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=in_mm_b_i16:I16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=mm_b_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=in_mm_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=in_mm_b_i32:I32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 2, 3], mb_i64_b:I64[1, 3, 3]] output=mm_b_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_i64:I64[2, 2, 3], mb_i64:I64[2, 3, 3]] output=in_mm_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_i64:I64[2, 2, 3], mb_i64_b:I64[1, 3, 3]] output=in_mm_b_i64:I64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=mm_b_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=in_mm_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=in_mm_b_u8:U8[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=mm_b_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=in_mm_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=in_mm_b_u16:U16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=mm_b_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=in_mm_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=in_mm_b_u32:U32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 2, 3], mb_u64_b:U64[1, 3, 3]] output=mm_b_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_u64:U64[2, 2, 3], mb_u64:U64[2, 3, 3]] output=in_mm_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_u64:U64[2, 2, 3], mb_u64_b:U64[1, 3, 3]] output=in_mm_b_u64:U64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 2, 3], mb_f16_b:F16[1, 3, 3]] output=mm_b_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f16:F16[2, 2, 3], mb_f16:F16[2, 3, 3]] output=in_mm_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f16:F16[2, 2, 3], mb_f16_b:F16[1, 3, 3]] output=in_mm_b_f16:F16[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 2, 3], mb_f32_b:F32[1, 3, 3]] output=mm_b_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f32:F32[2, 2, 3], mb_f32:F32[2, 3, 3]] output=in_mm_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f32:F32[2, 2, 3], mb_f32_b:F32[1, 3, 3]] output=in_mm_b_f32:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 2, 3], mb_f64_b:F64[1, 3, 3]] output=mm_b_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_f64:F64[2, 2, 3], mb_f64:F64[2, 3, 3]] output=in_mm_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_f64:F64[2, 2, 3], mb_f64_b:F64[1, 3, 3]] output=in_mm_b_f64:F64[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 2, 3], mb_bool_b:Bool[1, 3, 3]] output=mm_b_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_bool:Bool[2, 2, 3], mb_bool:Bool[2, 3, 3]] output=in_mm_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_bool:Bool[2, 2, 3], mb_bool_b:Bool[1, 3, 3]] output=in_mm_b_bool:Bool[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 2, 3], mb_bitset_b:Bitset[1, 3, 3]] output=mm_b_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm_bitset:Bitset[2, 2, 3], mb_bitset:Bitset[2, 3, 3]] output=in_mm_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b_bitset:Bitset[2, 2, 3], mb_bitset_b:Bitset[1, 3, 3]] output=in_mm_b_bitset:Bitset[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=add_acc_b_i8:I16[8] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=add_acc_b_i16:I32[8] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=add_acc_b_i32:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=add_acc_b_u8:U16[8] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=add_acc_b_u16:U32[8] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=add_acc_b_u32:U64[8] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4:I4[8]] output=add_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=add_acc_b_i4:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2:I2[8]] output=add_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=add_acc_b_i2:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1:I1[8]] output=add_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=add_acc_b_i1:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4:U4[8]] output=add_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=add_acc_b_u4:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2:U2[8]] output=add_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=add_acc_b_u2:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1:U1[8]] output=add_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=add inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=add_acc_b_u1:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_acc_i8:I16[8] attrs=[acc=I16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i8:I8[8], b_i8_b:I8[1]] output=mul_acc_b_i8:I16[8] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_acc_i16:I32[8] attrs=[acc=I32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i16:I16[8], b_i16_b:I16[1]] output=mul_acc_b_i16:I32[8] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_acc_i32:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i32:I32[8], b_i32_b:I32[1]] output=mul_acc_b_i32:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_acc_u8:U16[8] attrs=[acc=U16] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u8:U8[8], b_u8_b:U8[1]] output=mul_acc_b_u8:U16[8] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_acc_u16:U32[8] attrs=[acc=U32] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u16:U16[8], b_u16_b:U16[1]] output=mul_acc_b_u16:U32[8] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_acc_u32:U64[8] attrs=[acc=U64] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u32:U32[8], b_u32_b:U32[1]] output=mul_acc_b_u32:U64[8] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4:I4[8]] output=mul_acc_i4:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i4:I4[8], b_i4_b:I4[1]] output=mul_acc_b_i4:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2:I2[8]] output=mul_acc_i2:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i2:I2[8], b_i2_b:I2[1]] output=mul_acc_b_i2:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1:I1[8]] output=mul_acc_i1:I8[8] attrs=[acc=I8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_i1:I1[8], b_i1_b:I1[1]] output=mul_acc_b_i1:I8[8] attrs=[acc=I8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4:U4[8]] output=mul_acc_u4:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u4:U4[8], b_u4_b:U4[1]] output=mul_acc_b_u4:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2:U2[8]] output=mul_acc_u2:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u2:U2[8], b_u2_b:U2[1]] output=mul_acc_b_u2:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1:U1[8]] output=mul_acc_u1:U8[8] attrs=[acc=U8] broadcast=false accumulate=true inplace=false
op=mul inputs=[a_u1:U1[8], b_u1_b:U1[1]] output=mul_acc_b_u1:U8[8] attrs=[acc=U8] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8:I8[2, 3, 3]] output=mm_acc_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i8:I8[2, 2, 3], mb_i8_b:I8[1, 3, 3]] output=mm_acc_b_i8:I16[2, 2, 3] attrs=[acc=I16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16:I16[2, 3, 3]] output=mm_acc_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i16:I16[2, 2, 3], mb_i16_b:I16[1, 3, 3]] output=mm_acc_b_i16:I32[2, 2, 3] attrs=[acc=I32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32:I32[2, 3, 3]] output=mm_acc_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_i32:I32[2, 2, 3], mb_i32_b:I32[1, 3, 3]] output=mm_acc_b_i32:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8:U8[2, 3, 3]] output=mm_acc_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u8:U8[2, 2, 3], mb_u8_b:U8[1, 3, 3]] output=mm_acc_b_u8:U16[2, 2, 3] attrs=[acc=U16] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16:U16[2, 3, 3]] output=mm_acc_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u16:U16[2, 2, 3], mb_u16_b:U16[1, 3, 3]] output=mm_acc_b_u16:U32[2, 2, 3] attrs=[acc=U32] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32:U32[2, 3, 3]] output=mm_acc_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma_u32:U32[2, 2, 3], mb_u32_b:U32[1, 3, 3]] output=mm_acc_b_u32:U64[2, 2, 3] attrs=[acc=U64] broadcast=true accumulate=true inplace=false
09:09:59 [INFO]  == Pass but drift.  == Pass with no drift.  == Fail
09:09:59 [INFO] [] add_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_i8 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_add_b_i8 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_i8 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_b_i8 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] mm_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_i8 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] in_mm_b_i8 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] add_acc_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_i16 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_add_b_i16 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_i16 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_b_i16 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] mm_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_i16 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] in_mm_b_i16 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] add_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_i8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_i32 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_add_b_i32 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_i32 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_b_i32 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] mm_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_i32 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] in_mm_b_i32 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] add_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_i16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_i64 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_add_b_i64 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_i64 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] in_mul_b_i64 = {-4, -3 ... 2, 3} -- ref = {-4, -3 ... 2, 3}
09:09:59 [INFO] [] mm_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_i64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_i64 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] in_mm_b_i64 = {-2, -1 ... 6, 7} -- ref = {-2, -1 ... 6, 7}
09:09:59 [INFO] [] add_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_i32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_u8 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_add_b_u8 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_u8 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_b_u8 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] mm_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_u8 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] in_mm_b_u8 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] add_acc_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u4 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u2 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u1 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_u16 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_add_b_u16 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_u16 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_b_u16 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] mm_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_u16 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] in_mm_b_u16 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] add_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_u8 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_u32 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_add_b_u32 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_u32 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_b_u32 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] mm_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_u32 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] in_mm_b_u32 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] add_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_u16 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_b_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_b_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_add_u64 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_add_b_u64 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_u64 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] in_mul_b_u64 = {0, 1 ... 6, 7} -- ref = {0, 1 ... 6, 7}
09:09:59 [INFO] [] mm_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_b_u64 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] in_mm_u64 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] in_mm_b_u64 = {0, 1 ... 8, 9} -- ref = {0, 1 ... 8, 9}
09:09:59 [INFO] [] add_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_acc_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mul_acc_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] mm_acc_b_u32 = {0, 0 ... 0, 0} -- ref = {0, 0 ... 0, 0}
09:09:59 [INFO] [] add_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] add_b_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] mul_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] mul_b_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] in_add_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] in_add_b_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] in_mul_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] in_mul_b_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] mm_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] mm_b_bool = {false, false ... false, false} -- ref = {false, false ... false, false}
09:09:59 [INFO] [] in_mm_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] in_mm_b_bool = {true, false ... true, false} -- ref = {true, false ... true, false}
09:09:59 [INFO] [] add_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] add_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] mul_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] mul_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] in_add_bitset = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }}
09:09:59 [INFO] [] in_add_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }}
09:09:59 [INFO] [] in_mul_bitset = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }}
09:09:59 [INFO] [] in_mul_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 3 } ... Bitset { bits: 18 }, Bitset { bits: 21 }}
09:09:59 [INFO] [] mm_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] mm_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 0 } ... Bitset { bits: 0 }, Bitset { bits: 0 }}
09:09:59 [INFO] [] in_mm_bitset = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }}
09:09:59 [INFO] [] in_mm_b_bitset = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }} -- ref = {Bitset { bits: 0 }, Bitset { bits: 2 } ... Bitset { bits: 16 }, Bitset { bits: 18 }}
09:09:59 [INFO] [] add_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] add_b_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] mul_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] mul_b_i4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] in_add_i4 = {0xc8, 0x0f, 0x31, 0x76} -- ref = {0xc8, 0x0f, 0x31, 0x76}
09:09:59 [INFO] [] in_add_b_i4 = {0xc8, 0x0f, 0x31, 0x76} -- ref = {0xc8, 0x0f, 0x31, 0x76}
09:09:59 [INFO] [] in_mul_i4 = {0xc8, 0x0f, 0x31, 0x76} -- ref = {0xc8, 0x0f, 0x31, 0x76}
09:09:59 [INFO] [] in_mul_b_i4 = {0xc8, 0x0f, 0x31, 0x76} -- ref = {0xc8, 0x0f, 0x31, 0x76}
09:09:59 [INFO] [] add_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] add_b_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] mul_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] mul_b_i2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] in_add_i2 = {0x4e, 0x4e} -- ref = {0x4e, 0x4e}
09:09:59 [INFO] [] in_add_b_i2 = {0x4e, 0x4e} -- ref = {0x4e, 0x4e}
09:09:59 [INFO] [] in_mul_i2 = {0x4e, 0x4e} -- ref = {0x4e, 0x4e}
09:09:59 [INFO] [] in_mul_b_i2 = {0x4e, 0x4e} -- ref = {0x4e, 0x4e}
09:09:59 [INFO] [] add_i1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] add_b_i1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] mul_i1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] mul_b_i1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] in_add_i1 = {0x55} -- ref = {0x55}
09:09:59 [INFO] [] in_add_b_i1 = {0x55} -- ref = {0x55}
09:09:59 [INFO] [] in_mul_i1 = {0x55} -- ref = {0x55}
09:09:59 [INFO] [] in_mul_b_i1 = {0x55} -- ref = {0x55}
09:09:59 [INFO] [] add_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] add_b_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] mul_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] mul_b_u4 = {0x00, 0x00, 0x00, 0x00} -- ref = {0x00, 0x00, 0x00, 0x00}
09:09:59 [INFO] [] in_add_u4 = {0x10, 0x32, 0x54, 0xfe} -- ref = {0x10, 0x32, 0x54, 0xfe}
09:09:59 [INFO] [] in_add_b_u4 = {0x10, 0x32, 0x54, 0xfe} -- ref = {0x10, 0x32, 0x54, 0xfe}
09:09:59 [INFO] [] in_mul_u4 = {0x10, 0x32, 0x54, 0xfe} -- ref = {0x10, 0x32, 0x54, 0xfe}
09:09:59 [INFO] [] in_mul_b_u4 = {0x10, 0x32, 0x54, 0xfe} -- ref = {0x10, 0x32, 0x54, 0xfe}
09:09:59 [INFO] [] add_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] add_b_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] mul_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] mul_b_u2 = {0x00, 0x00} -- ref = {0x00, 0x00}
09:09:59 [INFO] [] in_add_u2 = {0xe4, 0xe4} -- ref = {0xe4, 0xe4}
09:09:59 [INFO] [] in_add_b_u2 = {0xe4, 0xe4} -- ref = {0xe4, 0xe4}
09:09:59 [INFO] [] in_mul_u2 = {0xe4, 0xe4} -- ref = {0xe4, 0xe4}
09:09:59 [INFO] [] in_mul_b_u2 = {0xe4, 0xe4} -- ref = {0xe4, 0xe4}
09:09:59 [INFO] [] add_u1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] add_b_u1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] mul_u1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] mul_b_u1 = {0x00} -- ref = {0x00}
09:09:59 [INFO] [] in_add_u1 = {0x5a} -- ref = {0x5a}
09:09:59 [INFO] [] in_add_b_u1 = {0x5a} -- ref = {0x5a}
09:09:59 [INFO] [] in_mul_u1 = {0x5a} -- ref = {0x5a}
09:09:59 [INFO] [] in_mul_b_u1 = {0x5a} -- ref = {0x5a}
09:09:59 [INFO] [] add_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] add_b_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] mul_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] mul_b_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] in_add_f16 = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }} -- ref = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }}
09:09:59 [INFO] [] in_add_b_f16 = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }} -- ref = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }}
09:09:59 [INFO] [] in_mul_f16 = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }} -- ref = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }}
09:09:59 [INFO] [] in_mul_b_f16 = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }} -- ref = {F16 { bits: 49152 }, F16 { bits: 48640 } ... F16 { bits: 15360 }, F16 { bits: 15872 }}
09:09:59 [INFO] [] mm_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] mm_b_f16 = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }} -- ref = {F16 { bits: 0 }, F16 { bits: 0 } ... F16 { bits: 0 }, F16 { bits: 0 }}
09:09:59 [INFO] [] in_mm_f16 = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }} -- ref = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }}
09:09:59 [INFO] [] in_mm_b_f16 = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }} -- ref = {F16 { bits: 48128 }, F16 { bits: 47616 } ... F16 { bits: 15360 }, F16 { bits: 15616 }}
09:09:59 [INFO] [] add_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] add_b_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_b_bf16 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_add_bf16 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_add_b_bf16 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_bf16 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_b_bf16 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] add_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] add_b_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_b_f8 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_add_f8 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_add_b_f8 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_f8 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_b_f8 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] add_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] add_b_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_b_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_add_f32 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_add_b_f32 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_f32 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_b_f32 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] mm_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mm_b_f32 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_mm_f32 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:59 [INFO] [] in_mm_b_f32 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:59 [INFO] [] add_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] add_b_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mul_b_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_add_f64 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_add_b_f64 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_f64 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] in_mul_b_f64 = {-2.00, -1.50 ... 1.00, 1.50} -- ref = {-2.00, -1.50 ... 1.00, 1.50}
09:09:59 [INFO] [] mm_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] mm_b_f64 = {0.00, 0.00 ... 0.00, 0.00} -- ref = {0.00, 0.00 ... 0.00, 0.00}
09:09:59 [INFO] [] in_mm_f64 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:59 [INFO] [] in_mm_b_f64 = {-1.00, -0.75 ... 1.00, 1.25} -- ref = {-1.00, -0.75 ... 1.00, 1.25}
09:09:59 [INFO] ops_broadcast_variants completed on Cpu

=== Example: ops_matrix ===
==> cargo run --package openinfer --example ops_matrix  -- 
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i8:I8[8]] output=relu_i8:I8[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i8:I8[8]] output=fill_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 3], mb_i8:I8[3, 4]] output=mm_i8:I8[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i16:I16[8]] output=relu_i16:I16[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i16:I16[8]] output=fill_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 3], mb_i16:I16[3, 4]] output=mm_i16:I16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i32:I32[8]] output=relu_i32:I32[8] attrs=[clamp_max=2, alpha=1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i32:I32[8]] output=fill_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 3], mb_i32:I32[3, 4]] output=mm_i32:I32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i64:I64[8]] output=abs_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i64:I64[8]] output=relu_i64:I64[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i64:I64[8]] output=fill_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 3], mb_i64:I64[3, 4]] output=mm_i64:I64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u8:U8[8]] output=fill_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 3], mb_u8:U8[3, 4]] output=mm_u8:U8[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u16:U16[8]] output=fill_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 3], mb_u16:U16[3, 4]] output=mm_u16:U16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u32:U32[8]] output=fill_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 3], mb_u32:U32[3, 4]] output=mm_u32:U32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u64:U64[8]] output=fill_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 3], mb_u64:U64[3, 4]] output=mm_u64:U64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f16:F16[8]] output=abs_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f16:F16[8]] output=relu_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f16:F16[8]] output=fill_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f16:F16[8]] output=finite_f16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 3], mb_f16:F16[3, 4]] output=mm_f16:F16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f32:F32[8]] output=abs_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f32:F32[8]] output=relu_f32:F32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f32:F32[8]] output=fill_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f32:F32[8]] output=finite_f32:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 3], mb_f32:F32[3, 4]] output=mm_f32:F32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f64:F64[8]] output=abs_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f64:F64[8]] output=relu_f64:F64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f64:F64[8]] output=fill_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f64:F64[8]] output=finite_f64:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 3], mb_f64:F64[3, 4]] output=mm_f64:F64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bool:Bool[8]] output=fill_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 3], mb_bool:Bool[3, 4]] output=mm_bool:Bool[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bitset:Bitset[8]] output=fill_bitset:Bitset[8] attrs=[value=255] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 3], mb_bitset:Bitset[3, 4]] output=mm_bitset:Bitset[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i8:I8[8], b_i8:I8[8]] output=add_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i8:I8[8], b_i8:I8[8]] output=mul_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i8:I8[8]] output=abs_i8:I8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i8:I8[8]] output=relu_i8:I8[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i8:I8[8]] output=fill_i8:I8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i8:I8[2, 3], mb_i8:I8[3, 4]] output=mm_i8:I8[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i16:I16[8], b_i16:I16[8]] output=add_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i16:I16[8], b_i16:I16[8]] output=mul_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i16:I16[8]] output=abs_i16:I16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i16:I16[8]] output=relu_i16:I16[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i16:I16[8]] output=fill_i16:I16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i16:I16[2, 3], mb_i16:I16[3, 4]] output=mm_i16:I16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i32:I32[8], b_i32:I32[8]] output=add_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i32:I32[8], b_i32:I32[8]] output=mul_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i32:I32[8]] output=abs_i32:I32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i32:I32[8]] output=relu_i32:I32[8] attrs=[clamp_max=2, alpha=1] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i32:I32[8]] output=fill_i32:I32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i32:I32[2, 3], mb_i32:I32[3, 4]] output=mm_i32:I32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_i64:I64[8], b_i64:I64[8]] output=add_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_i64:I64[8], b_i64:I64[8]] output=mul_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_i64:I64[8]] output=abs_i64:I64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_i64:I64[8]] output=relu_i64:I64[8] attrs=[alpha=1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_i64:I64[8]] output=fill_i64:I64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_i64:I64[2, 3], mb_i64:I64[3, 4]] output=mm_i64:I64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u8:U8[8], b_u8:U8[8]] output=add_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u8:U8[8], b_u8:U8[8]] output=mul_u8:U8[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u8:U8[8]] output=fill_u8:U8[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u8:U8[2, 3], mb_u8:U8[3, 4]] output=mm_u8:U8[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u16:U16[8], b_u16:U16[8]] output=add_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u16:U16[8], b_u16:U16[8]] output=mul_u16:U16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u16:U16[8]] output=fill_u16:U16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u16:U16[2, 3], mb_u16:U16[3, 4]] output=mm_u16:U16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u32:U32[8], b_u32:U32[8]] output=add_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u32:U32[8], b_u32:U32[8]] output=mul_u32:U32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u32:U32[8]] output=fill_u32:U32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u32:U32[2, 3], mb_u32:U32[3, 4]] output=mm_u32:U32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_u64:U64[8], b_u64:U64[8]] output=add_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_u64:U64[8], b_u64:U64[8]] output=mul_u64:U64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_u64:U64[8]] output=fill_u64:U64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_u64:U64[2, 3], mb_u64:U64[3, 4]] output=mm_u64:U64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f16:F16[8], b_f16:F16[8]] output=add_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f16:F16[8], b_f16:F16[8]] output=mul_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f16:F16[8]] output=abs_f16:F16[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f16:F16[8]] output=relu_f16:F16[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f16:F16[8]] output=fill_f16:F16[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f16:F16[8]] output=finite_f16:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f16:F16[2, 3], mb_f16:F16[3, 4]] output=mm_f16:F16[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f32:F32[8], b_f32:F32[8]] output=add_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f32:F32[8], b_f32:F32[8]] output=mul_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f32:F32[8]] output=abs_f32:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f32:F32[8]] output=relu_f32:F32[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f32:F32[8]] output=fill_f32:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f32:F32[8]] output=finite_f32:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f32:F32[2, 3], mb_f32:F32[3, 4]] output=mm_f32:F32[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_f64:F64[8], b_f64:F64[8]] output=add_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_f64:F64[8], b_f64:F64[8]] output=mul_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[a_f64:F64[8]] output=abs_f64:F64[8] attrs=[] broadcast=false accumulate=false inplace=false
op=relu inputs=[a_f64:F64[8]] output=relu_f64:F64[8] attrs=[alpha=0.1, clamp_max=2] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_f64:F64[8]] output=fill_f64:F64[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=is_finite inputs=[a_f64:F64[8]] output=finite_f64:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_f64:F64[2, 3], mb_f64:F64[3, 4]] output=mm_f64:F64[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=add_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bool:Bool[8], b_bool:Bool[8]] output=mul_bool:Bool[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bool:Bool[8]] output=fill_bool:Bool[8] attrs=[value=true] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_bool:Bool[2, 3], mb_bool:Bool[3, 4]] output=mm_bool:Bool[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=add_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a_bitset:Bitset[8], b_bitset:Bitset[8]] output=mul_bitset:Bitset[8] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[a_bitset:Bitset[8]] output=fill_bitset:Bitset[8] attrs=[value=255] broadcast=false accumulate=false inplace=false
op=matmul inputs=[ma_bitset:Bitset[2, 3], mb_bitset:Bitset[3, 4]] output=mm_bitset:Bitset[2, 4] attrs=[] broadcast=true accumulate=false inplace=false
09:10:00 [INFO] === i8 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] abs[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] relu[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === i16 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] abs[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] relu[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === i32 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] abs[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] relu[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === i64 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] abs[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] relu[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === u8 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === u16 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === u32 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === u64 ===
09:10:00 [INFO] [] add[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mul[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] fill[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] [] mm[0..4] = [0, 0, 0, 0] -- CPUref: [0, 0, 0, 0]
09:10:00 [INFO] 
09:10:00 [INFO] === f16 ===
09:10:00 [INFO] [] add[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] [] mul[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] [] abs[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] [] relu[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] [] fill[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] [] finite = false -- CPUref: false
09:10:00 [INFO] [] mm[0..4] = [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }] -- CPUref: [F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }, F16 { bits: 0 }]
09:10:00 [INFO] 
09:10:00 [INFO] === f32 ===
09:10:00 [INFO] [] add[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] mul[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] abs[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] relu[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] fill[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] finite = false -- CPUref: false
09:10:00 [INFO] [] mm[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] 
09:10:00 [INFO] === f64 ===
09:10:00 [INFO] [] add[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] mul[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] abs[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] relu[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] fill[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] [] finite = false -- CPUref: false
09:10:00 [INFO] [] mm[0..4] = [0.0, 0.0, 0.0, 0.0] -- CPUref: [0.0, 0.0, 0.0, 0.0]
09:10:00 [INFO] 
09:10:00 [INFO] === bool ===
09:10:00 [INFO] [] add[0..4] = [false, false, false, false] -- CPUref: [false, false, false, false]
09:10:00 [INFO] [] mul[0..4] = [false, false, false, false] -- CPUref: [false, false, false, false]
09:10:00 [INFO] [] fill[0..4] = [false, false, false, false] -- CPUref: [false, false, false, false]
09:10:00 [INFO] [] mm[0..4] = [false, false, false, false] -- CPUref: [false, false, false, false]
09:10:00 [INFO] 
09:10:00 [INFO] === bitset ===
09:10:00 [INFO] [] add[0..4] = [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }] -- CPUref: [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }]
09:10:00 [INFO] [] mul[0..4] = [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }] -- CPUref: [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }]
09:10:00 [INFO] [] fill[0..4] = [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }] -- CPUref: [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }]
09:10:00 [INFO] [] mm[0..4] = [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }] -- CPUref: [Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }, Bitset { bits: 0 }]
09:10:00 [INFO] 
09:10:00 [INFO] ops_matrix completed

=== Example: ops_variants ===
==> cargo run --package openinfer --example ops_variants  -- 
op=add inputs=[a:F32[8], b:F32[8]] output=add_out:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[a:F32[8], b_b:F32[1]] output=add_out_b:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=add inputs=[in_add:F32[8], b:F32[8]] output=in_add:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[in_add_b:F32[8], b_b:F32[1]] output=in_add_b:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=add inputs=[ai:I32[8], bi:I32[8]] output=add_acc:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=add inputs=[ai:I32[8], bi_b:I32[1]] output=add_acc_b:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=mul inputs=[a:F32[8], b:F32[8]] output=mul_out:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[a:F32[8], b_b:F32[1]] output=mul_out_b:F32[8] attrs=[] broadcast=true accumulate=false inplace=false
op=mul inputs=[in_mul:F32[8], b:F32[8]] output=in_mul:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=mul inputs=[in_mul_b:F32[8], b_b:F32[1]] output=in_mul_b:F32[8] attrs=[] broadcast=true accumulate=false inplace=true
op=mul inputs=[ai:I32[8], bi:I32[8]] output=mul_acc:I64[8] attrs=[acc=I64] broadcast=false accumulate=true inplace=false
op=mul inputs=[ai:I32[8], bi_b:I32[1]] output=mul_acc_b:I64[8] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[ma:F32[2, 2, 3], mb:F32[2, 3, 3]] output=mm_out:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[ma:F32[2, 2, 3], mb_b:F32[1, 3, 3]] output=mm_out_b:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=false
op=matmul inputs=[in_mm:F32[2, 2, 3], mb:F32[2, 3, 3]] output=in_mm:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[in_mm_b:F32[2, 2, 3], mb_b:F32[1, 3, 3]] output=in_mm_b:F32[2, 2, 3] attrs=[] broadcast=true accumulate=false inplace=true
op=matmul inputs=[mai:I32[2, 2, 3], mbi:I32[2, 3, 3]] output=mm_acc:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=matmul inputs=[mai:I32[2, 2, 3], mbi_b:I32[1, 3, 3]] output=mm_acc_b:I64[2, 2, 3] attrs=[acc=I64] broadcast=true accumulate=true inplace=false
op=abs inputs=[abs_in:F32[8]] output=abs_out:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=abs inputs=[in_abs:F32[8]] output=in_abs:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=relu inputs=[relu_in:F32[8]] output=relu_out:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=false
op=relu inputs=[in_relu:F32[8]] output=in_relu:F32[8] attrs=[clamp_max=2, alpha=0.1] broadcast=false accumulate=false inplace=true
op=is_finite inputs=[is_finite_in:F32[8]] output=finite_out:Bool[] attrs=[] broadcast=false accumulate=false inplace=false
op=fill inputs=[fill_in:F32[8]] output=fill_out:F32[8] attrs=[value=1] broadcast=false accumulate=false inplace=false
op=fill inputs=[in_fill:F32[8]] output=in_fill:F32[8] attrs=[value=2] broadcast=false accumulate=false inplace=true
09:10:01 [INFO] ops_variants completed on Cpu

=== Example: prefix_table ===
==> cargo run --package openinfer --example prefix_table  -- 
op=add inputs=[x:F32[8], W[0]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[y:F32[8], W[1]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[2]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[3]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[4]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[5]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[6]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[7]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[8]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[9]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], W[10]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], QKV[0,0]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
op=add inputs=[y:F32[8], QKV[1,2]:F32[8]] output=y:F32[8] attrs=[] broadcast=false accumulate=false inplace=true
09:10:02 [INFO] y[0..8] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: reference ===
==> cargo run --package openinfer --example reference  -- 
op=add inputs=[x:F32[128], weight:F32[128]] output=t0:F32[128] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[t0:F32[128], state:F32[128]] output=out:F32[128] attrs=[] broadcast=false accumulate=false inplace=false
op=add inputs=[out:F32[128], bias:F32[]] output=out:F32[128] attrs=[] broadcast=true accumulate=false inplace=true
09:10:02 [INFO] out[0..8] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: relu ===
==> cargo run --package openinfer --example relu  -- 
op=relu inputs=[x:F32[256]] output=y:F32[256] attrs=[alpha=alpha, clamp_max=clamp_max] broadcast=false accumulate=false inplace=false
09:10:03 [INFO] relu settings: alpha=0, clamp_max=6
09:10:03 [INFO] y[0..100] = [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]

=== Example: serialize ===
==> cargo run --package openinfer --example serialize  -- 

=== Example: trace_example ===
==> cargo run --package openinfer --example trace_example  -- 
op=add inputs=[x:F32[1024], a:F32[1024]] output=t0:F32[1024] attrs=[] broadcast=false accumulate=false inplace=false
op=mul inputs=[y:F32[1024], t0:F32[1024]] output=y:F32[1024] attrs=[] broadcast=false accumulate=false inplace=true

=== Example: yield ===
==> cargo run --package openinfer --example yield  -- 
op=matmul inputs=[x:F32[10, 1024], w:F32[1024, 1024]] output=h:F32[10, 1024] attrs=[] broadcast=true accumulate=false inplace=false
async.snapshot block=entry vars=1 total_elems=10240
async.start block=reader thread=ThreadId(13)
op=relu inputs=[h:F32[10, 1024]] output=h:F32[10, 1024] attrs=[alpha=0, clamp_max=6] broadcast=false accumulate=false inplace=true
async.start block=writer thread=ThreadId(12)
op=add inputs=[x:F32[10, 1024], bias:F32[1024]] output=x:F32[10, 1024] attrs=[] broadcast=true accumulate=false inplace=true
op=relu inputs=[x:F32[10, 1024]] output=h2:F32[10, 1024] attrs=[clamp_max=6, alpha=0] broadcast=false accumulate=false inplace=false
async.snapshot block=writer vars=1 total_elems=10240
async.end block=writer thread=ThreadId(12)
async.snapshot block=reader vars=1 total_elems=10240
async.end block=reader thread=ThreadId(13)
09:10:05 [INFO] x[0..8] = [0.6029186, 0.46222675, 0.1105777, 0.54692054, 0.6186843, -0.94831085, 0.34295547, 0.16831863]

All Rust examples completed successfully.
