/*
 * Copyright (C) 2015-2017 Alibaba Group Holding Limited
 */

#include "k_api.h"
//#include "aos/kernel.h"
#include "ch395_spi.h"
#include "hal_iomux.h"
#include "hal_spi.h"
#include "hal_trace.h"
#include "hal_gpio.h"
#include "hal_iomux_haas1000.h"
#include "hal_cache.h"
#include "cmsis_os.h"
#include "cmsis.h"

#define SPI_DMA_MAX 4095

osSemaphoreDef(ch395_spi1_dma_semaphore);

osMutexDef(ch395_spi1_mutex);

static void spi1_dma_irq(uint32_t error);

typedef struct
{
	enum HAL_IOMUX_PIN_T spi_pin_DI0;
	enum HAL_IOMUX_PIN_T spi_pin_CLK;
	enum HAL_IOMUX_PIN_T spi_pin_CS0;
	enum HAL_IOMUX_PIN_T spi_pin_DIO;
	enum HAL_IOMUX_FUNCTION_T spi_fun_DI0;
	enum HAL_IOMUX_FUNCTION_T spi_fun_CLK;
	enum HAL_IOMUX_FUNCTION_T spi_fun_CS0;
	enum HAL_IOMUX_FUNCTION_T spi_fun_DIO;
	osSemaphoreId spi_dma_semaphore;
	osMutexId spi_mutex_id;
	int (*spi_open)(const struct HAL_SPI_CFG_T *cfg);
	int (*spi_dma_send)(const void *data, uint32_t len, HAL_SPI_DMA_HANDLER_T handler);
	int (*spi_dma_recv)(const void *cmd, void *data, uint32_t len, HAL_SPI_DMA_HANDLER_T handler);
	int (*spi_send)(const void *data, uint32_t len);
	int (*spi_recv)(const void *cmd, void *data, uint32_t len);
	void (*spi_dma_irq)(uint32_t error);
	int (*spi_close)(uint32_t cs);
} spi_ctx_obj_t;

static spi_ctx_obj_t spi_ctx[1] =
{
	{
		.spi_pin_DI0 = HAL_IOMUX_PIN_P3_4,
		.spi_pin_CLK = HAL_IOMUX_PIN_P3_7,
		.spi_pin_CS0 = HAL_IOMUX_PIN_P3_6,
		.spi_pin_DIO = HAL_IOMUX_PIN_P3_5,
		.spi_fun_DI0 = HAL_IOMUX_FUNC_SPILCD_DI0,
		.spi_fun_CLK = HAL_IOMUX_FUNC_SPILCD_CLK,
		.spi_fun_CS0 = HAL_IOMUX_FUNC_AS_GPIO,
		.spi_fun_DIO = HAL_IOMUX_FUNC_SPILCD_DIO,
		.spi_dma_semaphore = NULL,
		.spi_mutex_id = 0,
		.spi_open = hal_spilcd_open,
		.spi_dma_send = hal_spilcd_dma_send,
		.spi_dma_recv = hal_spilcd_dma_recv,
		.spi_send = hal_spilcd_send,
		.spi_recv = hal_spilcd_recv,
		.spi_dma_irq = spi1_dma_irq,
		.spi_close = hal_spilcd_close
	}
};

void ch395_device_dereset(void)
{
    /*dereset the ch395 chip*/
    hal_gpio_pin_set_dir(HAL_IOMUX_PIN_P3_3, HAL_GPIO_DIR_OUT, 0);

    aos_msleep(1000);

    hal_gpio_pin_set_dir(HAL_IOMUX_PIN_P3_3, HAL_GPIO_DIR_OUT, 1);

    aos_msleep(50);
}

/**
 * Initialises the SPI interface for a given SPI device
 *
 * @param[in]  spi  the spi device
 *
 * @return  0 : on success, EIO : if the SPI device could not be initialised
 */
int32_t hal_ch395_spi_init(spi_dev_t *spi)
{
	int ret = -1;
	spi_config_t cfg_spi = spi->config;

	if (spi->port >= (sizeof(spi_ctx) / sizeof(spi_ctx_obj_t))) {
		return -1;
	}

	static struct HAL_IOMUX_PIN_FUNCTION_MAP pinmux_spi[] = {
		{0, 0, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
		{0, 0, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
		{0, 0, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
		{0, 0, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
	};
	pinmux_spi[0].pin = spi_ctx[spi->port].spi_pin_DI0;
	pinmux_spi[1].pin = spi_ctx[spi->port].spi_pin_CLK;
	pinmux_spi[2].pin = spi_ctx[spi->port].spi_pin_CS0;
	pinmux_spi[3].pin = spi_ctx[spi->port].spi_pin_DIO;

	pinmux_spi[0].function = spi_ctx[spi->port].spi_fun_DI0;
	pinmux_spi[1].function = spi_ctx[spi->port].spi_fun_CLK;
	pinmux_spi[2].function = spi_ctx[spi->port].spi_fun_CS0;
	pinmux_spi[3].function = spi_ctx[spi->port].spi_fun_DIO;

	hal_iomux_init(pinmux_spi, ARRAY_SIZE(pinmux_spi));
	struct HAL_SPI_CFG_T spi_cfg;
	switch (cfg_spi.mode)
	{
	case SPI_WORK_MODE_0:
		spi_cfg.clk_delay_half = false;
		spi_cfg.clk_polarity = false;
		break;
	case SPI_WORK_MODE_1:
		spi_cfg.clk_delay_half = true;
		spi_cfg.clk_polarity = false;
		break;
	case SPI_WORK_MODE_2:
		spi_cfg.clk_delay_half = false;
		spi_cfg.clk_polarity = true;
		break;
	case SPI_WORK_MODE_3:
		spi_cfg.clk_delay_half = true;
		spi_cfg.clk_polarity = true;
		break;
	default:
		spi_cfg.clk_delay_half = true;
		spi_cfg.clk_polarity = true;
	}
	spi_cfg.slave = 0;
	if (cfg_spi.t_mode == SPI_TRANSFER_DMA)
	{
		spi_cfg.dma_rx = true;
		spi_cfg.dma_tx = true;
	}
	else
	{
		spi_cfg.dma_rx = false;
		spi_cfg.dma_tx = false;
	}
	spi_cfg.rate = cfg_spi.freq;
	if (spi_cfg.rate > 26000000)
		spi_cfg.rate = 26000000;
	spi_cfg.cs = 0;
	spi_cfg.rx_bits = cfg_spi.data_size;
	spi_cfg.tx_bits = cfg_spi.data_size;
	spi_cfg.rx_frame_bits = 0;
	ret = spi_ctx[spi->port].spi_open(&spi_cfg);
	if (ret != 0)
	{
		TRACE("spi %d open error", spi->port);
		return ret;
	}

	TRACE("spi %d open succ", spi->port);
	/*if cs use as gpio ,pull up at first*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO) {
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 1);
	}
	
	if (!spi_ctx[spi->port].spi_dma_semaphore)
	{
		spi_ctx[spi->port].spi_dma_semaphore = osSemaphoreCreate(osSemaphore(ch395_spi1_dma_semaphore), 0);
	}

	if (!spi_ctx[spi->port].spi_dma_semaphore)
	{
		TRACE("spi%d_dma_semaphore create failed!", spi->port);
		return -1;
	}

	if (!spi_ctx[spi->port].spi_mutex_id)
	{
		spi_ctx[spi->port].spi_mutex_id = osMutexCreate((osMutex(ch395_spi1_mutex)));
	}

	if (!spi_ctx[spi->port].spi_mutex_id)
	{
		TRACE("spi%d_mutex create failed!", spi->port);
		return -1;
	}

	return ret;
}

static void spi1_dma_irq(uint32_t error)
{
	if (osOK != osSemaphoreRelease(spi_ctx[0].spi_dma_semaphore))
	{
		TRACE("spi0dmairq osSemaphoreRelease failed!");
	}
}

/**
 * Spi send
 *
 * @param[in]  spi      the spi device
 * @param[in]  data     spi send data
 * @param[in]  size     spi send data size
 * @param[in]  timeout  timeout in milisecond, set this value to HAL_WAIT_FOREVER
 *                      if you want to wait forever
 *
 * @return  0 : on success, EIO : if the SPI device could not be initialised
 */
int32_t hal_spi_send_ch395(spi_dev_t *spi, const uint8_t *data, uint16_t size, uint32_t timeout)
{
	int32_t ret = 0;
	uint32_t len = size;
	uint32_t i = 0;
	uint8_t *buf = data;
	osStatus status = osErrorOS;

	if (NULL == spi || NULL == data || 0 == size)
	{
		TRACE("spi input para err");
		return -3;
	}

	status = osMutexWait(spi_ctx[spi->port].spi_mutex_id, osWaitForever);
	if (osOK != status)
	{
		TRACE("%s spi_mutex wait error = 0x%X!", __func__, status);
		return -2;
	}

	hal_cache_sync(HAL_CACHE_ID_D_CACHE);
	/*if cs use as gpio, pull down cs at first*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 0);
	}

	/* send cmd at first */
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(data, 1, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(data, 1);
	}

	if (ret)
	{
		TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, size);
		goto OUT;
	}

	/* send cmd param */
	if (size > 1)
	{
		if (spi->config.t_mode == SPI_TRANSFER_DMA)
		{
			ret = spi_ctx[spi->port].spi_dma_send(data + 1, size - 1, spi_ctx[spi->port].spi_dma_irq);
			if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
			{
				TRACE("spi dma tail send timeout");
				goto OUT;
			}
		}
		else
		{
			ret = spi_ctx[spi->port].spi_send(data + 1, size - 1);
		}

		if (ret)
		{
			TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, size);
			goto OUT;
		}

	}

OUT:
	/*if cs use as gpio, pull pull up cs at the end*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 1);
	}
	osMutexRelease(spi_ctx[spi->port].spi_mutex_id);
	return ret;
}

/**
 * Spi send
 *
 * @param[in]  spi      the spi device
 * @param[in]  data     spi send data
 * @param[in]  size     spi send data size
 * @param[in]  timeout  timeout in milisecond, set this value to HAL_WAIT_FOREVER
 *                      if you want to wait forever
 *
 * @return  0 : on success, EIO : if the SPI device could not be initialised
 */
int32_t hal_spi_send_ch395_sockdata(spi_dev_t *spi, const uint8_t *data, uint16_t size, uint32_t timeout)
{
	int32_t ret = 0;
	uint32_t len = size;
	uint32_t i = 0;
	uint8_t *buf = data;
	osStatus status = osErrorOS;

	if (NULL == spi || NULL == data || size <=4 )
	{
		TRACE("spi input para err");
		return -3;
	}

	status = osMutexWait(spi_ctx[spi->port].spi_mutex_id, osWaitForever);
	if (osOK != status)
	{
		TRACE("%s spi_mutex wait error = 0x%X!", __func__, status);
		return -2;
	}

	hal_cache_sync(HAL_CACHE_ID_D_CACHE);
	/*if cs use as gpio, pull down cs at first*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 0);
	}

	/* send cmd at first */
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(data, 1, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(data, 1);
	}

	if (ret)
	{
		TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, size);
		goto OUT;
	}

	/* send cmd param : sock + datalen */
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(data + 1, 3, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(data + 1, 3);
	}

	if (ret)
	{
		TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, size);
		goto OUT;
	}

	/* send sock data */
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(data + 4, size - 4, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(data + 4, size - 4);
	}

	if (ret)
	{
		TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, size);
		goto OUT;
	}

OUT:
	/*if cs use as gpio, pull pull up cs at the end*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 1);
	}
	osMutexRelease(spi_ctx[spi->port].spi_mutex_id);
	return ret;
}

//full duplex recev
int32_t hal_spi_send_and_recv_ch395_normal(spi_dev_t *spi, uint8_t *tx_data, uint16_t tx_size, uint8_t *rx_data,
							  uint16_t rx_size, uint32_t timeout)
{
	int32_t ret = 0;
	uint32_t len = rx_size;
	uint32_t remainder = 0;
	osStatus status = 0;
	uint8_t *cmd;

	if (NULL == spi || NULL == tx_data || 0 == tx_size || NULL == rx_data || 0 == rx_size)
	{
		TRACE("spi input para err");
		return -3;
	}

	cmd = (uint8_t *)malloc(len);
	if (cmd == NULL)
	{
		TRACE("%s malloc size %d error\r", __FUNCTION__, len);
		return -1;
	}

	memset(cmd, 0, len);

	status = osMutexWait(spi_ctx[spi->port].spi_mutex_id, osWaitForever);
	if (osOK != status)
	{
		TRACE("%s spi_mutex wait error = 0x%X!", __func__, status);
		free(cmd);
		return -2;
	}

	/*if cs use as gpio, pull down cs at first*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 0);
	}

	hal_cache_sync(HAL_CACHE_ID_D_CACHE);
	/* send cmd at first */
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(tx_data, 1, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(tx_data, 1);
	}

	if (ret)
	{
		TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, tx_size);
		goto OUT;
	}
	/* send cmd param */
	if (tx_size > 1)
	{
		if (spi->config.t_mode == SPI_TRANSFER_DMA)
		{
			ret = spi_ctx[spi->port].spi_dma_send(tx_data + 1, tx_size - 1, spi_ctx[spi->port].spi_dma_irq);
			if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
			{
				TRACE("spi dma tail send timeout");
				goto OUT;
			}
		}
		else
		{
			ret = spi_ctx[spi->port].spi_send(tx_data + 1, tx_size - 1);
		}

		if (ret)
		{
			TRACE("spi mode %d send fail %d, size %d", spi->config.t_mode, ret, tx_size);
			goto OUT;
		}

	}

	/*then recv data*/
	do
	{
		remainder = len <= SPI_DMA_MAX ? len  : SPI_DMA_MAX;
		hal_cache_sync(HAL_CACHE_ID_I_CACHE);//PSRAM must sync cache to memory when used dma
		if (spi->config.t_mode == SPI_TRANSFER_DMA)
		{
			ret = spi_ctx[spi->port].spi_dma_recv(cmd, rx_data, remainder, spi_ctx[spi->port].spi_dma_irq);
			if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
			{
				TRACE("SPI Read timeout!");
				goto OUT;
			}
		}
		else
		{
			ret = spi_ctx[spi->port].spi_recv(cmd, rx_data, remainder);
		}
		len -= remainder;
		rx_data += remainder;

		if (ret)
		{
			TRACE("spi mode %d recv fail %d, size %d",  spi->config.t_mode, ret, rx_size);
			goto OUT;
		}
	} while (len);

OUT:
	/*if cs use as gpio, pull pull up cs at the end*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 1);
	}

	osMutexRelease(spi_ctx[spi->port].spi_mutex_id);
	free(cmd);
	return ret;
}

int32_t hal_spi_send_and_recv_ch395_exist(spi_dev_t *spi, uint8_t *tx_data, uint16_t tx_size, uint8_t *rx_data,
							  uint16_t rx_size, uint32_t timeout)
{
	int32_t ret = 0;
	uint32_t len = rx_size;
	uint32_t remainder = 0;
	osStatus status = osOK;

	if (NULL == spi || NULL == tx_data || 2 != tx_size || NULL == rx_data || 1 != rx_size)
	{
		TRACE("spi input para err");
		return -3;
	}

	status = osMutexWait(spi_ctx[spi->port].spi_mutex_id, osWaitForever);
	if (osOK != status)
	{
		TRACE("%s spi_mutex wait error = 0x%X!", __func__, status);
		return -2;
	}

	/*if cs use as gpio, pull down cs at first*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 0);
	}

	/*send cmd at first*/
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_send(&tx_data[0], 1, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("spi dma tail send timeout");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_send(&tx_data[0], 1);
	}

	/*send test data at the same time need to recv data*/
	hal_cache_sync(HAL_CACHE_ID_I_CACHE);//PSRAM must sync cache to memory when used dma
	if (spi->config.t_mode == SPI_TRANSFER_DMA)
	{
		ret = spi_ctx[spi->port].spi_dma_recv(&tx_data[1], rx_data, 1, spi_ctx[spi->port].spi_dma_irq);
		if (osSemaphoreWait(spi_ctx[spi->port].spi_dma_semaphore, timeout) <= 0)
		{
			TRACE("SPI Read timeout!");
			goto OUT;
		}
	}
	else
	{
		ret = spi_ctx[spi->port].spi_recv(&tx_data[1], rx_data, 1);
	}

OUT:
	/*if cs use as gpio, pull pull up cs at the end*/
	if (spi_ctx[spi->port].spi_fun_CS0 == HAL_IOMUX_FUNC_AS_GPIO)
	{
		hal_gpio_pin_set_dir(spi_ctx[spi->port].spi_pin_CS0, HAL_GPIO_DIR_OUT, 1);
	}

	osMutexRelease(spi_ctx[spi->port].spi_mutex_id);
	return ret;

}

