#!/bin/sh
# Initialize Trigger Circuit for GR-Single
# triginit_grs 
# 19-Apr 1997 by Hidetomo Y.
#  9-Apr 1998 by Hidetomo Y.
#  4-Apr 1999 by Hidetomo Y.

#/h0/gr/bit/maintrig/Rsca.bit == rsca_t1.bit
#   22 Apr 97        Rsca.bit == rsca_t1.bit
#/h0/gr/bit/maintrig/Fgrs.bit == fgrs_t1.bit 
#    4 Apr 99        Fgrs.bit == fgrs_t2.bit
#/h0/gr/bit/maintrig/Rgrs.bit == rgrs_t2.bit 
#/h0/gr/bit/bufch/bufch.bit == bufch_b1.bit 
#            1999           == bufch3d.bit 

# Clear Crate Inhibit
nfa 30 17 0 0  0    

Xilinxload 0 13 ${HOME}/udaq/bit/gr/maintrig/Rsca.bit -s
Xilinxload 0 14 ${HOME}/udaq/bit/gr/maintrig/Fgrs.bit -s
Xilinxload 0 15 ${HOME}/udaq/bit/gr/maintrig/Rgrs.bit -s

# Initialize Buffer changer
# bufchinit
# 16-Nov 1999 by Hidetomo P. Yoshida 
# 07-Apr 2001 by Hidetomo P. Yoshida 

#/h0/gr/bit/bufch/bufch.bit == bufch_1.bit 
# 20 Jul 99                 == bufch3d.bit 
# 16 Nov 99                 == bufch2d.bit 

# changed on  10-Mar 1998 by Hidetomo Y.
# /h0/rcmds/initbufch_nfa == initbufch_nfa_b5
# 07-Apr 2001 by Hidetomo P. Yoshida 
# for more 5 memory modules
# /h0/rcmds/initbufch_nfa == initbufch_nfa_b6
${HOME}/udaq/bin/trig/bufchinit_gr


#changed on   9-Apr 1998 by Hidetomo Y.
#initialyze fifo for scalers
Xilinxload 0 16 ${HOME}/udaq/bit/gr/fifo/fifo1.bit -s

#nfa initialize file
#inittrig_slct
#changed on  21-Feb 1998 by Hidetomo Y.
${HOME}/udaq/bin/trig/inittrig_slct_grs


