Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 25 10:34:48 2025
| Host         : ruben-nb02 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ../../../reports/FPGA/sklansky_adder_256/utilization_hierarchical.txt
| Design       : sklansky_adder_256
| Device       : xc7a200tfbg676-3
| Speed File   : -3
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
|      Instance      | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| sklansky_adder_256 |  (top) |        793 |        793 |       0 |    0 |   0 |      0 |      0 |          0 |
+--------------------+--------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


