git clone --depth 1 --no-tags https://github.com/mohamedtareq24/4_Channel_Logic_Analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/511646260
git clone --depth 1 --no-tags https://github.com/KerJoe/VgaTest.git f:/verilog_sva_gh_scraper/data/full_repos/510483818
git clone --depth 1 --no-tags https://github.com/Yale-Young/FPGA-project.git f:/verilog_sva_gh_scraper/data/full_repos/508104609
git clone --depth 1 --no-tags https://github.com/flashbangout/handshakefinish.git f:/verilog_sva_gh_scraper/data/full_repos/506991050
git clone --depth 1 --no-tags https://github.com/efrem-upt/hamming-ecc.git f:/verilog_sva_gh_scraper/data/full_repos/509424551
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/RISC-V_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/509146355
git clone --depth 1 --no-tags https://github.com/Guilhermeaug/NanoRisc.git f:/verilog_sva_gh_scraper/data/full_repos/511924669
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_div-1.git f:/verilog_sva_gh_scraper/data/full_repos/510880421
git clone --depth 1 --no-tags https://github.com/venite-xjc/2020WHUCOD.git f:/verilog_sva_gh_scraper/data/full_repos/507970460
git clone --depth 1 --no-tags https://github.com/Dudestin/tinyEtherDeveloper.git f:/verilog_sva_gh_scraper/data/full_repos/511674574
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Cellular-Automata-and-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509083020
git clone --depth 1 --no-tags https://github.com/Omar-Abdullah-Muhammad-AlMaghawry/PCI_Interface_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/512522832
git clone --depth 1 --no-tags https://github.com/SoraShu/miniRV.git f:/verilog_sva_gh_scraper/data/full_repos/506655227
git clone --depth 1 --no-tags https://github.com/yashgupta26/Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/510043025
git clone --depth 1 --no-tags https://github.com/SunrShine/FocInSoc.git f:/verilog_sva_gh_scraper/data/full_repos/509712865
git clone --depth 1 --no-tags https://github.com/t0d4/IoTProject.git f:/verilog_sva_gh_scraper/data/full_repos/506455431
git clone --depth 1 --no-tags https://github.com/abrahamjdn/MIPS-Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/508585042
git clone --depth 1 --no-tags https://github.com/stativeboss/Development-of-a-Matrix-Multiplication-unit-using-2D-systolic-array-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/512249915
git clone --depth 1 --no-tags https://github.com/Suhaib033/Image-Processing-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/511950967
git clone --depth 1 --no-tags https://github.com/ysyx-ta/axi4-template.git f:/verilog_sva_gh_scraper/data/full_repos/511753237
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Serial-Communication-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509990356
git clone --depth 1 --no-tags https://github.com/bet20ICL/imps-mips.git f:/verilog_sva_gh_scraper/data/full_repos/510031958
git clone --depth 1 --no-tags https://github.com/MJARAB/Matrix-Operations.git f:/verilog_sva_gh_scraper/data/full_repos/510528482
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/511739457
git clone --depth 1 --no-tags https://github.com/WHU-RVLAB/Educational_cpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/507850313
git clone --depth 1 --no-tags https://github.com/Walid-Kh/AES-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/506744355
git clone --depth 1 --no-tags https://github.com/hesiqi2000/zynq-lab.git f:/verilog_sva_gh_scraper/data/full_repos/512075906
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/Warehouse_management_using_FPGA_based_AGV.git f:/verilog_sva_gh_scraper/data/full_repos/511973048
git clone --depth 1 --no-tags https://github.com/Nahla-Mustafa99/Verilog_PCI_target_device-slave-.git f:/verilog_sva_gh_scraper/data/full_repos/507987317
git clone --depth 1 --no-tags https://github.com/thariqfahry/colour-memory-2000.git f:/verilog_sva_gh_scraper/data/full_repos/511331026
git clone --depth 1 --no-tags https://github.com/buntyhim/Vaman_FPGA_LCD.git f:/verilog_sva_gh_scraper/data/full_repos/506709809
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_dma.git f:/verilog_sva_gh_scraper/data/full_repos/512500128
git clone --depth 1 --no-tags https://github.com/ksdgundam1/36bits_ripple_carry_adder.git f:/verilog_sva_gh_scraper/data/full_repos/507715287
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Router-1X3-Desgin.git f:/verilog_sva_gh_scraper/data/full_repos/511639263
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab02.git f:/verilog_sva_gh_scraper/data/full_repos/511806688
git clone --depth 1 --no-tags https://github.com/drovak/friden.git f:/verilog_sva_gh_scraper/data/full_repos/508946567
git clone --depth 1 --no-tags https://github.com/charlie-ccw/2nd-year-project-vision.git f:/verilog_sva_gh_scraper/data/full_repos/507849393
git clone --depth 1 --no-tags https://github.com/mattvenn/select-driver-cell.git f:/verilog_sva_gh_scraper/data/full_repos/507021993
git clone --depth 1 --no-tags https://github.com/jogeshsingh/UART_Communication_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/509703511
git clone --depth 1 --no-tags https://github.com/eteRnaL198/cs-ex-processor.git f:/verilog_sva_gh_scraper/data/full_repos/512341849
git clone --depth 1 --no-tags https://github.com/Hola39e/pss_verification.git f:/verilog_sva_gh_scraper/data/full_repos/506636840
git clone --depth 1 --no-tags https://github.com/jogeshsingh/8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/508615593
git clone --depth 1 --no-tags https://github.com/yangbo/fpga-mojo-sound-locator.git f:/verilog_sva_gh_scraper/data/full_repos/512361420
git clone --depth 1 --no-tags https://github.com/Pairshoe/Thinpad.git f:/verilog_sva_gh_scraper/data/full_repos/508968342
git clone --depth 1 --no-tags https://github.com/sydzou/8-bit-Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/511241767
git clone --depth 1 --no-tags https://github.com/lunarmobiscuit/verilog-65C2402-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/512511162
git clone --depth 1 --no-tags https://github.com/andreemedeiros/CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/509103930
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches.git f:/verilog_sva_gh_scraper/data/full_repos/509495448
git clone --depth 1 --no-tags https://github.com/abhishek692001/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509825782
git clone --depth 1 --no-tags https://github.com/MonirMomo/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509821372
git clone --depth 1 --no-tags https://github.com/Atg2002/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509838284
git clone --depth 1 --no-tags https://github.com/Chinhalex/THSoc.git f:/verilog_sva_gh_scraper/data/full_repos/507265556
git clone --depth 1 --no-tags https://github.com/DanielLeyvaM/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/507455445
git clone --depth 1 --no-tags https://github.com/saay1010/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/508018535
git clone --depth 1 --no-tags https://github.com/experimentech/14500_system.git f:/verilog_sva_gh_scraper/data/full_repos/509080751
git clone --depth 1 --no-tags https://github.com/yls108u/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/510633188
git clone --depth 1 --no-tags https://github.com/ShadyCookies/4-stage-Pipelined-8-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/510695465
git clone --depth 1 --no-tags https://github.com/sreedharn1108/Dual_Port_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/509581878
git clone --depth 1 --no-tags https://github.com/ajaykrishna1878/ALU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/506528986
git clone --depth 1 --no-tags https://github.com/Hetvi21/efabless.git f:/verilog_sva_gh_scraper/data/full_repos/506543060
git clone --depth 1 --no-tags https://github.com/Kalkan-Emre/CENG_232_labs.git f:/verilog_sva_gh_scraper/data/full_repos/510855283
git clone --depth 1 --no-tags https://github.com/Prasoon-Garg/Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/511246677
git clone --depth 1 --no-tags https://github.com/PrashantP2k/Floating-Point-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/510843240
git clone --depth 1 --no-tags https://github.com/AhmedElDaly9/Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/511094165
git clone --depth 1 --no-tags https://github.com/Kajaldeep/CS220-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/510807721
git clone --depth 1 --no-tags https://github.com/ekcmert/eggtimer.git f:/verilog_sva_gh_scraper/data/full_repos/510512681
git clone --depth 1 --no-tags https://github.com/sidastro30/Simple-UART-Protocol-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/510460369
git clone --depth 1 --no-tags https://github.com/pateldivyam26/EEL2020-Digital-Design-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/510473120
git clone --depth 1 --no-tags https://github.com/pateldivyam26/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/512454114
git clone --depth 1 --no-tags https://github.com/kmkim036/FFT-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/509063201
git clone --depth 1 --no-tags https://github.com/JeonHoe/summer_prj.git f:/verilog_sva_gh_scraper/data/full_repos/508964754
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/508968059
git clone --depth 1 --no-tags https://github.com/Lewis-Tsai/Logic-Design-Laboratory-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/506984313
git clone --depth 1 --no-tags https://github.com/Max-Klenyshev/CVSD-PCM-codec.git f:/verilog_sva_gh_scraper/data/full_repos/506902321
git clone --depth 1 --no-tags https://github.com/fennecfox38/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/507295732
git clone --depth 1 --no-tags https://github.com/LongHoGit/Exp_mod7.git f:/verilog_sva_gh_scraper/data/full_repos/507506114
git clone --depth 1 --no-tags https://github.com/Chun-Ching-Hsu/MAC.git f:/verilog_sva_gh_scraper/data/full_repos/507617281
git clone --depth 1 --no-tags https://github.com/madhav2391/Tomasulo-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/508667363
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject3.git f:/verilog_sva_gh_scraper/data/full_repos/506640403
git clone --depth 1 --no-tags https://github.com/ShubhamGupta577/HDLbits_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/507022386
git clone --depth 1 --no-tags https://github.com/DiyadotSaha/OOP-interactive-game-Frog-Frenzy-.git f:/verilog_sva_gh_scraper/data/full_repos/507157326
git clone --depth 1 --no-tags https://github.com/pepijndevos/74xx-gameoflife.git f:/verilog_sva_gh_scraper/data/full_repos/507977645
git clone --depth 1 --no-tags https://github.com/Mazen-Elaraby/A-full-implementation-of-the-pipelined-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/508058931
git clone --depth 1 --no-tags https://github.com/Ther-nullptr/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/508146224
git clone --depth 1 --no-tags https://github.com/aamir1412/verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/508170996
git clone --depth 1 --no-tags https://github.com/sshyran/openfpga-macros.git f:/verilog_sva_gh_scraper/data/full_repos/507973063
git clone --depth 1 --no-tags https://github.com/chrispustka/HDL-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/508061457
git clone --depth 1 --no-tags https://github.com/call-me-ab/Speech-Recognition-Simulation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508786486
git clone --depth 1 --no-tags https://github.com/TheKingOfForest/TaskOne.git f:/verilog_sva_gh_scraper/data/full_repos/506683713
git clone --depth 1 --no-tags https://github.com/Precioux/Logic-Circuit-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/507429983
git clone --depth 1 --no-tags https://github.com/LEANA18/Verilog-Programs-S4.git f:/verilog_sva_gh_scraper/data/full_repos/507272564
git clone --depth 1 --no-tags https://github.com/mwebbs1/HDL_Design_Snippits.git f:/verilog_sva_gh_scraper/data/full_repos/508564104
git clone --depth 1 --no-tags https://github.com/JJHYE0N/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/508338303
git clone --depth 1 --no-tags https://github.com/tyrosey/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/511659558
git clone --depth 1 --no-tags https://github.com/AyaseErii/my_openlane_project.git f:/verilog_sva_gh_scraper/data/full_repos/509186047
git clone --depth 1 --no-tags https://github.com/mateobode/GreenHouse-temperature-monitoring.git f:/verilog_sva_gh_scraper/data/full_repos/509585989
git clone --depth 1 --no-tags https://github.com/nikmilj/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/510012028
git clone --depth 1 --no-tags https://github.com/jayasree2411/Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/506531412
git clone --depth 1 --no-tags https://github.com/russelljjarvis/ali_test_code.git f:/verilog_sva_gh_scraper/data/full_repos/506493643
git clone --depth 1 --no-tags https://github.com/ahpinder/FPGPU.git f:/verilog_sva_gh_scraper/data/full_repos/506825318
