# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/new" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/ALU.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/new/LED_reg.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/lol/accelerometer.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/adder.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/addsub.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/new/bitmapmem.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/new/clockdivider_Nexys4.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/comparator.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/controller.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/datapath.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/imports/new/display8digit.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/dmem.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/fulladder.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/imports/new/hexto7seg.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/imem.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/keyboard.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/logical.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/new/memIO.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/mips.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/montek_sound_Nexys4.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/programcounter.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/register_file.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/new/screenmem.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/shifter.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/new/sound_reg.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/sources_1/new/top.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/vgadisplaydriver.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/vgatimer.sv" \
"../../../../ProjectA.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/new/xycounter.sv" \
"../../../../ProjectA.srcs/sim_1/imports/new/project_screentest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
