TOPLEVEL_LANG ?= verilog

# ghdl specific args
ifeq ($(TOPLEVEL_LANG),vhdl)
	SIM_ARGS += --ieee-asserts=disable
endif
