Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_red" differs only in case from object "VGA_RED" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_grn" differs only in case from object "VGA_GRN" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_blu" differs only in case from object "VGA_BLU" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(6): object "vga_clk" differs only in case from object "VGA_CLK" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv Line: 6
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_red" differs only in case from object "VGA_RED" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_grn" differs only in case from object "VGA_GRN" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(5): object "vga_blu" differs only in case from object "VGA_BLU" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv Line: 5
Info (10281): Verilog HDL Declaration information at vga_avalon.sv(6): object "vga_clk" differs only in case from object "VGA_CLK" in the same scope File: D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv Line: 6
