

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_26_3'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        atax.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.432 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2878|     2878|  9.584 us|  9.584 us|  2878|  2878|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3  |     2876|     2876|        14|          7|          1|   410|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      106|    -|
|Register             |        -|     -|      180|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      180|      165|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_118_p2   |         +|   0|  0|  16|           9|           1|
    |add_ln27_fu_133_p2   |         +|   0|  0|  25|          18|          18|
    |icmp_ln26_fu_112_p2  |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          37|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load  |   9|          2|   32|         64|
    |empty_fu_44              |   9|          2|   32|         64|
    |j_fu_48                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 106|         22|   86|        178|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_reg_198               |  32|   0|   32|          0|
    |add_reg_228                  |  32|   0|   32|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_44                  |  32|   0|   32|          0|
    |icmp_ln26_reg_184            |   1|   0|    1|          0|
    |j_fu_48                      |   9|   0|    9|          0|
    |mul_reg_218                  |  32|   0|   32|          0|
    |x_load_reg_203               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 180|   0|  180|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_200_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_200_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_200_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_200_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_200_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_204_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_204_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_204_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_204_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3|  return value|
|phi_mul              |   in|   18|     ap_none|                          phi_mul|        scalar|
|A_address0           |  out|   18|   ap_memory|                                A|         array|
|A_ce0                |  out|    1|   ap_memory|                                A|         array|
|A_q0                 |   in|   32|   ap_memory|                                A|         array|
|x_address0           |  out|    9|   ap_memory|                                x|         array|
|x_ce0                |  out|    1|   ap_memory|                                x|         array|
|x_q0                 |   in|   32|   ap_memory|                                x|         array|
|p_out                |  out|   32|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                            p_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

