 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:09:36 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_a[16]
              (input port clocked by clk)
  Endpoint: product[41]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[16] (in)                       0.00       0.00 f
  U453/ZN (OR2_X1)                         0.06       0.06 f
  U552/ZN (NOR2_X1)                        0.05       0.11 r
  U572/ZN (NAND4_X1)                       0.06       0.17 f
  U656/ZN (NAND2_X2)                       0.08       0.24 r
  U803/ZN (AND2_X2)                        0.08       0.33 r
  U817/ZN (NAND2_X1)                       0.04       0.37 f
  U715/ZN (OAI211_X1)                      0.04       0.41 r
  U628/ZN (AND2_X1)                        0.05       0.46 r
  U627/ZN (AOI21_X1)                       0.03       0.49 f
  U475/ZN (OR2_X1)                         0.06       0.55 f
  U901/ZN (NOR2_X1)                        0.04       0.60 r
  U998/ZN (AND2_X1)                        0.05       0.65 r
  U444/ZN (OR2_X2)                         0.05       0.70 r
  U443/ZN (OAI21_X1)                       0.04       0.74 f
  U428/ZN (AND2_X1)                        0.04       0.78 f
  U480/ZN (XNOR2_X1)                       0.06       0.85 f
  U1026/ZN (OAI211_X1)                     0.06       0.90 r
  U487/ZN (AND2_X1)                        0.05       0.96 r
  U543/ZN (NAND3_X1)                       0.03       0.99 f
  U526/ZN (AND2_X1)                        0.04       1.03 f
  U541/ZN (OAI21_X1)                       0.04       1.07 r
  product[41] (out)                        0.00       1.07 r
  data arrival time                                   1.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.07


1
