/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 100000.0;
	SIMULATION_TIME = 100000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("MISO")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("MOSI")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("SCK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("SS")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("clkFPGA")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("chave")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("LED_ATIV")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("PWM1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("PWM2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("chave_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

TRANSITION_LIST("MISO")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("MOSI")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 170.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 110.0;
		LEVEL 0 FOR 2600.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 1280.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 5440.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 6400.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 5440.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 2240.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 3200.0;
		LEVEL 1 FOR 7680.0;
		LEVEL 0 FOR 9600.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 3520.0;
		LEVEL 1 FOR 960.0;
		LEVEL 0 FOR 4160.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 5120.0;
		LEVEL 1 FOR 1600.0;
		LEVEL 0 FOR 6400.0;
		LEVEL 1 FOR 1600.0;
		LEVEL 0 FOR 8640.0;
		LEVEL 1 FOR 960.0;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 960.0;
		LEVEL 0 FOR 15200.0;
	}
}

TRANSITION_LIST("SCK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		NODE
		{
			REPEAT = 6;
			LEVEL 0 FOR 500.0;
			LEVEL 1 FOR 500.0;
		}
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1500.0;
	}
}

TRANSITION_LIST("SS")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 99520.0;
	}
}

TRANSITION_LIST("clkFPGA")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 5000;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("chave")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("LED_ATIV")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("PWM1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 99998.7;
		LEVEL 1 FOR 1.3;
	}
}

TRANSITION_LIST("PWM2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("chave_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "MISO";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "MOSI";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SCK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SS";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "clkFPGA";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "chave";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "LED_ATIV";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "PWM1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "PWM2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "chave_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
