##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSync(0)_PAD
		4.2::Critical Path Report for dark_clock
		4.3::Critical Path Report for hall_clock
		4.4::Critical Path Report for pid_clock
		4.5::Critical Path Report for servo_clock
		4.6::Critical Path Report for throttle_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (throttle_clock:R vs. throttle_clock:R)
		5.2::Critical Path Report for (hall_clock:R vs. hall_clock:R)
		5.3::Critical Path Report for (servo_clock:R vs. servo_clock:R)
		5.4::Critical Path Report for (pid_clock:R vs. pid_clock:R)
		5.5::Critical Path Report for (dark_clock:R vs. dark_clock:R)
		5.6::Critical Path Report for (CSync(0)_PAD:R vs. dark_clock:R)
		5.7::Critical Path Report for (CSync(0)_PAD:F vs. dark_clock:R)
		5.8::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CSync(0)_PAD    | Frequency: 87.48 MHz  | Target: 100.00 MHz  | 
Clock: CyBUS_CLK       | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz   | 
Clock: dark_clock      | Frequency: 35.17 MHz  | Target: 12.00 MHz   | 
Clock: hall_clock      | Frequency: 38.92 MHz  | Target: 1.00 MHz    | 
Clock: pid_clock       | Frequency: 37.99 MHz  | Target: 0.00 MHz    | 
Clock: servo_clock     | Frequency: 62.80 MHz  | Target: 1.00 MHz    | 
Clock: throttle_clock  | Frequency: 62.69 MHz  | Target: 8.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSync(0)_PAD    CSync(0)_PAD    10000            -1432       N/A              N/A         N/A              N/A         N/A              N/A         
CSync(0)_PAD    dark_clock      3333.33          -51771      N/A              N/A         N/A              N/A         1666.67          -43551      
dark_clock      dark_clock      83333.3          54904       N/A              N/A         N/A              N/A         N/A              N/A         
hall_clock      hall_clock      1e+006           974306      N/A              N/A         N/A              N/A         N/A              N/A         
pid_clock       pid_clock       1e+009           999973679   N/A              N/A         N/A              N/A         N/A              N/A         
servo_clock     servo_clock     1e+006           984078      N/A              N/A         N/A              N/A         N/A              N/A         
throttle_clock  throttle_clock  125000           109049      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
CSync(0)_PAD        45218         dark_clock:R      
Hall_Sensor(0)_PAD  27714         hall_clock:R      
VSync(0)_PAD        5642          CSync(0)_PAD:R    


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
Servo(0)_PAD     24969         servo_clock:R     
Throttle(0)_PAD  25208         throttle_clock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Hall_Sensor(0)_PAD  Hall_LED(0)_PAD          33220  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CSync(0)_PAD
******************************************
Clock: CSync(0)_PAD
Frequency: 87.48 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_104_2/q
Path End       : Net_104_3/main_2
Capture Clock  : Net_104_3/clock_0
Path slack     : -1432p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26222
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_3/main_2  macrocell22   4714  26222  -1432  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1


===================================================================== 
4.2::Critical Path Report for dark_clock
****************************************
Clock: dark_clock
Frequency: 35.17 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 54904p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24200
-------------------------------------   ----- 
End-of-path arrival time (ps)           24200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell21   6550  12470  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  17600  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  17600  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  20900  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  20900  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell23   3300  24200  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci         datapathcell24      0  24200  54904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for hall_clock
****************************************
Clock: hall_clock
Frequency: 38.92 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974306p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21464
-------------------------------------   ----- 
End-of-path arrival time (ps)           21464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21464  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21464  974306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pid_clock
***************************************
Clock: pid_clock
Frequency: 37.99 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22091
-------------------------------------   ----- 
End-of-path arrival time (ps)           22091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell13   5130  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell14      0  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell14   3300  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell15      0  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell15   3300  22091  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell16      0  22091  999973679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell16      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for servo_clock
*****************************************
Clock: servo_clock
Frequency: 62.80 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3062   6562  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11692  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11692  984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for throttle_clock
********************************************
Clock: throttle_clock
Frequency: 62.69 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11721
-------------------------------------   ----- 
End-of-path arrival time (ps)           11721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3091   6591  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11721  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11721  109049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (throttle_clock:R vs. throttle_clock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11721
-------------------------------------   ----- 
End-of-path arrival time (ps)           11721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3091   6591  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11721  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11721  109049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (hall_clock:R vs. hall_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974306p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21464
-------------------------------------   ----- 
End-of-path arrival time (ps)           21464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21464  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21464  974306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (servo_clock:R vs. servo_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3062   6562  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11692  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11692  984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (pid_clock:R vs. pid_clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22091
-------------------------------------   ----- 
End-of-path arrival time (ps)           22091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell13   5130  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell14      0  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell14   3300  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell15      0  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell15   3300  22091  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell16      0  22091  999973679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell16      0      0  RISE       1


5.5::Critical Path Report for (dark_clock:R vs. dark_clock:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 54904p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24200
-------------------------------------   ----- 
End-of-path arrival time (ps)           24200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell21   6550  12470  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  17600  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  17600  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  20900  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  20900  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell23   3300  24200  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci         datapathcell24      0  24200  54904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1


5.6::Critical Path Report for (CSync(0)_PAD:R vs. dark_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -51771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       30617
-------------------------------------   ----- 
End-of-path arrival time (ps)           50875
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  39145  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  47575  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  47575  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell23   3300  50875  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci         datapathcell24      0  50875  -51771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1


5.7::Critical Path Report for (CSync(0)_PAD:F vs. dark_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CSync(0)_PAD
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -43551p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:F#17 vs. dark_clock:R#3)    6667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           2437

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       40988
-------------------------------------   ----- 
End-of-path arrival time (ps)           45988
 
Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
CSync(0)_PAD                                         Design              0   5000    COMP  FALL       1
CSync(0)/pad_in                                      iocell10            0   5000    COMP  FALL       1
CSync(0)/fb                                          iocell10         7354  12354    COMP  FALL       1
Net_2002/main_0                                      macrocell13     10199  22553  -43551  FALL       1
Net_2002/q                                           macrocell13      3350  25903  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  34258  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  39388  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  39388  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  42688  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  42688  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell23   3300  45988  -43551  FALL       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci         datapathcell24      0  45988  -43551  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1


5.8::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
*****************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_3/main_2
Capture Clock  : Net_104_3/clock_0
Path slack     : -1432p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26222
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_3/main_2  macrocell22   4714  26222  -1432  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -51771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       30617
-------------------------------------   ----- 
End-of-path arrival time (ps)           50875
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  39145  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  47575  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  47575  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell23   3300  50875  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/ci         datapathcell24      0  50875  -51771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -49215p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       28061
-------------------------------------   ----- 
End-of-path arrival time (ps)           48318
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5766  36588  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  41718  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  41718  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  45018  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  45018  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  48318  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  48318  -49215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -48471p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       27317
-------------------------------------   ----- 
End-of-path arrival time (ps)           47575
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  39145  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell22   3300  47575  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/ci         datapathcell23      0  47575  -48471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock            datapathcell23      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -47612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       26458
-------------------------------------   ----- 
End-of-path arrival time (ps)           46716
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell17   4167  34986  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   5130  40116  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  40116  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell18   3300  43416  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/ci         datapathcell19      0  43416  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell19   3300  46716  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/ci         datapathcell20      0  46716  -47612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock             datapathcell20      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -45915p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       24761
-------------------------------------   ----- 
End-of-path arrival time (ps)           45018
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5766  36588  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  41718  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  41718  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  45018  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  45018  -45915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -45171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       24017
-------------------------------------   ----- 
End-of-path arrival time (ps)           44275
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  39145  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell21   5130  44275  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/ci         datapathcell22      0  44275  -45171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock            datapathcell22      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -44312p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       23158
-------------------------------------   ----- 
End-of-path arrival time (ps)           43416
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell17   4167  34986  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   5130  40116  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  40116  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell18   3300  43416  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/ci         datapathcell19      0  43416  -44312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock             datapathcell19      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -42964p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       19979
-------------------------------------   ----- 
End-of-path arrival time (ps)           40237
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell23   9447  40237  -42964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock            datapathcell23      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -42960p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       19976
-------------------------------------   ----- 
End-of-path arrival time (ps)           40233
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell24   9443  40233  -42960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -42615p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       21461
-------------------------------------   ----- 
End-of-path arrival time (ps)           41718
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5766  36588  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  41718  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  41718  -42615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -41875p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       18891
-------------------------------------   ----- 
End-of-path arrival time (ps)           39148
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell22   8358  39148  -41875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock            datapathcell22      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -41871p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       18887
-------------------------------------   ----- 
End-of-path arrival time (ps)           39145
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23      1250  21508  -51771  RISE       1
Net_2002/main_6                                      macrocell13      5933  27440  -51771  RISE       1
Net_2002/q                                           macrocell13      3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell21   8355  39145  -41871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -41012p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       19858
-------------------------------------   ----- 
End-of-path arrival time (ps)           40116
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell17   4167  34986  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   5130  40116  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  40116  -41012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock             datapathcell18      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -39315p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       16331
-------------------------------------   ----- 
End-of-path arrival time (ps)           36588
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5766  36588  -39315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -39311p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       16327
-------------------------------------   ----- 
End-of-path arrival time (ps)           36585
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   5762  36585  -39311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -38648p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15663
-------------------------------------   ----- 
End-of-path arrival time (ps)           35921
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   5099  35921  -38648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -38223p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15238
-------------------------------------   ----- 
End-of-path arrival time (ps)           35496
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_2/q                                          macrocell23     1250  21508  -51771  RISE       1
Net_278/main_6                                       macrocell1      5965  27472  -49215  RISE       1
Net_278/q                                            macrocell1      3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   4674  35496  -38223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -38079p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           35352
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell18   4533  35352  -38079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock             datapathcell18      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : -37715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       17281
-------------------------------------   ----- 
End-of-path arrival time (ps)           37539
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q                                        macrocell23   1250  21508  -51771  RISE       1
Net_2002/main_6                                    macrocell13   5933  27440  -51771  RISE       1
Net_2002/q                                         macrocell13   3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_0  macrocell46   6748  37539  -37715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -37712p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       14728
-------------------------------------   ----- 
End-of-path arrival time (ps)           34986
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell17   4167  34986  -37712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : -36979p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       16545
-------------------------------------   ----- 
End-of-path arrival time (ps)           36802
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q                                     macrocell23   1250  21508  -51771  RISE       1
Net_2002/main_6                                 macrocell13   5933  27440  -51771  RISE       1
Net_2002/q                                      macrocell13   3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_0  macrocell48   6012  36802  -36979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -36830p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           34104
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell19   3285  34104  -36830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock             datapathcell19      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -36795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       13810
-------------------------------------   ----- 
End-of-path arrival time (ps)           34068
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_104_2/q                                         macrocell23      1250  21508  -51771  RISE       1
Net_1934/main_6                                     macrocell12      5961  27469  -47612  RISE       1
Net_1934/q                                          macrocell12      3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell20   3249  34068  -36795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock             datapathcell20      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : -36065p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           35889
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q                                        macrocell23   1250  21508  -51771  RISE       1
Net_2002/main_6                                    macrocell13   5933  27440  -51771  RISE       1
Net_2002/q                                         macrocell13   3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_0  macrocell47   5098  35889  -36065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : -35657p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15222
-------------------------------------   ----- 
End-of-path arrival time (ps)           35480
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q      macrocell23   1250  21508  -51771  RISE       1
Net_278/main_6   macrocell1    5965  27472  -49215  RISE       1
Net_278/q        macrocell1    3350  30822  -49215  RISE       1
MODIN2_0/main_0  macrocell28   4658  35480  -35657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : -35657p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15222
-------------------------------------   ----- 
End-of-path arrival time (ps)           35480
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q                                     macrocell23   1250  21508  -51771  RISE       1
Net_278/main_6                                  macrocell1    5965  27472  -49215  RISE       1
Net_278/q                                       macrocell1    3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_0  macrocell29   4658  35480  -35657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : -35596p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15161
-------------------------------------   ----- 
End-of-path arrival time (ps)           35419
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q      macrocell23   1250  21508  -51771  RISE       1
Net_278/main_6   macrocell1    5965  27472  -49215  RISE       1
Net_278/q        macrocell1    3350  30822  -49215  RISE       1
MODIN2_1/main_0  macrocell27   4597  35419  -35596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : MODIN10_1/main_0
Capture Clock  : MODIN10_1/clock_0
Path slack     : -35523p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           35347
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q       macrocell23   1250  21508  -51771  RISE       1
Net_1934/main_6   macrocell12   5961  27469  -47612  RISE       1
Net_1934/q        macrocell12   3350  30819  -47612  RISE       1
MODIN10_1/main_0  macrocell43   4528  35347  -35523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : MODIN10_0/main_0
Capture Clock  : MODIN10_0/clock_0
Path slack     : -35495p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15061
-------------------------------------   ----- 
End-of-path arrival time (ps)           35319
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q       macrocell23   1250  21508  -51771  RISE       1
Net_1934/main_6   macrocell12   5961  27469  -47612  RISE       1
Net_1934/q        macrocell12   3350  30819  -47612  RISE       1
MODIN10_0/main_0  macrocell44   4500  35319  -35495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : -35495p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       15061
-------------------------------------   ----- 
End-of-path arrival time (ps)           35319
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_2/q                                    macrocell23   1250  21508  -51771  RISE       1
Net_1934/main_6                                macrocell12   5961  27469  -47612  RISE       1
Net_1934/q                                     macrocell12   3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_0  macrocell45   4500  35319  -35495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock
Path slack     : -34786p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)   3333
- Recovery time                                           0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         3333

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       17861
-------------------------------------   ----- 
End-of-path arrival time (ps)           38119
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_104_2/q                                    macrocell23    1250  21508  -51771  RISE       1
Net_2002/main_6                                macrocell13    5933  27440  -51771  RISE       1
Net_2002/q                                     macrocell13    3350  30790  -51771  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/reset  statusicell7   7329  38119  -34786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock
Path slack     : -33147p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)   3333
- Recovery time                                           0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         3333

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           36480
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_104_2/q                                    macrocell23    1250  21508  -51771  RISE       1
Net_278/main_6                                 macrocell1     5965  27472  -49215  RISE       1
Net_278/q                                      macrocell1     3350  30822  -49215  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/reset  statusicell1   5658  36480  -33147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock
Path slack     : -30772p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)   3333
- Recovery time                                           0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         3333

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                       13847
-------------------------------------   ----- 
End-of-path arrival time (ps)           34105
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_104_2/q                                   macrocell23    1250  21508  -51771  RISE       1
Net_1934/main_6                               macrocell12    5961  27469  -47612  RISE       1
Net_1934/q                                    macrocell12    3350  30819  -47612  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/reset  statusicell6   3286  34105  -30772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_3/main_2
Capture Clock  : Net_104_3/clock_0
Path slack     : -1432p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26222
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_3/main_2  macrocell22   4714  26222  -1432  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_4/main_3
Capture Clock  : Net_104_4/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5338
-------------------------------------   ----- 
End-of-path arrival time (ps)           25595
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_4/main_3  macrocell21   4088  25595   -805  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_6/main_5
Capture Clock  : Net_104_6/clock_0
Path slack     : -352p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5967
-------------------------------------   ----- 
End-of-path arrival time (ps)           26225
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_6/main_5  macrocell19   4717  26225   -352  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_5/main_4
Capture Clock  : Net_104_5/clock_0
Path slack     : -324p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        5939
-------------------------------------   ----- 
End-of-path arrival time (ps)           26196
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_5/main_4  macrocell20   4689  26196   -324  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_7/main_3
Capture Clock  : Net_104_7/clock_0
Path slack     : -39p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      19383
+ Data path delay                        6322
-------------------------------------   ----- 
End-of-path arrival time (ps)           25704
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell20   1250  20633    -39  RISE       1
Net_104_7/main_3  macrocell18   5072  25704    -39  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_7/main_4
Capture Clock  : Net_104_7/clock_0
Path slack     : 556p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        6809
-------------------------------------   ----- 
End-of-path arrival time (ps)           25109
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell21   1250  19550    556  RISE       1
Net_104_7/main_4  macrocell18   5559  25109    556  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_7/main_6
Capture Clock  : Net_104_7/clock_0
Path slack     : 711p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        4697
-------------------------------------   ----- 
End-of-path arrival time (ps)           24955
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_7/main_6  macrocell18   3447  24955    711  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_7/main_2
Capture Clock  : Net_104_7/clock_0
Path slack     : 1142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      19383
+ Data path delay                        5140
-------------------------------------   ----- 
End-of-path arrival time (ps)           24523
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell19   1250  20633   1142  RISE       1
Net_104_7/main_2  macrocell18   3890  24523   1142  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_2/main_1
Capture Clock  : Net_104_2/clock_0
Path slack     : 1770p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       20258
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           26748

Launch Clock Arrival Time                       0
+ Clock path delay                      20258
+ Data path delay                        4720
-------------------------------------   ----- 
End-of-path arrival time (ps)           24978
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell23   1250  21508  -1432  RISE       1
Net_104_2/main_1  macrocell23   3470  24978   1770  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_4/main_1
Capture Clock  : Net_104_4/clock_0
Path slack     : 1800p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4690
-------------------------------------   ----- 
End-of-path arrival time (ps)           22991
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell21   1250  19550    556  RISE       1
Net_104_4/main_1  macrocell21   3440  22991   1800  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_7/main_5
Capture Clock  : Net_104_7/clock_0
Path slack     : 1984p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        5381
-------------------------------------   ----- 
End-of-path arrival time (ps)           23681
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell22   1250  19550   1984  RISE       1
Net_104_7/main_5  macrocell18   4131  23681   1984  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_4/main_2
Capture Clock  : Net_104_4/clock_0
Path slack     : 1999p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4491
-------------------------------------   ----- 
End-of-path arrival time (ps)           22791
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell22   1250  19550   1984  RISE       1
Net_104_4/main_2  macrocell21   3241  22791   1999  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_3/main_1
Capture Clock  : Net_104_3/clock_0
Path slack     : 2000p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4490
-------------------------------------   ----- 
End-of-path arrival time (ps)           22791
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell22   1250  19550   1984  RISE       1
Net_104_3/main_1  macrocell22   3240  22791   2000  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_7/q
Path End       : Net_104_7/main_1
Capture Clock  : Net_104_7/clock_0
Path slack     : 2082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      19175
+ Data path delay                        4408
-------------------------------------   ----- 
End-of-path arrival time (ps)           23583
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_7/q       macrocell18   1250  20425   2082  RISE       1
Net_104_7/main_1  macrocell18   3158  23583   2082  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_5/main_1
Capture Clock  : Net_104_5/clock_0
Path slack     : 2139p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      19383
+ Data path delay                        4351
-------------------------------------   ----- 
End-of-path arrival time (ps)           23733
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell20   1250  20633    -39  RISE       1
Net_104_5/main_1  macrocell20   3101  23733   2139  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_6/main_2
Capture Clock  : Net_104_6/clock_0
Path slack     : 2142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      19383
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           23731
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell20   1250  20633    -39  RISE       1
Net_104_6/main_2  macrocell19   3098  23731   2142  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_6/main_1
Capture Clock  : Net_104_6/clock_0
Path slack     : 2621p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      19383
+ Data path delay                        3869
-------------------------------------   ----- 
End-of-path arrival time (ps)           23252
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell19   1250  20633   1142  RISE       1
Net_104_6/main_1  macrocell19   2619  23252   2621  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_6/main_3
Capture Clock  : Net_104_6/clock_0
Path slack     : 2885p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4687
-------------------------------------   ----- 
End-of-path arrival time (ps)           22988
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell21   1250  19550    556  RISE       1
Net_104_6/main_3  macrocell19   3437  22988   2885  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_1/main_2
Capture Clock  : Net_104_1/clock_0
Path slack     : 2919p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13104
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19594

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        3571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16675
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_1/main_2  macrocell24   2321  16675   2919  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_0/main_1
Capture Clock  : Net_104_0/clock_0
Path slack     : 2919p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13104
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19594

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        3571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16675
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_0/main_1  macrocell25   2321  16675   2919  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_1/main_1
Capture Clock  : Net_104_1/clock_0
Path slack     : 2926p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13104
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19594

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        3564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16668
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_1/main_1  macrocell24   2314  16668   2926  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_5/main_2
Capture Clock  : Net_104_5/clock_0
Path slack     : 3037p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4535
-------------------------------------   ----- 
End-of-path arrival time (ps)           22836
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell21   1250  19550    556  RISE       1
Net_104_5/main_2  macrocell20   3285  22836   3037  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_6/main_4
Capture Clock  : Net_104_6/clock_0
Path slack     : 3060p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4513
-------------------------------------   ----- 
End-of-path arrival time (ps)           22813
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell22   1250  19550   1984  RISE       1
Net_104_6/main_4  macrocell19   3263  22813   3060  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_5/main_3
Capture Clock  : Net_104_5/clock_0
Path slack     : 3062p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      18300
+ Data path delay                        4510
-------------------------------------   ----- 
End-of-path arrival time (ps)           22811
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell22   1250  19550   1984  RISE       1
Net_104_5/main_3  macrocell20   3260  22811   3062  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_7/main_7
Capture Clock  : Net_104_7/clock_0
Path slack     : 3164p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        9397
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_7/main_7  macrocell18   8147  22502   3164  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_2/main_2
Capture Clock  : Net_104_2/clock_0
Path slack     : 3468p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       20258
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           26748

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           23280
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_2/main_2  macrocell23   8926  23280   3468  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_7/main_8
Capture Clock  : Net_104_7/clock_0
Path slack     : 3841p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19175
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25665

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        8721
-------------------------------------   ----- 
End-of-path arrival time (ps)           21825
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_7/main_8  macrocell18   7471  21825   3841  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell18  11821  19175  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_2/main_3
Capture Clock  : Net_104_2/clock_0
Path slack     : 4175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       20258
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           26748

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        9469
-------------------------------------   ----- 
End-of-path arrival time (ps)           22573
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_2/main_3  macrocell23   8219  22573   4175  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell23  12904  20258  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_4/main_4
Capture Clock  : Net_104_4/clock_0
Path slack     : 4338p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7348
-------------------------------------   ----- 
End-of-path arrival time (ps)           20452
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_4/main_4  macrocell21   6098  20452   4338  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_3/main_3
Capture Clock  : Net_104_3/clock_0
Path slack     : 4358p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7329
-------------------------------------   ----- 
End-of-path arrival time (ps)           20433
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_3/main_3  macrocell22   6079  20433   4358  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_4/main_5
Capture Clock  : Net_104_4/clock_0
Path slack     : 4603p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7083
-------------------------------------   ----- 
End-of-path arrival time (ps)           20187
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_4/main_5  macrocell21   5833  20187   4603  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell21  10946  18300  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_3/main_4
Capture Clock  : Net_104_3/clock_0
Path slack     : 5048p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       18300
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24790

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        6638
-------------------------------------   ----- 
End-of-path arrival time (ps)           19742
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_3/main_4  macrocell22   5388  19742   5048  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell22  10946  18300  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_5/main_6
Capture Clock  : Net_104_5/clock_0
Path slack     : 5145p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7623
-------------------------------------   ----- 
End-of-path arrival time (ps)           20727
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_5/main_6  macrocell20   6373  20727   5145  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_5/main_5
Capture Clock  : Net_104_5/clock_0
Path slack     : 5420p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7349
-------------------------------------   ----- 
End-of-path arrival time (ps)           20453
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_5/main_5  macrocell20   6099  20453   5420  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell20  12029  19383  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_6/main_6
Capture Clock  : Net_104_6/clock_0
Path slack     : 5429p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        7339
-------------------------------------   ----- 
End-of-path arrival time (ps)           20444
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell24   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell24   1250  14354   2926  RISE       1
Net_104_6/main_6  macrocell19   6089  20444   5429  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_6/main_7
Capture Clock  : Net_104_6/clock_0
Path slack     : 6136p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       19383
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           25873

Launch Clock Arrival Time                       0
+ Clock path delay                      13104
+ Data path delay                        6633
-------------------------------------   ----- 
End-of-path arrival time (ps)           19737
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell25   5750  13104  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell25   1250  14354   2919  RISE       1
Net_104_6/main_7  macrocell19   5383  19737   6136  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell10         0      0  RISE       1
CSync(0)/fb                                       iocell10      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell19  12029  19383  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19410
-------------------------------------   ----- 
End-of-path arrival time (ps)           19410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16      5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16      3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell24   9792  19410  60793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 61351p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18852
-------------------------------------   ----- 
End-of-path arrival time (ps)           18852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16      5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16      3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell23   9234  18852  61351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock            datapathcell23      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 62073p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18130
-------------------------------------   ----- 
End-of-path arrival time (ps)           18130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3      5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3      3350  10328  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   7802  18130  62073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 62231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17973
-------------------------------------   ----- 
End-of-path arrival time (ps)           17973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16      5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16      3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell21   8355  17973  62231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 62569p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17254
-------------------------------------   ----- 
End-of-path arrival time (ps)           17254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3     5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3     3350  10328  62073  RISE       1
MODIN2_1/main_1                                               macrocell27    6927  17254  62569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 62578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17246
-------------------------------------   ----- 
End-of-path arrival time (ps)           17246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3     5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3     3350  10328  62073  RISE       1
MODIN2_0/main_1                                               macrocell28    6918  17246  62578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : 62578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17246
-------------------------------------   ----- 
End-of-path arrival time (ps)           17246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3     5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3     3350  10328  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_1                macrocell29    6918  17246  62578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 62619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17584
-------------------------------------   ----- 
End-of-path arrival time (ps)           17584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3      5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3      3350  10328  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   7257  17584  62619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 62789p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17414
-------------------------------------   ----- 
End-of-path arrival time (ps)           17414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16      5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16      3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell22   7796  17414  62789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock            datapathcell22      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 62973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17230
-------------------------------------   ----- 
End-of-path arrival time (ps)           17230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3      5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3      3350  10328  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   6902  17230  62973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 63415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16409
-------------------------------------   ----- 
End-of-path arrival time (ps)           16409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16    5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16    3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_3             macrocell46    6791  16409  63415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock
Path slack     : 63424p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19409
-------------------------------------   ----- 
End-of-path arrival time (ps)           19409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0       datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0       datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0       datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:status_tc\/main_1         macrocell17      7809  13729  63424  RISE       1
\Dark_Timer_150:TimerUDB:status_tc\/q              macrocell17      3350  17079  63424  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2330  19409  63424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 63444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13829
-------------------------------------   ----- 
End-of-path arrival time (ps)           13829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell22   7909  13829  63444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock            datapathcell22      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 63790p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16413
-------------------------------------   ----- 
End-of-path arrival time (ps)           16413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/main_1               macrocell3      5768   6978  62073  RISE       1
\Dark_Timer_100:TimerUDB:capt_fifo_load\/q                    macrocell3      3350  10328  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   6086  16413  63790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : 63967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16    5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16    3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_3                macrocell48    6238  15856  63967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock
Path slack     : 64402p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18432
-------------------------------------   ----- 
End-of-path arrival time (ps)           18432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  56537  RISE       1
\Dark_Timer_100:TimerUDB:status_tc\/main_1         macrocell4      3083   9003  64402  RISE       1
\Dark_Timer_100:TimerUDB:status_tc\/q              macrocell4      3350  12353  64402  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/status_0   statusicell1    6078  18432  64402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 64804p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12470
-------------------------------------   ----- 
End-of-path arrival time (ps)           12470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell21   6550  12470  64804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 65428p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell23   5925  11845  65428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock            datapathcell23      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 65808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/main_2               macrocell16    5058   6268  60793  RISE       1
\Dark_Timer_150:TimerUDB:capt_fifo_load\/q                    macrocell16    3350   9618  60793  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_3             macrocell47    4397  14015  65808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 65883p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   5470  11390  65883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 66116p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11157
-------------------------------------   ----- 
End-of-path arrival time (ps)           11157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell24   9947  11157  66116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10836
-------------------------------------   ----- 
End-of-path arrival time (ps)           10836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4916  10836  66437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 66685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10588
-------------------------------------   ----- 
End-of-path arrival time (ps)           10588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell23   9378  10588  66685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/clock            datapathcell23      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 66871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13332
-------------------------------------   ----- 
End-of-path arrival time (ps)           13332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14      3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   7675  66871  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell20   5658  13332  66871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock             datapathcell20      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 66923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/z0         datapathcell21    760    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell22      0    760  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/z0         datapathcell22   1210   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell23      0   1970  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u2\/z0         datapathcell23   1210   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell24      0   3180  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell24   2740   5920  54904  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell24   4431  10351  66923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u3\/clock            datapathcell24      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67357p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17    760    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1210   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1210   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2740   5920  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell18   3996   9916  67357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock             datapathcell18      0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 67440p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12763
-------------------------------------   ----- 
End-of-path arrival time (ps)           12763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14      3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   7675  66871  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell19   5089  12763  67440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock             datapathcell19      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17    760    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1210   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1210   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2740   5920  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell17   3849   9769  67505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock
Path slack     : 68136p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0       datapathcell17    760    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell18      0    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0       datapathcell18   1210   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell19      0   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0       datapathcell19   1210   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell20      0   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell20   2740   5920  57605  RISE       1
\Dark_Timer_50:TimerUDB:status_tc\/main_1         macrocell15      3102   9022  68136  RISE       1
\Dark_Timer_50:TimerUDB:status_tc\/q              macrocell15      3350  12372  68136  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2326  14698  68136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 68242p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell22   7822   9032  68242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u1\/clock            datapathcell22      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 68243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  58343  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell21   7820   9030  68243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sT32:timerdp:u0\/clock            datapathcell21      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17    760    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1210   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1210   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2740   5920  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell19   3086   9006  68267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock             datapathcell19      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   3080   9000  68273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68403p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  56537  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2951   8871  68403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8858
-------------------------------------   ---- 
End-of-path arrival time (ps)           8858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17    760    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0    760  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1210   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   1970  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1210   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   3180  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2740   5920  57605  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell20   2938   8858  68415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock             datapathcell20      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN10_0/main_1
Capture Clock  : MODIN10_0/clock_0
Path slack     : 68888p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14    3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   7675  66871  RISE       1
MODIN10_0/main_1                                             macrocell44    3261  10935  68888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : 68888p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14    3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   7675  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_1                macrocell45    3261  10935  68888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN10_1/main_1
Capture Clock  : MODIN10_1/clock_0
Path slack     : 68897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14    3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   7675  66871  RISE       1
MODIN10_1/main_1                                             macrocell43    3252  10927  68897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 69255p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14      3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   7675  66871  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell18   3274  10948  69255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock             datapathcell18      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 69270p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/main_2               macrocell14      3115   4325  66871  RISE       1
\Dark_Timer_50:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   7675  66871  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell17   3259  10934  69270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 71750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4313   5523  71750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 71752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4311   5521  71752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 71871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell19   4192   5402  71871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u2\/clock             datapathcell19      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 72174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell20   3889   5099  72174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u3\/clock             datapathcell20      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 72563p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   3501   4711  72563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 72839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62073  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   3224   4434  72839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 72967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell18   3096   4306  72967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u1\/clock             datapathcell18      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 73090p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  63190  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell17   2973   4183  73090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sT32:timerdp:u0\/clock             datapathcell17      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_1/main_2
Capture Clock  : MODIN10_1/clock_0
Path slack     : 74401p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q       macrocell43   1250   1250  74401  RISE       1
MODIN10_1/main_2  macrocell43   4173   5423  74401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_0/main_2
Capture Clock  : MODIN10_0/clock_0
Path slack     : 74984p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q       macrocell43   1250   1250  74401  RISE       1
MODIN10_0/main_2  macrocell44   3589   4839  74984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74984p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN10_1/q                                    macrocell43   1250   1250  74401  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_2  macrocell45   3589   4839  74984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_1\/q       macrocell46   1250   1250  75079  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_4  macrocell47   3494   4744  75079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75205p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_0\/q    macrocell47   1250   1250  75205  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_5  macrocell48   3369   4619  75205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75225p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_0\/q       macrocell47   1250   1250  75205  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_5  macrocell46   3348   4598  75225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75241p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  75241  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_2                macrocell48    3372   4582  75241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75258p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  75241  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_2             macrocell46    3355   4565  75258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  75260  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_1                macrocell48    3354   4564  75260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  75260  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_1             macrocell46    3341   4551  75273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 75351p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75351  RISE       1
MODIN2_1/main_5                                               macrocell27    3263   4473  75351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 75361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75361  RISE       1
MODIN2_0/main_4                                               macrocell28    3253   4463  75361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75361  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_4                macrocell29    3253   4463  75361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 75361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75361  RISE       1
MODIN2_1/main_4                                               macrocell27    3253   4463  75361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 75369p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75351  RISE       1
MODIN2_0/main_5                                               macrocell28    3245   4455  75369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75369p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75351  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_5                macrocell29    3245   4455  75369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell28   1250   1250  75784  RISE       1
MODIN2_0/main_3  macrocell28   2789   4039  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                      macrocell28   1250   1250  75784  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_3  macrocell29   2789   4039  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 75802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell28   1250   1250  75784  RISE       1
MODIN2_1/main_3  macrocell27   2772   4022  75802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_1/main_4
Capture Clock  : MODIN10_1/clock_0
Path slack     : 75814p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  75814  RISE       1
MODIN10_1/main_4                                             macrocell43    2799   4009  75814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_0/main_4
Capture Clock  : MODIN10_0/clock_0
Path slack     : 75818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  75814  RISE       1
MODIN10_0/main_4                                             macrocell44    2795   4005  75818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  75814  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_4                macrocell45    2795   4005  75818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 75980p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell27   1250   1250  75980  RISE       1
MODIN2_0/main_2  macrocell28   2594   3844  75980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Dark_Timer_100:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75980p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                      macrocell27   1250   1250  75980  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/main_2  macrocell29   2594   3844  75980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell27   1250   1250  75980  RISE       1
MODIN2_1/main_2  macrocell27   2591   3841  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_1/main_3
Capture Clock  : MODIN10_1/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q       macrocell44   1250   1250  75982  RISE       1
MODIN10_1/main_3  macrocell43   2591   3841  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer_150:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_1\/q    macrocell46   1250   1250  75079  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/main_4  macrocell48   2588   3838  75985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_0/main_3
Capture Clock  : MODIN10_0/clock_0
Path slack     : 75985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q       macrocell44   1250   1250  75982  RISE       1
MODIN10_0/main_3  macrocell44   2588   3838  75985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN10_0/q                                    macrocell44   1250   1250  75982  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_3  macrocell45   2588   3838  75985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_1\/q       macrocell46   1250   1250  75079  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/main_4  macrocell46   2581   3831  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_1\/clock_0         macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_0/main_5
Capture Clock  : MODIN10_0/clock_0
Path slack     : 75994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  75994  RISE       1
MODIN10_0/main_5                                             macrocell44    2619   3829  75994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer_50:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  75994  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/main_5                macrocell45    2619   3829  75994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_1/main_5
Capture Clock  : MODIN10_1/clock_0
Path slack     : 76005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell6        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  75994  RISE       1
MODIN10_1/main_5                                             macrocell43    2608   3818  76005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell43         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:int_capt_count_0\/q       macrocell47   1250   1250  75205  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_5  macrocell47   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 76289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  75241  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_2             macrocell47    2324   3534  76289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer_150:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 76311p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell7        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  75260  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/main_1             macrocell47    2302   3512  76311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:int_capt_count_0\/clock_0         macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_50:TimerUDB:capt_int_temp\/q
Path End       : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock
Path slack     : 78684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:capt_int_temp\/clock_0             macrocell45         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_50:TimerUDB:capt_int_temp\/q         macrocell45    1250   1250  78684  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2900   4150  78684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_50:TimerUDB:rstSts:stsreg\/clock               statusicell6        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_150:TimerUDB:capt_int_temp\/q
Path End       : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:capt_int_temp\/clock_0            macrocell48         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_150:TimerUDB:capt_int_temp\/q         macrocell48    1250   1250  79262  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/status_1  statusicell7   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_150:TimerUDB:rstSts:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer_100:TimerUDB:capt_int_temp\/q
Path End       : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:capt_int_temp\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer_100:TimerUDB:capt_int_temp\/q         macrocell29    1250   1250  79281  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2303   3553  79281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer_100:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11721
-------------------------------------   ----- 
End-of-path arrival time (ps)           11721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3091   6591  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11721  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11721  109049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3091   6591  112349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3091   6591  112349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Throttle_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 112377p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12123
-------------------------------------   ----- 
End-of-path arrival time (ps)           12123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  109049  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  109049  RISE       1
\Throttle_PWM:PWMUDB:status_2\/main_1          macrocell8       2958   6458  112377  RISE       1
\Throttle_PWM:PWMUDB:status_2\/q               macrocell8       3350   9808  112377  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4     2315  12123  112377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell38      1250   1250  110968  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   3422   4672  114268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114553p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell38      1250   1250  110968  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   3137   4387  114553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Throttle_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 115133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  115133  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/main_0     macrocell39      2607   6357  115133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Throttle_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Throttle_PWM:PWMUDB:status_0\/clock_0
Path slack     : 115147p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  115133  RISE       1
\Throttle_PWM:PWMUDB:status_0\/main_1         macrocell40      2593   6343  115147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_105/main_1
Capture Clock  : Net_105/clock_0
Path slack     : 115147p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  115133  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  115133  RISE       1
Net_105/main_1                                macrocell41      2593   6343  115147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_105/main_0
Capture Clock  : Net_105/clock_0
Path slack     : 116818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  110968  RISE       1
Net_105/main_0                          macrocell41   3422   4672  116818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:prevCompare1\/q
Path End       : \Throttle_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:status_0\/clock_0
Path slack     : 117949p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  117949  RISE       1
\Throttle_PWM:PWMUDB:status_0\/main_0  macrocell40   2291   3541  117949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Throttle_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 117952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  117952  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/main_0      macrocell38    2328   3538  117952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:status_0\/q
Path End       : \Throttle_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Throttle_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 120942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (throttle_clock:R#1 vs. throttle_clock:R#2)   125000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:status_0\/q               macrocell40    1250   1250  120942  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2308   3558  120942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974306p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21464
-------------------------------------   ----- 
End-of-path arrival time (ps)           21464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21464  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21464  974306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 977606p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18164
-------------------------------------   ----- 
End-of-path arrival time (ps)           18164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18164  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18164  977606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Hall_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 978925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20575
-------------------------------------   ----- 
End-of-path arrival time (ps)           20575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:status_tc\/main_1         macrocell7       5837  11757  978925  RISE       1
\Hall_Timer:TimerUDB:status_tc\/q              macrocell7       3350  15107  978925  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     5468  20575  978925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 980906p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14864
-------------------------------------   ----- 
End-of-path arrival time (ps)           14864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14864  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14864  980906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 982196p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell9    5824  11744  982196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 982383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14487
-------------------------------------   ----- 
End-of-path arrival time (ps)           14487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6      4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6      3350   8583  982383  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell9   5904  14487  982383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 982386p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14484
-------------------------------------   ----- 
End-of-path arrival time (ps)           14484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6       4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6       3350   8583  982383  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell10   5901  14484  982386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN6_1/main_0
Capture Clock  : MODIN6_1/clock_0
Path slack     : 982693p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6     4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6     3350   8583  982383  RISE       1
MODIN6_1/main_0                                           macrocell35    5214  13797  982693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 983241p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10699
-------------------------------------   ----- 
End-of-path arrival time (ps)           10699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell8    4779  10699  983241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983252p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13238
-------------------------------------   ----- 
End-of-path arrival time (ps)           13238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6     4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6     3350   8583  982383  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_0                macrocell37    4655  13238  983252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3062   6562  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11692  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11692  984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 984206p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9734
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3814   9734  984206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN6_0/main_0
Capture Clock  : MODIN6_0/clock_0
Path slack     : 984960p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6     4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6     3350   8583  982383  RISE       1
MODIN6_0/main_0                                           macrocell36    2947  11530  984960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 985179p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6      4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6      3350   8583  982383  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell7   3108  11691  985179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 985181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11689
-------------------------------------   ----- 
End-of-path arrival time (ps)           11689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell6      4023   5233  982383  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell6      3350   8583  982383  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell8   3106  11689  985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 985797p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8143
-------------------------------------   ---- 
End-of-path arrival time (ps)           8143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  974306  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell10   2223   8143  985797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987268p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:status_2\/main_1          macrocell5      3064   6564  987268  RISE       1
\Servo_PWM:PWMUDB:status_2\/q               macrocell5      3350   9914  987268  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2318  12232  987268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987378p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3062   6562  987378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987487p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984078  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2953   6453  987487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 988679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell7   4051   5261  988679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell7       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988904p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  985604  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3786   5036  988904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988906p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  985604  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3784   5034  988906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 988955p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell8   3775   4985  988955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell8       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 989727p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell10   3003   4213  989727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell10      0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 989834p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  989834  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell31     2906   6656  989834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3760/main_1
Capture Clock  : Net_3760/clock_0
Path slack     : 989840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  989834  RISE       1
Net_3760/main_1                            macrocell33     2900   6650  989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3760/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 989843p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  989834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  989834  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_1         macrocell32     2897   6647  989843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 989852p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  978779  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell9   2878   4088  989852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell9       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3760/main_0
Capture Clock  : Net_3760/clock_0
Path slack     : 990497p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  985604  RISE       1
Net_3760/main_0                      macrocell33   4743   5993  990497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3760/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991600p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell35   1250   1250  991600  RISE       1
MODIN6_0/main_1  macrocell36   3640   4890  991600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991701p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  991701  RISE       1
MODIN6_0/main_4                                           macrocell36    3579   4789  991701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991704p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  991704  RISE       1
MODIN6_0/main_3                                           macrocell36    3576   4786  991704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991882p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell36   1250   1250  991882  RISE       1
MODIN6_1/main_2  macrocell35   3358   4608  991882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN6_0/q                                  macrocell36   1250   1250  991882  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_2  macrocell37   3348   4598  991892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3973
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN6_1/q                                  macrocell35   1250   1250  991600  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_1  macrocell37   2723   3973  992517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992531p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell35   1250   1250  991600  RISE       1
MODIN6_1/main_1  macrocell35   2709   3959  992531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992549p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  991701  RISE       1
MODIN6_1/main_4                                           macrocell35    2731   3941  992549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992578p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3912
-------------------------------------   ---- 
End-of-path arrival time (ps)           3912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  991704  RISE       1
MODIN6_1/main_3                                           macrocell35    2702   3912  992578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992584p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  991701  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_4                macrocell37    2696   3906  992584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992588p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  991704  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_3                macrocell37    2692   3902  992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell36   1250   1250  991882  RISE       1
MODIN6_0/main_2  macrocell36   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  992942  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_0  macrocell32   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992957p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992957  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell30    2323   3533  992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:status_0\/q
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:status_0\/q               macrocell32    1250   1250  995927  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Hall_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Hall_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 996010p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:capt_int_temp\/q         macrocell37    1250   1250  996010  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2240   3490  996010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22091
-------------------------------------   ----- 
End-of-path arrival time (ps)           22091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell13   5130  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell14      0  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell14   3300  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell15      0  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell15   3300  22091  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell16      0  22091  999973679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell16      0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976979p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18791
-------------------------------------   ----- 
End-of-path arrival time (ps)           18791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell13   5130  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell14      0  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell14   3300  18791  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell15      0  18791  999976979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell15      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999980279p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15491
-------------------------------------   ----- 
End-of-path arrival time (ps)           15491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell13   5130  15491  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell14      0  15491  999980279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell14      0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999983194p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell14   4826  10746  999983194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell14      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983579p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell13   4441  10361  999983579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PID_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999985002p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:status_tc\/main_1         macrocell9       2912   8832  999985002  RISE       1
\PID_Timer:TimerUDB:status_tc\/q              macrocell9       3350  12182  999985002  RISE       1
\PID_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2315  14498  999985002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999985123p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell15   2897   8817  999985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell15      0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999985123p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell16   2740   5920  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell16   2897   8817  999985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell16      0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2355/main_1
Capture Clock  : Net_2355/clock_0
Path slack     : 999985221p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell13    760    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell14      0    760  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell14   1210   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell15      0   1970  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell15   1210   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell16      0   3180  999973679  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell16   2740   5920  999973679  RISE       1
Net_2355/main_1                               macrocell42      5349  11269  999985221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2355/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999987978p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978078  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell13   4752   5962  999987978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999987981p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978078  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell14   4749   5959  999987981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell14      0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999988793p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978078  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell15   3937   5147  999988793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell15      0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999989200p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978078  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell16   3530   4740  999989200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell16      0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2355/main_0
Capture Clock  : Net_2355/clock_0
Path slack     : 999990520p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (pid_clock:R#1 vs. pid_clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999978078  RISE       1
Net_2355/main_0                                          macrocell42    4760   5970  999990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2355/clock_0                                           macrocell42         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

