[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847057 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847057 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847057 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11292322 heartbeat IPC: 1.184 cumulative IPC: 1.184 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18344122 heartbeat IPC: 1.418 cumulative IPC: 1.291 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26125478 heartbeat IPC: 1.285 cumulative IPC: 1.289 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30650717 cumulative IPC: 1.305 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30650717 cumulative IPC: 1.305 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.305 instructions: 40000000 cycles: 30650717
CPU 0 Branch Prediction Accuracy: 95.71% MPKI: 9.677 Average ROB Occupancy at Mispredict: 49.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 7.804
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197771 HIT:     194162 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197771 HIT:     194162 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568573 HIT:     460515 MISS:     108058 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430588 HIT:     343556 MISS:      87032 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35414 HIT:      21462 MISS:      13952 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95492 HIT:      95240 MISS:        252 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        257 MISS:       6822 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3368327 HIT:    3096159 MISS:     272168 MSHR_MERGE:      72464
cpu0->cpu0_L1I LOAD         ACCESS:    3368327 HIT:    3096159 MISS:     272168 MSHR_MERGE:      72464
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.422 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13217914 HIT:   12797201 MISS:     420713 MSHR_MERGE:     147332
cpu0->cpu0_L1D LOAD         ACCESS:    7325987 HIT:    7027462 MISS:     298525 MSHR_MERGE:      67641
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884187 HIT:    5769093 MISS:     115094 MSHR_MERGE:      79676
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        646 MISS:       7094 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2978726 HIT:    2933633 MISS:      45093 MSHR_MERGE:      29220
cpu0->cpu0_ITLB LOAD         ACCESS:    2978726 HIT:    2933633 MISS:      45093 MSHR_MERGE:      29220
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.373 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12484079 HIT:   12241487 MISS:     242592 MSHR_MERGE:      60694
cpu0->cpu0_DTLB LOAD         ACCESS:   12484079 HIT:   12241487 MISS:     242592 MSHR_MERGE:      60694
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.842 cycles
cpu0->LLC TOTAL        ACCESS:     136595 HIT:     129263 MISS:       7332 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87032 HIT:      83869 MISS:       3163 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13952 HIT:      11235 MISS:       2717 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28789 HIT:      28681 MISS:        108 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6822 HIT:       5478 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 161.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        535
  ROW_BUFFER_MISS:       6689
  AVG DBUS CONGESTED CYCLE: 6.009
Channel 0 WQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:        119
  FULL:          0
Channel 0 REFRESHES ISSUED:       2554
