--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.081 ns
From           : GPIO[20]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.151 ns
From           : I2SAudioOut:I2SAO|outbit_o
To             : CDIN
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.334 ns
From           : CLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.891 ns
From           : DOUT
To             : q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 3.714 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 58.41 MHz ( period = 17.119 ns )
From           : AD_state[0]_OTERM497
To             : register[1]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 12.919 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 126.36 MHz ( period = 7.914 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.873 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 252.53 MHz ( period = 3.960 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 34.139 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 85.31 MHz ( period = 11.722 ns )
From           : Tx_fifo_enable
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 34.829 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 85.31 MHz ( period = 11.722 ns )
From           : Tx_fifo_enable
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -2.541 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : AD_state[0]_OTERM495
To             : AD_state[0]_OTERM495
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 17

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -2.240 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : AD_state[0]_OTERM495
To             : AD_state[0]_OTERM495
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 1

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -2.240 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : AD_state[0]_OTERM495
To             : AD_state[0]_OTERM495
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 1

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.199 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 19

--------------------------------------------------------------------------------------

