/* DCD Code TQMa7x Timing REV0003 */
DATA 4  0x30391000 0x00000002   /*SRC_DDRC_RCR*/
DATA 4  0x307a0000 0x01040001   /*DDRC_MSTR*/
DATA 4  0x307a01a0 0x80400003   /*DDRC_DFIUPD0*/
DATA 4  0x307a01a4 0x00100020   /*DDRC_DFIUPD1*/
DATA 4 0x307a01a8 0x80100004   /*DDRC_DFIUPD2*/
DATA 4 0x307a0064 0x0020005D   /*DDRC_RFSHTMG*/
DATA 4 0x307a0490 0x00000001   /*DDRC_MP_PCTRL_0*/
DATA 4 0x307a00d0 0x00020083   /*DDRC_INIT0*/
DATA 4 0x307a00d4 0x00690000   /*DDRC_INIT1*/
DATA 4 0x307a00dc 0x09300004   /*DDRC_INIT3*/
DATA 4 0x307a00e0 0x00480000   /*DDRC_INIT4*/
DATA 4 0x307a00e4 0x00100004   /*DDRC_INIT5*/
DATA 4 0x307a00f4 0x0000033F   /*DDRC_RANKCTL*/
DATA 4 0x307a0100 0x0A0E090A   /*DDRC_DRAMTMG0*/
DATA 4 0x307a0104 0x0004020E   /*DDRC_DRAMTMG1*/
DATA 4 0x307a0108 0x03050307   /*DDRC_DRAMTMG2*/
DATA 4 0x307a010c 0x00002006   /*DDRC_DRAMTMG3*/
DATA 4 0x307a0110 0x04020204   /*DDRC_DRAMTMG4*/
DATA 4 0x307a0114 0x03030202   /*DDRC_DRAMTMG5*/
DATA 4 0x307a0120 0x00000802   /*DDRC_DRAMTMG8*/
DATA 4 0x307a0180 0x00800020   /*DDRC_ZQCTL0*/
DATA 4 0x307a0184 0x02000100   /*DDRC_ZQCTL1*/
DATA 4 0x307a0190 0x02098204   /*DDRC_DFITMG0*/
DATA 4 0x307a0194 0x00030303   /*DDRC_DFITMG1*/
DATA 4 0x307a0200 0x0000001F   /*DDRC_ADDRMAP0*/
DATA 4 0x307a0204 0x00080808   /*DDRC_ADDRMAP1*/
DATA 4 0x307a0214 0x07070707   /*DDRC_ADDRMAP5*/
DATA 4 0x307a0218 0x07070707   /*DDRC_ADDRMAP6*/
DATA 4 0x307a0240 0x06000604   /*DDRC_ODTCFG*/
DATA 4 0x307a0244 0x00000001   /*DDRC_ODTMAP*/
DATA 4 0x30391000 0x00000000   /*SRC_DDRC_RCR*/
DATA 4 0x30790000 0x17420F40   /*DDR_PHY_PHY_CON0*/
DATA 4 0x30790004 0x10210100   /*DDR_PHY_PHY_CON1*/
DATA 4 0x30790010 0x00060807   /*DDR_PHY_PHY_CON4*/
DATA 4 0x307900b0 0x1010007E   /*DDR_PHY_MDLL_CON0*/
DATA 4 0x3079009c 0x00000924   /*DDR_PHY_DRVDS_CON0*/
/*DDR_PHY_CMD_DESKEW_CON0*/
/*DDR_PHY_CMD_DESKEW_CON1*/
/*DDR_PHY_CMD_DESKEW_CON2*/
/*DDR_PHY_CMD_DESKEW_CON3*/
/*DDR_PHY_LVL_CON0*/
DATA 4 0x30790020 0x08080808   /*DDR_PHY_OFFSET_RD_CON0 */
DATA 4 0x30790030 0x08080808   /*DDR_PHY_OFFSET_WR_CON0 */
DATA 4 0x30790050 0x01000010   /*DDR_PHY_CMD_SDLL_CON0*/
DATA 4 0x30790050 0x00000010   /*DDR_PHY_CMD_SDLL_CON0*/

DATA 4 0x307900c0 0x0C407304   /*DDR_PHY_ZQ_CON0*/
DATA 4 0x307900c0 0x0C447304   /*DDR_PHY_ZQ_CON0*/
DATA 4 0x307900c0 0x0C447306   /*DDR_PHY_ZQ_CON0*/
CHECK_BITS_SET 4 0x307900c4 0x1 /*ZQ Calibration is finished*/
DATA 4 0x307900c0 0x0C447304   /*DDR_PHY_ZQ_CON0*/
DATA 4 0x307900c0 0x0C407304   /*DDR_PHY_ZQ_CON0*/
