Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 19:07:11 2019
| Host         : Jannes-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file fourier_bram_wrapper_timing_summary_routed.rpt -pb fourier_bram_wrapper_timing_summary_routed.pb -rpx fourier_bram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fourier_bram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.747        0.000                      0                30238        0.028        0.000                      0                30238        3.750        0.000                       0                 10277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_2  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.747        0.000                      0                28888        0.028        0.000                      0                28888        3.750        0.000                       0                 10276  
clk_fpga_2                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.781        0.000                      0                 1350        0.303        0.000                      0                 1350  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 2.305ns (56.280%)  route 1.791ns (43.720%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.040 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.040    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_6
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.471    12.650    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.062    12.787    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.075ns  (logic 2.284ns (56.055%)  route 1.791ns (43.945%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.019 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.019    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_4
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.471    12.650    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.062    12.787    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.001ns  (logic 2.210ns (55.242%)  route 1.791ns (44.758%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.945 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.945    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_5
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.471    12.650    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.062    12.787    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.985ns  (logic 2.194ns (55.062%)  route 1.791ns (44.938%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.929 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.929    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_7
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.471    12.650    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y67         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.062    12.787    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.982ns  (logic 2.191ns (55.029%)  route 1.791ns (44.971%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.926 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.926    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_6
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.472    12.651    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.062    12.788    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.961ns  (logic 2.170ns (54.790%)  route 1.791ns (45.210%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.905 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.905    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_4
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.472    12.651    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.062    12.788    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.399ns  (logic 0.831ns (24.451%)  route 2.568ns (75.549%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.626     9.662    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.786 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.342    10.129    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.253 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          1.090    11.343    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y22         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.521    12.700    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y22         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    12.243    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.346ns  (logic 0.831ns (24.834%)  route 2.515ns (75.166%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 r  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.626     9.662    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_dataValid
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.786 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_fifo_i_1/O
                         net (fo=28, routed)          0.342    10.129    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.253 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=23, routed)          1.037    11.290    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X2Y22         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.521    12.700    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y22         RAMB18E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    12.243    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.887ns  (logic 2.096ns (53.929%)  route 1.791ns (46.071%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.831    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_5
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.472    12.651    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.062    12.788    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.871ns  (logic 2.080ns (53.739%)  route 1.791ns (46.261%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 7.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     7.944    fourier_bram_i/I2S_receiver_1/U0/CLK
    SLICE_X40Y58         FDRE                                         r  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.459     8.403 f  fourier_bram_i/I2S_receiver_1/U0/WR_EN_LEFT_reg/Q
                         net (fo=1, routed)           0.510     8.913    fourier_bram_i/i2sDataInLeft/i_i2sEn
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.037 f  fourier_bram_i/i2sDataInLeft/o_dftDataValid_INST_0/O
                         net (fo=68, routed)          0.670     9.707    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_dataValid
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.831 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3/O
                         net (fo=1, routed)           0.611    10.442    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_3_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.022 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.022    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.815 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.815    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_7
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.472    12.651    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X37Y66         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.062    12.788    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_awid_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.626     0.962    fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X47Y123        FDRE                                         r  fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.215     1.318    fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_awid_out_reg[2]_0[8]
    SLICE_X52Y122        FDRE                                         r  fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_awid_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.893     1.259    fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X52Y122        FDRE                                         r  fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_awid_out_reg[1]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.070     1.290    fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_awid_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.095%)  route 0.163ns (49.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.660     0.996    fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X58Y100        FDRE                                         r  fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.160 r  fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.163     1.323    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIC1
    SLICE_X54Y99         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.846     1.212    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X54Y99         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.291    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.557     0.893    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X33Y57         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[2]/Q
                         net (fo=1, routed)           0.106     1.140    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y23         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.867     1.233    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y23         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.107    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.557     0.893    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X33Y58         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoAddrDin_reg[3]/Q
                         net (fo=1, routed)           0.107     1.140    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y23         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.867     1.233    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y23         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.107    fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.564%)  route 0.196ns (54.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.564     0.900    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X32Y44         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[5]/Q
                         net (fo=1, routed)           0.196     1.259    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/o_qImag[5]
    SLICE_X32Y50         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.826     1.192    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X32Y50         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[5]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDCE (Hold_fdce_C_D)         0.064     1.226    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.529%)  route 0.285ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.558     0.894    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X32Y96         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.285     1.343    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/D[28]
    SLICE_X32Y102        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.912     1.278    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/aclk
    SLICE_X32Y102        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1065]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.063     1.306    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.548     0.884    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/Q
                         net (fo=1, routed)           0.108     1.132    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y28         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.855     1.221    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y28         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.095    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.548     0.884    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/Q
                         net (fo=1, routed)           0.108     1.132    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X2Y28         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.855     1.221    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y28         RAMB18E1                                     r  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     1.095    fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.877%)  route 0.201ns (55.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.662     0.998    fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X62Y100        FDRE                                         r  fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.201     1.363    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIB0
    SLICE_X62Y99         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.849     1.215    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X62Y99         RAMD32                                       r  fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.326    fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.921%)  route 0.231ns (62.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.565     0.901    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X35Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qImag_reg[22]/Q
                         net (fo=1, routed)           0.231     1.272    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/o_qImag[22]
    SLICE_X33Y51         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.826     1.192    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X33Y51         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[22]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.072     1.234    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24   fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24   fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13   fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13   fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y23   fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y23   fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y116  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y115  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y113  fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[11]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[12]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[13]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[13]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[18]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[18]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[2]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[3]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[4]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[4]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X33Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X33Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[6]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.316    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[6]
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X32Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X32Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[24]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y71         FDCE (Recov_fdce_C_CLR)     -0.361    12.360    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[24]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.456ns (6.919%)  route 6.135ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.650     2.944    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        6.135     9.535    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X32Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       1.467    12.646    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X32Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[5]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y71         FDCE (Recov_fdce_C_CLR)     -0.361    12.360    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin_reg[5]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[22]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/r_aReal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rr_aReal_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.987%)  route 0.345ns (71.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.345     1.377    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_reset
    SLICE_X41Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X41Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/rrr_aReal_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.730%)  route 0.350ns (71.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.350     1.381    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_reset
    SLICE_X40Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X40Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.730%)  route 0.350ns (71.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.555     0.891    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X45Y57         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1320, routed)        0.350     1.381    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_reset
    SLICE_X40Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10276, routed)       0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X40Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_aReal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.307    





