{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727119245251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727119245252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:20:44 2024 " "Processing started: Mon Sep 23 13:20:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727119245252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727119245252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_AES -c CPU_AES --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_AES -c CPU_AES --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727119245252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727119248163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727119248163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file packingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit " "Found entity 1: PackingUnit" {  } { { "PackingUnit.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/PackingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelalus.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallelalus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs " "Found entity 1: parallelALUs" {  } { { "parallelALUs.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packingunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file packingunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit_tb " "Found entity 1: PackingUnit_tb" {  } { { "PackingUnit_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/PackingUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelalus_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallelalus_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs_tb " "Found entity 1: parallelALUs_tb" {  } { { "parallelALUs_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727119281188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727119281188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallelALUs " "Elaborating entity \"parallelALUs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727119281314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_p0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_p0\"" {  } { { "parallelALUs.sv" "ALU_p0" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727119281405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mix_columns_matrix ALU.sv(19) " "Verilog HDL or VHDL warning at ALU.sv(19): object \"mix_columns_matrix\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727119281411 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c0 ALU.sv(80) " "Verilog HDL Always Construct warning at ALU.sv(80): inferring latch(es) for variable \"c0\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1727119281464 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 ALU.sv(80) " "Verilog HDL Always Construct warning at ALU.sv(80): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1727119281465 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 ALU.sv(80) " "Verilog HDL Always Construct warning at ALU.sv(80): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1727119281465 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c3 ALU.sv(80) " "Verilog HDL Always Construct warning at ALU.sv(80): inferring latch(es) for variable \"c3\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1727119281465 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mix_columns_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mix_columns_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727119281769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727119281769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727119281769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sbox " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sbox\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1727119281770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727119282333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:21:22 2024 " "Processing ended: Mon Sep 23 13:21:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727119282333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727119282333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727119282333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727119282333 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727119283174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727119284600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727119284600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:21:23 2024 " "Processing started: Mon Sep 23 13:21:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727119284600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1727119284600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CPU_AES CPU_AES " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CPU_AES CPU_AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1727119284600 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim CPU_AES CPU_AES " "Quartus(args): --rtl_sim CPU_AES CPU_AES" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1727119284600 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1727119287851 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1727119288225 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1727119288228 ""}
{ "Warning" "0" "" "Warning: File CPU_AES_run_msim_rtl_verilog.do already exists - backing up current file as CPU_AES_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File CPU_AES_run_msim_rtl_verilog.do already exists - backing up current file as CPU_AES_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1727119288601 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/Bryan_Gomez/Documents/cpuAES/simulation/modelsim/CPU_AES_run_msim_rtl_verilog.do" {  } { { "C:/Users/Bryan_Gomez/Documents/cpuAES/simulation/modelsim/CPU_AES_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/simulation/modelsim/CPU_AES_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/Bryan_Gomez/Documents/cpuAES/simulation/modelsim/CPU_AES_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1727119288632 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1727119288650 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1727119288658 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1727119288658 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan_Gomez/Documents/cpuAES/CPU_AES_nativelink_simulation.rpt" {  } { { "C:/Users/Bryan_Gomez/Documents/cpuAES/CPU_AES_nativelink_simulation.rpt" "0" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/CPU_AES_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan_Gomez/Documents/cpuAES/CPU_AES_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1727119288658 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1727119288659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727119288661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:21:28 2024 " "Processing ended: Mon Sep 23 13:21:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727119288661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727119288661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727119288661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727119288661 ""}
