module ALU_tb()                           ;  
reg [3:0]a, b                             ;  
reg [1:0]select                           ; 
wire [3:0]out                             ; 
wire zero, carry, sign, parity, overflow  ;  
reg [3:0]new_out                          ;


ALU dut (
         .a(a)              ,  
         .b(b)              ,  
         .select(select)    ,  
         .zero(zero)        ,  
         .carry(carry)      ,  
         .sign(sign)        ,  
         .parity(parity)    ,  
         .overflow(overflow),  
         .out(out)             
          )                 ;

initial begin
   repeat(200)
      begin
         stimulus();#5;
         
         if (new_out == out)
            $display("a = %b, b = %b, select = %b, out = %b, new_out = %b, zero = %b, carry = %b, sign = %b, parity = %b, overflow = %b, Testcase Passed", a, b, select, out, new_out, zero, carry, sign, parity, overflow);

         else
            $display("a = %b, b = %b, select = %b, out = %b, new_out = %b, zero = %b, carry = %b, sign = %b, parity = %b, overflow = %b Testcase Failed", a, b, select, out, new_out, zero, carry, sign, parity, overflow);

      end

end

task stimulus;
reg [3:0]A, B;
reg [1:0]Sl  ;  


begin
   A        = $random   ;
   B        = $random   ;
   Sl       = $random   ;
   a        = A         ;
   b        = B         ;
   select   = Sl        ;

end
endtask

endmodule
