set ::env(PROJECT_NAME) spi_master_controller
set ::env(DESIGN_TOP) SPI_MASTER_MODULE
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/spi_master_controller/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/spi_master_controller/rtl/SPI_MASTER_MODULE.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
