
timer_test.elf:     file format elf32-littlenios2
timer_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x020001b4

Program Header:
    LOAD off    0x00001020 vaddr 0x02000020 paddr 0x02000020 align 2**12
         filesz 0x00005cb4 memsz 0x00005f6c flags rwx
    LOAD off    0x00007000 vaddr 0x04001000 paddr 0x04001000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  04001000  04001000  00007000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  02000020  02000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000042fc  020001b4  020001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000004c  020044b0  020044b0  000054b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000017d8  020044fc  020044fc  000054fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002b8  02005cd4  02005cd4  00006cd4  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00007000  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000005d0  00000000  00000000  00007028  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000ae2  00000000  00000000  000075f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000ccbc  00000000  00000000  000080da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002e1f  00000000  00000000  00014d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00007b10  00000000  00000000  00017bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000cc0  00000000  00000000  0001f6c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000be3  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000013d4  00000000  00000000  00020f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00022340  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  00022360  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0002440d  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00024410  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00024415  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00024416  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00024417  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0002441b  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0002441f  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00024423  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0002442c  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00024435  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000006  00000000  00000000  0002443e  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000018  00000000  00000000  00024444  2**0
                  CONTENTS, READONLY
 29 .jdi          00004627  00000000  00000000  0002445c  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0005b9a9  00000000  00000000  00028a83  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04001000 l    d  .entry	00000000 .entry
02000020 l    d  .exceptions	00000000 .exceptions
020001b4 l    d  .text	00000000 .text
020044b0 l    d  .rodata	00000000 .rodata
020044fc l    d  .rwdata	00000000 .rwdata
02005cd4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
020001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
020002d0 l     F .text	00000064 ISR_timer1
02000334 l     F .text	000000e8 ISR_timer2
0200041c l     F .text	000000e4 timer_init
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0200450c l     O .rwdata	000000c8 epcs_flash
020045d4 l     O .rwdata	00001060 jtag_uart
02005634 l     O .rwdata	000000c4 uart
020008f4 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
020009b8 l     F .text	00000288 alt_epcs_flash_query
02000980 l     F .text	00000038 alt_flash_device_register
02000c40 l     F .text	00000108 alt_epcs_flash_memcmp
020010c8 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
02001518 l     F .text	00000228 altera_avalon_jtag_uart_irq
02001740 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
02001dbc l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0200207c l     F .text	0000009c altera_avalon_uart_irq
02002118 l     F .text	000000e0 altera_avalon_uart_rxirq
020021f8 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
020025e4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0200280c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
020029c4 l     F .text	00000038 epcs_await_wip_released
020029fc l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
02003190 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
020031f0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
020032d0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
020034c8 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
02003604 l     F .text	000000dc alt_file_locked
02003868 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
020058a0 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
02004298 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0200444c l     F .text	00000040 alt_sim_halt
02000fc8 g     F .text	00000090 alt_epcs_flash_get_info
020007cc g     F .text	0000006c alt_main
02005cfc g     O .bss	00000100 alt_irq
02005cd8 g     O .bss	00000004 j
04001000 g       *ABS*	00000000 __alt_mem_epcs_flash
00000000  w      *UND*	00000000 __errno
020028cc g     F .text	000000f8 epcs_sector_erase
04001000 g     F .entry	00000000 __reset
02005cf8 g     O .bss	00000004 errno
02005ce8 g     O .bss	00000004 alt_argv
0200dca0 g       *ABS*	00000000 _gp
02005720 g     O .rwdata	00000180 alt_fd_list
02002bd0 g     F .text	00000064 epcs_write_status_register
02003d24 g     F .text	00000094 alt_find_dev
02004050 g     F .text	000000a0 memcpy
0200358c g     F .text	00000078 alt_io_redirect
020044b0 g       *ABS*	00000000 __DTOR_END__
0200115c g     F .text	0000011c alt_epcs_flash_write_block
02001958 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
02005cdc g     O .bss	00000004 flag
020044fc g     O .rwdata	00000010 timer_prd
02005cb4 g     O .rwdata	00000004 alt_max_fd
02001058 g     F .text	00000070 alt_epcs_flash_erase_block
02005cd0 g     O .rwdata	00000004 _global_impure_ptr
02002ee8 g     F .text	00000058 epcs_exit_4_bytes_mode
02005f8c g       *ABS*	00000000 __bss_end
020006d4 g     F .text	000000f8 alt_iic_isr_register
020039c0 g     F .text	0000010c alt_tick
02001fb4 g     F .text	000000c8 altera_avalon_uart_init
0200068c g     F .text	00000048 alt_ic_irq_enabled
02003928 g     F .text	00000098 alt_alarm_stop
02005ce0 g     O .bss	00000004 alt_irq_active
020000ec g     F .exceptions	000000c8 alt_irq_handler
020056f8 g     O .rwdata	00000028 alt_dev_null
02005cac g     O .rwdata	00000008 alt_dev_list
02002da4 g     F .text	0000006c epcs_read_electronic_signature
02005f8c g       *ABS*	00000000 end
02002644 g     F .text	000001c8 altera_avalon_uart_write
02001458 g     F .text	000000c0 altera_avalon_jtag_uart_init
02005cd4 g     O .bss	00000004 i
020044ac g       *ABS*	00000000 __CTOR_LIST__
04000000 g       *ABS*	00000000 __alt_stack_pointer
02001e2c g     F .text	00000090 alt_avalon_timer_sc_init
02001f14 g     F .text	00000058 altera_avalon_uart_write_fd
02001f6c g     F .text	00000048 altera_avalon_uart_close_fd
02001b7c g     F .text	00000240 altera_avalon_jtag_uart_write
0200429c g     F .text	000001b0 __call_exitprocs
020001b4 g     F .text	00000048 _start
02005cf0 g     O .bss	00000004 _alt_tick_rate
02003aec g     F .text	00000238 alt_avalon_spi_command
02005cf4 g     O .bss	00000004 _alt_nticks
0200086c g     F .text	00000088 alt_sys_init
02004164 g     F .text	00000134 __register_exitproc
020017f0 g     F .text	00000074 altera_avalon_jtag_uart_close
0200286c g     F .text	00000060 epcs_read_status_register
02001310 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
02003ed8 g     F .text	000000b8 alt_get_fd
02002e10 g     F .text	00000080 epcs_read_device_id
02003fdc g     F .text	00000074 memcmp
020013c0 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
02005f8c g       *ABS*	00000000 __alt_stack_base
02001408 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
02003db8 g     F .text	00000120 alt_find_file
0200321c g     F .text	000000b4 alt_dev_llist_insert
02005cbc g     O .rwdata	00000008 alt_flash_dev_list
02005cd4 g       *ABS*	00000000 __bss_start
020001fc g     F .text	000000d4 main
02005cec g     O .bss	00000004 alt_envp
02001368 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
02005dfc g     O .bss	00000190 _atexit0
02005cb8 g     O .rwdata	00000004 alt_errno
020044b0 g       *ABS*	00000000 __CTOR_END__
02000d48 g     F .text	00000280 alt_epcs_flash_write
020044b0 g       *ABS*	00000000 __DTOR_LIST__
02000838 g     F .text	00000034 alt_irq_init
020038c8 g     F .text	00000060 alt_release_fd
02003f90 g     F .text	00000014 atexit
02005ccc g     O .rwdata	00000004 _impure_ptr
02005ce4 g     O .bss	00000004 alt_argc
02003394 g     F .text	00000064 _do_dtors
02000020 g       .exceptions	00000000 alt_irq_entry
02005ca4 g     O .rwdata	00000008 alt_fs_list
02002a34 g     F .text	0000014c epcs_read_buffer
0200092c g     F .text	00000054 alt_epcs_flash_init
02000500 g     F .text	00000050 alt_ic_isr_register
02005cd4 g       *ABS*	00000000 _edata
02001ebc g     F .text	00000058 altera_avalon_uart_read_fd
02005f8c g       *ABS*	00000000 _end
020033f8 g     F .text	0000007c alt_flash_open_dev
02001864 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
020005ec g     F .text	000000a0 alt_ic_irq_disable
02002e90 g     F .text	00000058 epcs_enter_4_bytes_mode
02003acc g     F .text	00000020 altera_nios2_qsys_irq_init
02003fa4 g     F .text	00000038 exit
02003474 g     F .text	00000054 alt_flash_close_dev
04000000 g       *ABS*	00000000 __alt_data_end
02000020 g     F .exceptions	00000000 alt_exception
02000000 g       *ABS*	00000000 __alt_mem_sdram
02002354 g     F .text	00000060 altera_avalon_uart_close
0200448c g     F .text	00000020 _exit
02002f40 g     F .text	00000154 alt_alarm_start
020040f0 g     F .text	00000074 strlen
02002b80 g     F .text	00000050 epcs_write_enable
020036e0 g     F .text	00000188 open
02005ca0 g     O .rwdata	00000004 alt_priority_mask
02000550 g     F .text	0000009c alt_ic_irq_enable
020023b4 g     F .text	00000230 altera_avalon_uart_read
02001278 g     F .text	00000098 alt_epcs_flash_read
02005cc4 g     O .rwdata	00000008 alt_alarm_list
02003330 g     F .text	00000064 _do_ctors
02003094 g     F .text	000000fc close
00000000  w      *UND*	00000000 free
02002c34 g     F .text	00000170 epcs_write_buffer



Disassembly of section .exceptions:

02000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2000020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2000024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 200002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 200003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2000040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2000044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 200004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 200005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 200006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 200007c:	10000326 	beq	r2,zero,200008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2000080:	20000226 	beq	r4,zero,200008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2000084:	20000ec0 	call	20000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2000088:	00000306 	br	2000098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 200008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2000090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 2000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 2000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 200009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 20000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 20000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 20000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 20000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 20000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 20000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 20000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 20000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 20000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 20000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 20000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 20000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 20000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 20000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 20000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 20000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 20000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 20000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 20000e8:	ef80083a 	eret

020000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 20000ec:	defff904 	addi	sp,sp,-28
 20000f0:	dfc00615 	stw	ra,24(sp)
 20000f4:	df000515 	stw	fp,20(sp)
 20000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 20000fc:	0005313a 	rdctl	r2,ipending
 2000100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2000104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2000108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 200010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2000110:	00800044 	movi	r2,1
 2000114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2000118:	e0ffff17 	ldw	r3,-4(fp)
 200011c:	e0bffe17 	ldw	r2,-8(fp)
 2000120:	1884703a 	and	r2,r3,r2
 2000124:	1005003a 	cmpeq	r2,r2,zero
 2000128:	1000161e 	bne	r2,zero,2000184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 200012c:	e0bffd17 	ldw	r2,-12(fp)
 2000130:	00c08034 	movhi	r3,512
 2000134:	18d73f04 	addi	r3,r3,23804
 2000138:	100490fa 	slli	r2,r2,3
 200013c:	10c5883a 	add	r2,r2,r3
 2000140:	11400017 	ldw	r5,0(r2)
 2000144:	e0bffd17 	ldw	r2,-12(fp)
 2000148:	00c08034 	movhi	r3,512
 200014c:	18d73f04 	addi	r3,r3,23804
 2000150:	100490fa 	slli	r2,r2,3
 2000154:	10c5883a 	add	r2,r2,r3
 2000158:	10800104 	addi	r2,r2,4
 200015c:	11000017 	ldw	r4,0(r2)
 2000160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2000164:	0005313a 	rdctl	r2,ipending
 2000168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2000170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2000174:	e0bfff17 	ldw	r2,-4(fp)
 2000178:	1004c03a 	cmpne	r2,r2,zero
 200017c:	103fe31e 	bne	r2,zero,200010c <alt_irq_handler+0x20>
 2000180:	00000706 	br	20001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2000184:	e0bffe17 	ldw	r2,-8(fp)
 2000188:	1085883a 	add	r2,r2,r2
 200018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 2000190:	e0bffd17 	ldw	r2,-12(fp)
 2000194:	10800044 	addi	r2,r2,1
 2000198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 200019c:	003fde06 	br	2000118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 20001a0:	e037883a 	mov	sp,fp
 20001a4:	dfc00117 	ldw	ra,4(sp)
 20001a8:	df000017 	ldw	fp,0(sp)
 20001ac:	dec00204 	addi	sp,sp,8
 20001b0:	f800283a 	ret

Disassembly of section .text:

020001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 20001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 20001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 20001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 20001c0:	00bffd16 	blt	zero,r2,20001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 20001c4:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
 20001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 20001cc:	06808034 	movhi	gp,512
    ori gp, gp, %lo(_gp)
 20001d0:	d6b72814 	ori	gp,gp,56480
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 20001d4:	00808034 	movhi	r2,512
    ori r2, r2, %lo(__bss_start)
 20001d8:	10973514 	ori	r2,r2,23764

    movhi r3, %hi(__bss_end)
 20001dc:	00c08034 	movhi	r3,512
    ori r3, r3, %lo(__bss_end)
 20001e0:	18d7e314 	ori	r3,r3,24460

    beq r2, r3, 1f
 20001e4:	10c00326 	beq	r2,r3,20001f4 <_start+0x40>

0:
    stw zero, (r2)
 20001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 20001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 20001f0:	10fffd36 	bltu	r2,r3,20001e8 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 20001f4:	20007cc0 	call	20007cc <alt_main>

020001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 20001f8:	003fff06 	br	20001f8 <alt_after_alt_main>

020001fc <main>:
 *         Name:  main
 *  Description:  
 * =====================================================================================
 */
int main(void)
{
 20001fc:	defffd04 	addi	sp,sp,-12
 2000200:	dfc00215 	stw	ra,8(sp)
 2000204:	df000115 	stw	fp,4(sp)
 2000208:	df000104 	addi	fp,sp,4
	//初始化Timer
	//timer_init();

	//清除Timer1中断标志寄存器
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER1_BASE, 0x00);
 200020c:	00810034 	movhi	r2,1024
 2000210:	10880804 	addi	r2,r2,8224
 2000214:	10000035 	stwio	zero,0(r2)
	//设置Timer1周期
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER1_BASE,80000000);
 2000218:	00c10034 	movhi	r3,1024
 200021c:	18c80a04 	addi	r3,r3,8232
 2000220:	00813174 	movhi	r2,1221
 2000224:	10ad0004 	addi	r2,r2,-19456
 2000228:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER1_BASE, 80000000 >> 16);
 200022c:	00c10034 	movhi	r3,1024
 2000230:	18c80b04 	addi	r3,r3,8236
 2000234:	00813104 	movi	r2,1220
 2000238:	18800035 	stwio	r2,0(r3)
	//允许Timer1中断
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER1_BASE, 0x07);
 200023c:	00c10034 	movhi	r3,1024
 2000240:	18c80904 	addi	r3,r3,8228
 2000244:	008001c4 	movi	r2,7
 2000248:	18800035 	stwio	r2,0(r3)
	//注册Timer1中断
	alt_ic_isr_register(TIMER1_IRQ_INTERRUPT_CONTROLLER_ID,TIMER1_IRQ, ISR_timer1,(void *)TIMER1_BASE,0x0);
 200024c:	01808034 	movhi	r6,512
 2000250:	3180b404 	addi	r6,r6,720
 2000254:	d8000015 	stw	zero,0(sp)
 2000258:	0009883a 	mov	r4,zero
 200025c:	01400104 	movi	r5,4
 2000260:	01c10034 	movhi	r7,1024
 2000264:	39c80804 	addi	r7,r7,8224
 2000268:	20005000 	call	2000500 <alt_ic_isr_register>

	//清除Timer2中断标志寄存器
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER2_BASE, 0x00);
 200026c:	00810034 	movhi	r2,1024
 2000270:	10880004 	addi	r2,r2,8192
 2000274:	10000035 	stwio	zero,0(r2)
	//设置Timer2周期
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER2_BASE,400000000);
 2000278:	00c10034 	movhi	r3,1024
 200027c:	18c80204 	addi	r3,r3,8200
 2000280:	0085f634 	movhi	r2,6104
 2000284:	10a10004 	addi	r2,r2,-31744
 2000288:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER2_BASE, 400000000 >> 16);
 200028c:	00c10034 	movhi	r3,1024
 2000290:	18c80304 	addi	r3,r3,8204
 2000294:	0085f5c4 	movi	r2,6103
 2000298:	18800035 	stwio	r2,0(r3)
	//允许Timer2中断
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER2_BASE, 0x07);
 200029c:	00c10034 	movhi	r3,1024
 20002a0:	18c80104 	addi	r3,r3,8196
 20002a4:	008001c4 	movi	r2,7
 20002a8:	18800035 	stwio	r2,0(r3)
	//注册Timer2中断
	alt_ic_isr_register(TIMER2_IRQ_INTERRUPT_CONTROLLER_ID,TIMER2_IRQ, ISR_timer2,(void *)TIMER2_BASE,0x0);
 20002ac:	01808034 	movhi	r6,512
 20002b0:	3180cd04 	addi	r6,r6,820
 20002b4:	d8000015 	stw	zero,0(sp)
 20002b8:	0009883a 	mov	r4,zero
 20002bc:	01400144 	movi	r5,5
 20002c0:	01c10034 	movhi	r7,1024
 20002c4:	39c80004 	addi	r7,r7,8192
 20002c8:	20005000 	call	2000500 <alt_ic_isr_register>

	while(1);
 20002cc:	003fff06 	br	20002cc <main+0xd0>

020002d0 <ISR_timer1>:
 *         Name:  ISR_timer
 *  Description:  
 * =====================================================================================
 */
static void ISR_timer1(void *context, alt_u32 id)
{  
 20002d0:	defffd04 	addi	sp,sp,-12
 20002d4:	df000215 	stw	fp,8(sp)
 20002d8:	df000204 	addi	fp,sp,8
 20002dc:	e13ffe15 	stw	r4,-8(fp)
 20002e0:	e17fff15 	stw	r5,-4(fp)
	//控制流水灯闪烁，一共四个LED
	LED->DATA = 1<<i;
 20002e4:	01210034 	movhi	r4,33792
 20002e8:	21082804 	addi	r4,r4,8352
 20002ec:	d0e00d17 	ldw	r3,-32716(gp)
 20002f0:	00800044 	movi	r2,1
 20002f4:	10c4983a 	sll	r2,r2,r3
 20002f8:	20800015 	stw	r2,0(r4)

	i++;
 20002fc:	d0a00d17 	ldw	r2,-32716(gp)
 2000300:	10800044 	addi	r2,r2,1
 2000304:	d0a00d15 	stw	r2,-32716(gp)

	if(i == 4)
 2000308:	d0a00d17 	ldw	r2,-32716(gp)
 200030c:	10800118 	cmpnei	r2,r2,4
 2000310:	1000011e 	bne	r2,zero,2000318 <ISR_timer1+0x48>
		i = 0;    
 2000314:	d0200d15 	stw	zero,-32716(gp)

	//清除Timer中断标志寄存器
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER1_BASE, 0x00);
 2000318:	00810034 	movhi	r2,1024
 200031c:	10880804 	addi	r2,r2,8224
 2000320:	10000035 	stwio	zero,0(r2)
}
 2000324:	e037883a 	mov	sp,fp
 2000328:	df000017 	ldw	fp,0(sp)
 200032c:	dec00104 	addi	sp,sp,4
 2000330:	f800283a 	ret

02000334 <ISR_timer2>:
 *         Name:  ISR_timer2
 *  Description:  通过定时器2来改变定时器1的周期，改变后需要重新启动定时器
 * =====================================================================================
 */
static void ISR_timer2(void *context, alt_u32 id)
{
 2000334:	defffd04 	addi	sp,sp,-12
 2000338:	df000215 	stw	fp,8(sp)
 200033c:	df000204 	addi	fp,sp,8
 2000340:	e13ffe15 	stw	r4,-8(fp)
 2000344:	e17fff15 	stw	r5,-4(fp)
	//改变定时器1的周期
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER1_BASE, timer_prd[j]);
 2000348:	d0a00e17 	ldw	r2,-32712(gp)
 200034c:	00c08034 	movhi	r3,512
 2000350:	18d13f04 	addi	r3,r3,17660
 2000354:	1085883a 	add	r2,r2,r2
 2000358:	1085883a 	add	r2,r2,r2
 200035c:	10c5883a 	add	r2,r2,r3
 2000360:	10800017 	ldw	r2,0(r2)
 2000364:	1007883a 	mov	r3,r2
 2000368:	00810034 	movhi	r2,1024
 200036c:	10880a04 	addi	r2,r2,8232
 2000370:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER1_BASE, timer_prd[j] >> 16);  
 2000374:	d0a00e17 	ldw	r2,-32712(gp)
 2000378:	00c08034 	movhi	r3,512
 200037c:	18d13f04 	addi	r3,r3,17660
 2000380:	1085883a 	add	r2,r2,r2
 2000384:	1085883a 	add	r2,r2,r2
 2000388:	10c5883a 	add	r2,r2,r3
 200038c:	10800017 	ldw	r2,0(r2)
 2000390:	1004d43a 	srli	r2,r2,16
 2000394:	1007883a 	mov	r3,r2
 2000398:	00810034 	movhi	r2,1024
 200039c:	10880b04 	addi	r2,r2,8236
 20003a0:	10c00035 	stwio	r3,0(r2)

	//重新启动定时器
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER1_BASE, 0x07); 
 20003a4:	00c10034 	movhi	r3,1024
 20003a8:	18c80904 	addi	r3,r3,8228
 20003ac:	008001c4 	movi	r2,7
 20003b0:	18800035 	stwio	r2,0(r3)

	//闪烁频率先高后低然后又变高
	if(j == 0)
 20003b4:	d0a00e17 	ldw	r2,-32712(gp)
 20003b8:	1004c03a 	cmpne	r2,r2,zero
 20003bc:	1000011e 	bne	r2,zero,20003c4 <ISR_timer2+0x90>
		flag = 0;
 20003c0:	d0200f15 	stw	zero,-32708(gp)
	if(j == 3)
 20003c4:	d0a00e17 	ldw	r2,-32712(gp)
 20003c8:	108000d8 	cmpnei	r2,r2,3
 20003cc:	1000021e 	bne	r2,zero,20003d8 <ISR_timer2+0xa4>
		flag = 1;
 20003d0:	00800044 	movi	r2,1
 20003d4:	d0a00f15 	stw	r2,-32708(gp)

	if(flag == 0){
 20003d8:	d0a00f17 	ldw	r2,-32708(gp)
 20003dc:	1004c03a 	cmpne	r2,r2,zero
 20003e0:	1000041e 	bne	r2,zero,20003f4 <ISR_timer2+0xc0>
		j++;
 20003e4:	d0a00e17 	ldw	r2,-32712(gp)
 20003e8:	10800044 	addi	r2,r2,1
 20003ec:	d0a00e15 	stw	r2,-32712(gp)
 20003f0:	00000306 	br	2000400 <ISR_timer2+0xcc>
	}
	else{
		j--;
 20003f4:	d0a00e17 	ldw	r2,-32712(gp)
 20003f8:	10bfffc4 	addi	r2,r2,-1
 20003fc:	d0a00e15 	stw	r2,-32712(gp)
	}

	//清除中断标志位
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER2_BASE, 0);  
 2000400:	00810034 	movhi	r2,1024
 2000404:	10880004 	addi	r2,r2,8192
 2000408:	10000035 	stwio	zero,0(r2)
}
 200040c:	e037883a 	mov	sp,fp
 2000410:	df000017 	ldw	fp,0(sp)
 2000414:	dec00104 	addi	sp,sp,4
 2000418:	f800283a 	ret

0200041c <timer_init>:
 *         Name:  timer_init
 *  Description:  
 * =====================================================================================
 */
void timer_init(void)    //初始化中断
{
 200041c:	defffd04 	addi	sp,sp,-12
 2000420:	dfc00215 	stw	ra,8(sp)
 2000424:	df000115 	stw	fp,4(sp)
 2000428:	df000104 	addi	fp,sp,4
	//清除Timer1中断标志寄存器
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER1_BASE, 0x00);
 200042c:	00810034 	movhi	r2,1024
 2000430:	10880804 	addi	r2,r2,8224
 2000434:	10000035 	stwio	zero,0(r2)
	//设置Timer1周期
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER1_BASE,80000000);
 2000438:	00c10034 	movhi	r3,1024
 200043c:	18c80a04 	addi	r3,r3,8232
 2000440:	00813174 	movhi	r2,1221
 2000444:	10ad0004 	addi	r2,r2,-19456
 2000448:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER1_BASE, 80000000 >> 16);
 200044c:	00c10034 	movhi	r3,1024
 2000450:	18c80b04 	addi	r3,r3,8236
 2000454:	00813104 	movi	r2,1220
 2000458:	18800035 	stwio	r2,0(r3)
	//允许Timer1中断
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER1_BASE, 0x07);     
 200045c:	00c10034 	movhi	r3,1024
 2000460:	18c80904 	addi	r3,r3,8228
 2000464:	008001c4 	movi	r2,7
 2000468:	18800035 	stwio	r2,0(r3)
	//注册Timer1中断
	alt_ic_isr_register(TIMER1_IRQ_INTERRUPT_CONTROLLER_ID,TIMER1_IRQ, ISR_timer1,(void *)TIMER1_BASE,0x0);
 200046c:	01808034 	movhi	r6,512
 2000470:	3180b404 	addi	r6,r6,720
 2000474:	d8000015 	stw	zero,0(sp)
 2000478:	0009883a 	mov	r4,zero
 200047c:	01400104 	movi	r5,4
 2000480:	01c10034 	movhi	r7,1024
 2000484:	39c80804 	addi	r7,r7,8224
 2000488:	20005000 	call	2000500 <alt_ic_isr_register>

	//清除Timer2中断标志寄存器
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER2_BASE, 0x00);
 200048c:	00810034 	movhi	r2,1024
 2000490:	10880004 	addi	r2,r2,8192
 2000494:	10000035 	stwio	zero,0(r2)
	//设置Timer2周期
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER2_BASE,400000000);
 2000498:	00c10034 	movhi	r3,1024
 200049c:	18c80204 	addi	r3,r3,8200
 20004a0:	0085f634 	movhi	r2,6104
 20004a4:	10a10004 	addi	r2,r2,-31744
 20004a8:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER2_BASE, 400000000 >> 16);
 20004ac:	00c10034 	movhi	r3,1024
 20004b0:	18c80304 	addi	r3,r3,8204
 20004b4:	0085f5c4 	movi	r2,6103
 20004b8:	18800035 	stwio	r2,0(r3)
	//允许Timer2中断
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER2_BASE, 0x07);
 20004bc:	00c10034 	movhi	r3,1024
 20004c0:	18c80104 	addi	r3,r3,8196
 20004c4:	008001c4 	movi	r2,7
 20004c8:	18800035 	stwio	r2,0(r3)
	//注册Timer2中断
	alt_ic_isr_register(TIMER2_IRQ_INTERRUPT_CONTROLLER_ID,TIMER2_IRQ, ISR_timer2,(void *)TIMER2_BASE,0x0);
 20004cc:	01808034 	movhi	r6,512
 20004d0:	3180cd04 	addi	r6,r6,820
 20004d4:	d8000015 	stw	zero,0(sp)
 20004d8:	0009883a 	mov	r4,zero
 20004dc:	01400144 	movi	r5,5
 20004e0:	01c10034 	movhi	r7,1024
 20004e4:	39c80004 	addi	r7,r7,8192
 20004e8:	20005000 	call	2000500 <alt_ic_isr_register>
}
 20004ec:	e037883a 	mov	sp,fp
 20004f0:	dfc00117 	ldw	ra,4(sp)
 20004f4:	df000017 	ldw	fp,0(sp)
 20004f8:	dec00204 	addi	sp,sp,8
 20004fc:	f800283a 	ret

02000500 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 2000500:	defff904 	addi	sp,sp,-28
 2000504:	dfc00615 	stw	ra,24(sp)
 2000508:	df000515 	stw	fp,20(sp)
 200050c:	df000504 	addi	fp,sp,20
 2000510:	e13ffc15 	stw	r4,-16(fp)
 2000514:	e17ffd15 	stw	r5,-12(fp)
 2000518:	e1bffe15 	stw	r6,-8(fp)
 200051c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 2000520:	e0800217 	ldw	r2,8(fp)
 2000524:	d8800015 	stw	r2,0(sp)
 2000528:	e13ffc17 	ldw	r4,-16(fp)
 200052c:	e17ffd17 	ldw	r5,-12(fp)
 2000530:	e1bffe17 	ldw	r6,-8(fp)
 2000534:	e1ffff17 	ldw	r7,-4(fp)
 2000538:	20006d40 	call	20006d4 <alt_iic_isr_register>
}  
 200053c:	e037883a 	mov	sp,fp
 2000540:	dfc00117 	ldw	ra,4(sp)
 2000544:	df000017 	ldw	fp,0(sp)
 2000548:	dec00204 	addi	sp,sp,8
 200054c:	f800283a 	ret

02000550 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 2000550:	defff904 	addi	sp,sp,-28
 2000554:	df000615 	stw	fp,24(sp)
 2000558:	df000604 	addi	fp,sp,24
 200055c:	e13ffe15 	stw	r4,-8(fp)
 2000560:	e17fff15 	stw	r5,-4(fp)
 2000564:	e0bfff17 	ldw	r2,-4(fp)
 2000568:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 200056c:	0005303a 	rdctl	r2,status
 2000570:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2000574:	e0fffb17 	ldw	r3,-20(fp)
 2000578:	00bfff84 	movi	r2,-2
 200057c:	1884703a 	and	r2,r3,r2
 2000580:	1001703a 	wrctl	status,r2
  
  return context;
 2000584:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2000588:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 200058c:	e0fffc17 	ldw	r3,-16(fp)
 2000590:	00800044 	movi	r2,1
 2000594:	10c4983a 	sll	r2,r2,r3
 2000598:	1007883a 	mov	r3,r2
 200059c:	00808034 	movhi	r2,512
 20005a0:	10973804 	addi	r2,r2,23776
 20005a4:	10800017 	ldw	r2,0(r2)
 20005a8:	1886b03a 	or	r3,r3,r2
 20005ac:	00808034 	movhi	r2,512
 20005b0:	10973804 	addi	r2,r2,23776
 20005b4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 20005b8:	00808034 	movhi	r2,512
 20005bc:	10973804 	addi	r2,r2,23776
 20005c0:	10800017 	ldw	r2,0(r2)
 20005c4:	100170fa 	wrctl	ienable,r2
 20005c8:	e0bffd17 	ldw	r2,-12(fp)
 20005cc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20005d0:	e0bffa17 	ldw	r2,-24(fp)
 20005d4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 20005d8:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 20005dc:	e037883a 	mov	sp,fp
 20005e0:	df000017 	ldw	fp,0(sp)
 20005e4:	dec00104 	addi	sp,sp,4
 20005e8:	f800283a 	ret

020005ec <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 20005ec:	defff904 	addi	sp,sp,-28
 20005f0:	df000615 	stw	fp,24(sp)
 20005f4:	df000604 	addi	fp,sp,24
 20005f8:	e13ffe15 	stw	r4,-8(fp)
 20005fc:	e17fff15 	stw	r5,-4(fp)
 2000600:	e0bfff17 	ldw	r2,-4(fp)
 2000604:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2000608:	0005303a 	rdctl	r2,status
 200060c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2000610:	e0fffb17 	ldw	r3,-20(fp)
 2000614:	00bfff84 	movi	r2,-2
 2000618:	1884703a 	and	r2,r3,r2
 200061c:	1001703a 	wrctl	status,r2
  
  return context;
 2000620:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2000624:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 2000628:	e0fffc17 	ldw	r3,-16(fp)
 200062c:	00800044 	movi	r2,1
 2000630:	10c4983a 	sll	r2,r2,r3
 2000634:	0084303a 	nor	r2,zero,r2
 2000638:	1007883a 	mov	r3,r2
 200063c:	00808034 	movhi	r2,512
 2000640:	10973804 	addi	r2,r2,23776
 2000644:	10800017 	ldw	r2,0(r2)
 2000648:	1886703a 	and	r3,r3,r2
 200064c:	00808034 	movhi	r2,512
 2000650:	10973804 	addi	r2,r2,23776
 2000654:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2000658:	00808034 	movhi	r2,512
 200065c:	10973804 	addi	r2,r2,23776
 2000660:	10800017 	ldw	r2,0(r2)
 2000664:	100170fa 	wrctl	ienable,r2
 2000668:	e0bffd17 	ldw	r2,-12(fp)
 200066c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2000670:	e0bffa17 	ldw	r2,-24(fp)
 2000674:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2000678:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 200067c:	e037883a 	mov	sp,fp
 2000680:	df000017 	ldw	fp,0(sp)
 2000684:	dec00104 	addi	sp,sp,4
 2000688:	f800283a 	ret

0200068c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 200068c:	defffc04 	addi	sp,sp,-16
 2000690:	df000315 	stw	fp,12(sp)
 2000694:	df000304 	addi	fp,sp,12
 2000698:	e13ffe15 	stw	r4,-8(fp)
 200069c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 20006a0:	000530fa 	rdctl	r2,ienable
 20006a4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 20006a8:	e0ffff17 	ldw	r3,-4(fp)
 20006ac:	00800044 	movi	r2,1
 20006b0:	10c4983a 	sll	r2,r2,r3
 20006b4:	1007883a 	mov	r3,r2
 20006b8:	e0bffd17 	ldw	r2,-12(fp)
 20006bc:	1884703a 	and	r2,r3,r2
 20006c0:	1004c03a 	cmpne	r2,r2,zero
}
 20006c4:	e037883a 	mov	sp,fp
 20006c8:	df000017 	ldw	fp,0(sp)
 20006cc:	dec00104 	addi	sp,sp,4
 20006d0:	f800283a 	ret

020006d4 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 20006d4:	defff404 	addi	sp,sp,-48
 20006d8:	dfc00b15 	stw	ra,44(sp)
 20006dc:	df000a15 	stw	fp,40(sp)
 20006e0:	df000a04 	addi	fp,sp,40
 20006e4:	e13ffb15 	stw	r4,-20(fp)
 20006e8:	e17ffc15 	stw	r5,-16(fp)
 20006ec:	e1bffd15 	stw	r6,-12(fp)
 20006f0:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 20006f4:	00bffa84 	movi	r2,-22
 20006f8:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 20006fc:	e0bffc17 	ldw	r2,-16(fp)
 2000700:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 2000704:	e0bff917 	ldw	r2,-28(fp)
 2000708:	10800808 	cmpgei	r2,r2,32
 200070c:	1000291e 	bne	r2,zero,20007b4 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2000710:	0005303a 	rdctl	r2,status
 2000714:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2000718:	e0fff717 	ldw	r3,-36(fp)
 200071c:	00bfff84 	movi	r2,-2
 2000720:	1884703a 	and	r2,r3,r2
 2000724:	1001703a 	wrctl	status,r2
  
  return context;
 2000728:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 200072c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 2000730:	e0bff917 	ldw	r2,-28(fp)
 2000734:	00c08034 	movhi	r3,512
 2000738:	18d73f04 	addi	r3,r3,23804
 200073c:	100490fa 	slli	r2,r2,3
 2000740:	10c7883a 	add	r3,r2,r3
 2000744:	e0bffd17 	ldw	r2,-12(fp)
 2000748:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 200074c:	e0bff917 	ldw	r2,-28(fp)
 2000750:	00c08034 	movhi	r3,512
 2000754:	18d73f04 	addi	r3,r3,23804
 2000758:	100490fa 	slli	r2,r2,3
 200075c:	10c5883a 	add	r2,r2,r3
 2000760:	10c00104 	addi	r3,r2,4
 2000764:	e0bffe17 	ldw	r2,-8(fp)
 2000768:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 200076c:	e0bffd17 	ldw	r2,-12(fp)
 2000770:	1005003a 	cmpeq	r2,r2,zero
 2000774:	1000051e 	bne	r2,zero,200078c <alt_iic_isr_register+0xb8>
 2000778:	e17ff917 	ldw	r5,-28(fp)
 200077c:	e13ffb17 	ldw	r4,-20(fp)
 2000780:	20005500 	call	2000550 <alt_ic_irq_enable>
 2000784:	e0bfff15 	stw	r2,-4(fp)
 2000788:	00000406 	br	200079c <alt_iic_isr_register+0xc8>
 200078c:	e17ff917 	ldw	r5,-28(fp)
 2000790:	e13ffb17 	ldw	r4,-20(fp)
 2000794:	20005ec0 	call	20005ec <alt_ic_irq_disable>
 2000798:	e0bfff15 	stw	r2,-4(fp)
 200079c:	e0bfff17 	ldw	r2,-4(fp)
 20007a0:	e0bffa15 	stw	r2,-24(fp)
 20007a4:	e0bff817 	ldw	r2,-32(fp)
 20007a8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20007ac:	e0bff617 	ldw	r2,-40(fp)
 20007b0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 20007b4:	e0bffa17 	ldw	r2,-24(fp)
}
 20007b8:	e037883a 	mov	sp,fp
 20007bc:	dfc00117 	ldw	ra,4(sp)
 20007c0:	df000017 	ldw	fp,0(sp)
 20007c4:	dec00204 	addi	sp,sp,8
 20007c8:	f800283a 	ret

020007cc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 20007cc:	defffd04 	addi	sp,sp,-12
 20007d0:	dfc00215 	stw	ra,8(sp)
 20007d4:	df000115 	stw	fp,4(sp)
 20007d8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 20007dc:	0009883a 	mov	r4,zero
 20007e0:	20008380 	call	2000838 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 20007e4:	200086c0 	call	200086c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 20007e8:	01008034 	movhi	r4,512
 20007ec:	21112c04 	addi	r4,r4,17584
 20007f0:	01408034 	movhi	r5,512
 20007f4:	29512c04 	addi	r5,r5,17584
 20007f8:	01808034 	movhi	r6,512
 20007fc:	31912c04 	addi	r6,r6,17584
 2000800:	200358c0 	call	200358c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 2000804:	20033300 	call	2003330 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 2000808:	01008034 	movhi	r4,512
 200080c:	210ce504 	addi	r4,r4,13204
 2000810:	2003f900 	call	2003f90 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 2000814:	d1201117 	ldw	r4,-32700(gp)
 2000818:	d1601217 	ldw	r5,-32696(gp)
 200081c:	d1a01317 	ldw	r6,-32692(gp)
 2000820:	20001fc0 	call	20001fc <main>
 2000824:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 2000828:	01000044 	movi	r4,1
 200082c:	20030940 	call	2003094 <close>
  exit (result);
 2000830:	e13fff17 	ldw	r4,-4(fp)
 2000834:	2003fa40 	call	2003fa4 <exit>

02000838 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 2000838:	defffd04 	addi	sp,sp,-12
 200083c:	dfc00215 	stw	ra,8(sp)
 2000840:	df000115 	stw	fp,4(sp)
 2000844:	df000104 	addi	fp,sp,4
 2000848:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
 200084c:	2003acc0 	call	2003acc <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 2000850:	00800044 	movi	r2,1
 2000854:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 2000858:	e037883a 	mov	sp,fp
 200085c:	dfc00117 	ldw	ra,4(sp)
 2000860:	df000017 	ldw	fp,0(sp)
 2000864:	dec00204 	addi	sp,sp,8
 2000868:	f800283a 	ret

0200086c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 200086c:	defffe04 	addi	sp,sp,-8
 2000870:	dfc00115 	stw	ra,4(sp)
 2000874:	df000015 	stw	fp,0(sp)
 2000878:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER1, timer1);
 200087c:	01010034 	movhi	r4,1024
 2000880:	21080804 	addi	r4,r4,8224
 2000884:	000b883a 	mov	r5,zero
 2000888:	01800104 	movi	r6,4
 200088c:	01c00084 	movi	r7,2
 2000890:	2001e2c0 	call	2001e2c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER2, timer2);
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_FLASH, epcs_flash);
 2000894:	01008034 	movhi	r4,512
 2000898:	21114304 	addi	r4,r4,17676
 200089c:	200092c0 	call	200092c <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 20008a0:	01008034 	movhi	r4,512
 20008a4:	21117f04 	addi	r4,r4,17916
 20008a8:	000b883a 	mov	r5,zero
 20008ac:	000d883a 	mov	r6,zero
 20008b0:	20014580 	call	2001458 <altera_avalon_jtag_uart_init>
 20008b4:	01008034 	movhi	r4,512
 20008b8:	21117504 	addi	r4,r4,17876
 20008bc:	20008f40 	call	20008f4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( UART, uart);
 20008c0:	01008034 	movhi	r4,512
 20008c4:	21159704 	addi	r4,r4,22108
 20008c8:	000b883a 	mov	r5,zero
 20008cc:	018000c4 	movi	r6,3
 20008d0:	2001fb40 	call	2001fb4 <altera_avalon_uart_init>
 20008d4:	01008034 	movhi	r4,512
 20008d8:	21158d04 	addi	r4,r4,22068
 20008dc:	20008f40 	call	20008f4 <alt_dev_reg>
}
 20008e0:	e037883a 	mov	sp,fp
 20008e4:	dfc00117 	ldw	ra,4(sp)
 20008e8:	df000017 	ldw	fp,0(sp)
 20008ec:	dec00204 	addi	sp,sp,8
 20008f0:	f800283a 	ret

020008f4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 20008f4:	defffd04 	addi	sp,sp,-12
 20008f8:	dfc00215 	stw	ra,8(sp)
 20008fc:	df000115 	stw	fp,4(sp)
 2000900:	df000104 	addi	fp,sp,4
 2000904:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 2000908:	e13fff17 	ldw	r4,-4(fp)
 200090c:	01408034 	movhi	r5,512
 2000910:	29572b04 	addi	r5,r5,23724
 2000914:	200321c0 	call	200321c <alt_dev_llist_insert>
}
 2000918:	e037883a 	mov	sp,fp
 200091c:	dfc00117 	ldw	ra,4(sp)
 2000920:	df000017 	ldw	fp,0(sp)
 2000924:	dec00204 	addi	sp,sp,8
 2000928:	f800283a 	ret

0200092c <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
 200092c:	defffc04 	addi	sp,sp,-16
 2000930:	dfc00315 	stw	ra,12(sp)
 2000934:	df000215 	stw	fp,8(sp)
 2000938:	df000204 	addi	fp,sp,8
 200093c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 2000940:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
 2000944:	e13fff17 	ldw	r4,-4(fp)
 2000948:	20009b80 	call	20009b8 <alt_epcs_flash_query>
 200094c:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
 2000950:	e0bffe17 	ldw	r2,-8(fp)
 2000954:	1004c03a 	cmpne	r2,r2,zero
 2000958:	1000031e 	bne	r2,zero,2000968 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
 200095c:	e13fff17 	ldw	r4,-4(fp)
 2000960:	20009800 	call	2000980 <alt_flash_device_register>
 2000964:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
 2000968:	e0bffe17 	ldw	r2,-8(fp)
}
 200096c:	e037883a 	mov	sp,fp
 2000970:	dfc00117 	ldw	ra,4(sp)
 2000974:	df000017 	ldw	fp,0(sp)
 2000978:	dec00204 	addi	sp,sp,8
 200097c:	f800283a 	ret

02000980 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 2000980:	defffd04 	addi	sp,sp,-12
 2000984:	dfc00215 	stw	ra,8(sp)
 2000988:	df000115 	stw	fp,4(sp)
 200098c:	df000104 	addi	fp,sp,4
 2000990:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 2000994:	e13fff17 	ldw	r4,-4(fp)
 2000998:	01408034 	movhi	r5,512
 200099c:	29572f04 	addi	r5,r5,23740
 20009a0:	200321c0 	call	200321c <alt_dev_llist_insert>
}
 20009a4:	e037883a 	mov	sp,fp
 20009a8:	dfc00117 	ldw	ra,4(sp)
 20009ac:	df000017 	ldw	fp,0(sp)
 20009b0:	dec00204 	addi	sp,sp,8
 20009b4:	f800283a 	ret

020009b8 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
 20009b8:	defffc04 	addi	sp,sp,-16
 20009bc:	dfc00315 	stw	ra,12(sp)
 20009c0:	df000215 	stw	fp,8(sp)
 20009c4:	df000204 	addi	fp,sp,8
 20009c8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 20009cc:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
 20009d0:	e0bfff17 	ldw	r2,-4(fp)
 20009d4:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
 20009d8:	e0bfff17 	ldw	r2,-4(fp)
 20009dc:	11002d17 	ldw	r4,180(r2)
 20009e0:	2002da40 	call	2002da4 <epcs_read_electronic_signature>
 20009e4:	10c03fcc 	andi	r3,r2,255
 20009e8:	e0bfff17 	ldw	r2,-4(fp)
 20009ec:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
 20009f0:	e0bfff17 	ldw	r2,-4(fp)
 20009f4:	10802f17 	ldw	r2,188(r2)
 20009f8:	10800598 	cmpnei	r2,r2,22
 20009fc:	10000a1e 	bne	r2,zero,2000a28 <alt_epcs_flash_query+0x70>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
 2000a00:	e0ffff17 	ldw	r3,-4(fp)
 2000a04:	00802034 	movhi	r2,128
 2000a08:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
 2000a0c:	e0ffff17 	ldw	r3,-4(fp)
 2000a10:	00802004 	movi	r2,128
 2000a14:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 2000a18:	e0ffff17 	ldw	r3,-4(fp)
 2000a1c:	00800074 	movhi	r2,1
 2000a20:	18801015 	stw	r2,64(r3)
 2000a24:	00007306 	br	2000bf4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
 2000a28:	e0bfff17 	ldw	r2,-4(fp)
 2000a2c:	10802f17 	ldw	r2,188(r2)
 2000a30:	10800518 	cmpnei	r2,r2,20
 2000a34:	10000a1e 	bne	r2,zero,2000a60 <alt_epcs_flash_query+0xa8>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
 2000a38:	e0ffff17 	ldw	r3,-4(fp)
 2000a3c:	00800834 	movhi	r2,32
 2000a40:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
 2000a44:	e0ffff17 	ldw	r3,-4(fp)
 2000a48:	00800804 	movi	r2,32
 2000a4c:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 2000a50:	e0ffff17 	ldw	r3,-4(fp)
 2000a54:	00800074 	movhi	r2,1
 2000a58:	18801015 	stw	r2,64(r3)
 2000a5c:	00006506 	br	2000bf4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
 2000a60:	e0bfff17 	ldw	r2,-4(fp)
 2000a64:	10802f17 	ldw	r2,188(r2)
 2000a68:	108004d8 	cmpnei	r2,r2,19
 2000a6c:	10000a1e 	bne	r2,zero,2000a98 <alt_epcs_flash_query+0xe0>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
 2000a70:	e0ffff17 	ldw	r3,-4(fp)
 2000a74:	00800434 	movhi	r2,16
 2000a78:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
 2000a7c:	e0ffff17 	ldw	r3,-4(fp)
 2000a80:	00800404 	movi	r2,16
 2000a84:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 2000a88:	e0ffff17 	ldw	r3,-4(fp)
 2000a8c:	00800074 	movhi	r2,1
 2000a90:	18801015 	stw	r2,64(r3)
 2000a94:	00005706 	br	2000bf4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
 2000a98:	e0bfff17 	ldw	r2,-4(fp)
 2000a9c:	10802f17 	ldw	r2,188(r2)
 2000aa0:	10800498 	cmpnei	r2,r2,18
 2000aa4:	10000a1e 	bne	r2,zero,2000ad0 <alt_epcs_flash_query+0x118>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
 2000aa8:	e0ffff17 	ldw	r3,-4(fp)
 2000aac:	00800234 	movhi	r2,8
 2000ab0:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
 2000ab4:	e0ffff17 	ldw	r3,-4(fp)
 2000ab8:	00800204 	movi	r2,8
 2000abc:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
 2000ac0:	e0ffff17 	ldw	r3,-4(fp)
 2000ac4:	00800074 	movhi	r2,1
 2000ac8:	18801015 	stw	r2,64(r3)
 2000acc:	00004906 	br	2000bf4 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
 2000ad0:	e0bfff17 	ldw	r2,-4(fp)
 2000ad4:	10802f17 	ldw	r2,188(r2)
 2000ad8:	10800418 	cmpnei	r2,r2,16
 2000adc:	10000a1e 	bne	r2,zero,2000b08 <alt_epcs_flash_query+0x150>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
 2000ae0:	e0ffff17 	ldw	r3,-4(fp)
 2000ae4:	008000b4 	movhi	r2,2
 2000ae8:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
 2000aec:	e0ffff17 	ldw	r3,-4(fp)
 2000af0:	00800104 	movi	r2,4
 2000af4:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
 2000af8:	e0ffff17 	ldw	r3,-4(fp)
 2000afc:	00a00014 	movui	r2,32768
 2000b00:	18801015 	stw	r2,64(r3)
 2000b04:	00003b06 	br	2000bf4 <alt_epcs_flash_query+0x23c>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
 2000b08:	e0bfff17 	ldw	r2,-4(fp)
 2000b0c:	11002d17 	ldw	r4,180(r2)
 2000b10:	2002e100 	call	2002e10 <epcs_read_device_id>
 2000b14:	1007883a 	mov	r3,r2
 2000b18:	e0bfff17 	ldw	r2,-4(fp)
 2000b1c:	10c02f15 	stw	r3,188(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
 2000b20:	e0bfff17 	ldw	r2,-4(fp)
 2000b24:	10c02f17 	ldw	r3,188(r2)
 2000b28:	00804034 	movhi	r2,256
 2000b2c:	10bfffc4 	addi	r2,r2,-1
 2000b30:	1886703a 	and	r3,r3,r2
 2000b34:	00800874 	movhi	r2,33
 2000b38:	10ae8604 	addi	r2,r2,-17896
 2000b3c:	18800a1e 	bne	r3,r2,2000b68 <alt_epcs_flash_query+0x1b0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 2000b40:	e0ffff17 	ldw	r3,-4(fp)
 2000b44:	00804034 	movhi	r2,256
 2000b48:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
 2000b4c:	e0ffff17 	ldw	r3,-4(fp)
 2000b50:	00804004 	movi	r2,256
 2000b54:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 2000b58:	e0ffff17 	ldw	r3,-4(fp)
 2000b5c:	00800074 	movhi	r2,1
 2000b60:	18801015 	stw	r2,64(r3)
 2000b64:	00002306 	br	2000bf4 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
 2000b68:	e0bfff17 	ldw	r2,-4(fp)
 2000b6c:	10802f17 	ldw	r2,188(r2)
 2000b70:	10803fcc 	andi	r2,r2,255
 2000b74:	10800618 	cmpnei	r2,r2,24
 2000b78:	10000a1e 	bne	r2,zero,2000ba4 <alt_epcs_flash_query+0x1ec>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
 2000b7c:	e0ffff17 	ldw	r3,-4(fp)
 2000b80:	00804034 	movhi	r2,256
 2000b84:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
 2000b88:	e0ffff17 	ldw	r3,-4(fp)
 2000b8c:	00801004 	movi	r2,64
 2000b90:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;
 2000b94:	e0ffff17 	ldw	r3,-4(fp)
 2000b98:	00800134 	movhi	r2,4
 2000b9c:	18801015 	stw	r2,64(r3)
 2000ba0:	00001406 	br	2000bf4 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
 2000ba4:	e0bfff17 	ldw	r2,-4(fp)
 2000ba8:	10802f17 	ldw	r2,188(r2)
 2000bac:	10803fcc 	andi	r2,r2,255
 2000bb0:	10800658 	cmpnei	r2,r2,25
 2000bb4:	10000d1e 	bne	r2,zero,2000bec <alt_epcs_flash_query+0x234>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
 2000bb8:	e0ffff17 	ldw	r3,-4(fp)
 2000bbc:	00808034 	movhi	r2,512
 2000bc0:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
 2000bc4:	e0ffff17 	ldw	r3,-4(fp)
 2000bc8:	00808004 	movi	r2,512
 2000bcc:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
 2000bd0:	e0ffff17 	ldw	r3,-4(fp)
 2000bd4:	00800074 	movhi	r2,1
 2000bd8:	18801015 	stw	r2,64(r3)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
 2000bdc:	e0ffff17 	ldw	r3,-4(fp)
 2000be0:	00800044 	movi	r2,1
 2000be4:	18803115 	stw	r2,196(r3)
 2000be8:	00000206 	br	2000bf4 <alt_epcs_flash_query+0x23c>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
 2000bec:	00bffb44 	movi	r2,-19
 2000bf0:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
 2000bf4:	e0bfff17 	ldw	r2,-4(fp)
 2000bf8:	10800e17 	ldw	r2,56(r2)
 2000bfc:	1007883a 	mov	r3,r2
 2000c00:	e0bfff17 	ldw	r2,-4(fp)
 2000c04:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
 2000c08:	e0ffff17 	ldw	r3,-4(fp)
 2000c0c:	00800044 	movi	r2,1
 2000c10:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
 2000c14:	e0bfff17 	ldw	r2,-4(fp)
 2000c18:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
 2000c1c:	e0ffff17 	ldw	r3,-4(fp)
 2000c20:	00804004 	movi	r2,256
 2000c24:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
 2000c28:	e0bffe17 	ldw	r2,-8(fp)
}
 2000c2c:	e037883a 	mov	sp,fp
 2000c30:	dfc00117 	ldw	ra,4(sp)
 2000c34:	df000017 	ldw	fp,0(sp)
 2000c38:	dec00204 	addi	sp,sp,8
 2000c3c:	f800283a 	ret

02000c40 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
 2000c40:	deffeb04 	addi	sp,sp,-84
 2000c44:	dfc01415 	stw	ra,80(sp)
 2000c48:	df001315 	stw	fp,76(sp)
 2000c4c:	df001304 	addi	fp,sp,76
 2000c50:	e13ff915 	stw	r4,-28(fp)
 2000c54:	e17ffa15 	stw	r5,-24(fp)
 2000c58:	e1bffb15 	stw	r6,-20(fp)
 2000c5c:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
 2000c60:	00800804 	movi	r2,32
 2000c64:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
 2000c68:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
 2000c6c:	00002c06 	br	2000d20 <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
 2000c70:	e0bff017 	ldw	r2,-64(fp)
 2000c74:	e0bfff15 	stw	r2,-4(fp)
 2000c78:	e0fffc17 	ldw	r3,-16(fp)
 2000c7c:	e0fffe15 	stw	r3,-8(fp)
 2000c80:	e0bfff17 	ldw	r2,-4(fp)
 2000c84:	e0fffe17 	ldw	r3,-8(fp)
 2000c88:	10c0022e 	bgeu	r2,r3,2000c94 <alt_epcs_flash_memcmp+0x54>
 2000c8c:	e0bfff17 	ldw	r2,-4(fp)
 2000c90:	e0bffe15 	stw	r2,-8(fp)
 2000c94:	e0fffe17 	ldw	r3,-8(fp)
 2000c98:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
 2000c9c:	e0fffb17 	ldw	r3,-20(fp)
 2000ca0:	e0bfef17 	ldw	r2,-68(fp)
 2000ca4:	188b883a 	add	r5,r3,r2
 2000ca8:	e1bff104 	addi	r6,fp,-60
 2000cac:	e13ff917 	ldw	r4,-28(fp)
 2000cb0:	e1ffee17 	ldw	r7,-72(fp)
 2000cb4:	20012780 	call	2001278 <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
 2000cb8:	1004403a 	cmpge	r2,r2,zero
 2000cbc:	1000031e 	bne	r2,zero,2000ccc <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
 2000cc0:	00bfffc4 	movi	r2,-1
 2000cc4:	e0bffd15 	stw	r2,-12(fp)
 2000cc8:	00001906 	br	2000d30 <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
 2000ccc:	e0fffa17 	ldw	r3,-24(fp)
 2000cd0:	e0bfef17 	ldw	r2,-68(fp)
 2000cd4:	1889883a 	add	r4,r3,r2
 2000cd8:	e1bfee17 	ldw	r6,-72(fp)
 2000cdc:	e17ff104 	addi	r5,fp,-60
 2000ce0:	2003fdc0 	call	2003fdc <memcmp>
 2000ce4:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
 2000ce8:	e0bfed17 	ldw	r2,-76(fp)
 2000cec:	1005003a 	cmpeq	r2,r2,zero
 2000cf0:	1000031e 	bne	r2,zero,2000d00 <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
 2000cf4:	e0ffed17 	ldw	r3,-76(fp)
 2000cf8:	e0fffd15 	stw	r3,-12(fp)
 2000cfc:	00000c06 	br	2000d30 <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
 2000d00:	e0ffee17 	ldw	r3,-72(fp)
 2000d04:	e0bffc17 	ldw	r2,-16(fp)
 2000d08:	10c5c83a 	sub	r2,r2,r3
 2000d0c:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
 2000d10:	e0ffef17 	ldw	r3,-68(fp)
 2000d14:	e0bfee17 	ldw	r2,-72(fp)
 2000d18:	1885883a 	add	r2,r3,r2
 2000d1c:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
 2000d20:	e0bffc17 	ldw	r2,-16(fp)
 2000d24:	1004c03a 	cmpne	r2,r2,zero
 2000d28:	103fd11e 	bne	r2,zero,2000c70 <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
 2000d2c:	e03ffd15 	stw	zero,-12(fp)
 2000d30:	e0bffd17 	ldw	r2,-12(fp)
}
 2000d34:	e037883a 	mov	sp,fp
 2000d38:	dfc00117 	ldw	ra,4(sp)
 2000d3c:	df000017 	ldw	fp,0(sp)
 2000d40:	dec00204 	addi	sp,sp,8
 2000d44:	f800283a 	ret

02000d48 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
 2000d48:	defff204 	addi	sp,sp,-56
 2000d4c:	dfc00d15 	stw	ra,52(sp)
 2000d50:	df000c15 	stw	fp,48(sp)
 2000d54:	df000c04 	addi	fp,sp,48
 2000d58:	e13ffa15 	stw	r4,-24(fp)
 2000d5c:	e17ffb15 	stw	r5,-20(fp)
 2000d60:	e1bffc15 	stw	r6,-16(fp)
 2000d64:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
 2000d68:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 2000d6c:	e03ff815 	stw	zero,-32(fp)
 2000d70:	00008b06 	br	2000fa0 <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
 2000d74:	e0bff817 	ldw	r2,-32(fp)
 2000d78:	e0fffa17 	ldw	r3,-24(fp)
 2000d7c:	1004913a 	slli	r2,r2,4
 2000d80:	10c5883a 	add	r2,r2,r3
 2000d84:	10800d04 	addi	r2,r2,52
 2000d88:	10c00017 	ldw	r3,0(r2)
 2000d8c:	e0bffb17 	ldw	r2,-20(fp)
 2000d90:	10c08016 	blt	r2,r3,2000f94 <alt_epcs_flash_write+0x24c>
 2000d94:	e0bff817 	ldw	r2,-32(fp)
 2000d98:	e0fffa17 	ldw	r3,-24(fp)
 2000d9c:	1004913a 	slli	r2,r2,4
 2000da0:	10c5883a 	add	r2,r2,r3
 2000da4:	10800d04 	addi	r2,r2,52
 2000da8:	11000017 	ldw	r4,0(r2)
 2000dac:	e0bff817 	ldw	r2,-32(fp)
 2000db0:	e0fffa17 	ldw	r3,-24(fp)
 2000db4:	1004913a 	slli	r2,r2,4
 2000db8:	10c5883a 	add	r2,r2,r3
 2000dbc:	10800e04 	addi	r2,r2,56
 2000dc0:	10800017 	ldw	r2,0(r2)
 2000dc4:	2087883a 	add	r3,r4,r2
 2000dc8:	e0bffb17 	ldw	r2,-20(fp)
 2000dcc:	10c0710e 	bge	r2,r3,2000f94 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
 2000dd0:	e0bff817 	ldw	r2,-32(fp)
 2000dd4:	e0fffa17 	ldw	r3,-24(fp)
 2000dd8:	1004913a 	slli	r2,r2,4
 2000ddc:	10c5883a 	add	r2,r2,r3
 2000de0:	10800d04 	addi	r2,r2,52
 2000de4:	10800017 	ldw	r2,0(r2)
 2000de8:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 2000dec:	e03ff715 	stw	zero,-36(fp)
 2000df0:	00006006 	br	2000f74 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
 2000df4:	e0fffb17 	ldw	r3,-20(fp)
 2000df8:	e0bff517 	ldw	r2,-44(fp)
 2000dfc:	18805116 	blt	r3,r2,2000f44 <alt_epcs_flash_write+0x1fc>
 2000e00:	e0bff817 	ldw	r2,-32(fp)
 2000e04:	e0fffa17 	ldw	r3,-24(fp)
 2000e08:	1004913a 	slli	r2,r2,4
 2000e0c:	10c5883a 	add	r2,r2,r3
 2000e10:	10801004 	addi	r2,r2,64
 2000e14:	10c00017 	ldw	r3,0(r2)
 2000e18:	e0bff517 	ldw	r2,-44(fp)
 2000e1c:	1887883a 	add	r3,r3,r2
 2000e20:	e0bffb17 	ldw	r2,-20(fp)
 2000e24:	10c0470e 	bge	r2,r3,2000f44 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
 2000e28:	e0bff817 	ldw	r2,-32(fp)
 2000e2c:	e0fffa17 	ldw	r3,-24(fp)
 2000e30:	1004913a 	slli	r2,r2,4
 2000e34:	10c5883a 	add	r2,r2,r3
 2000e38:	10801004 	addi	r2,r2,64
 2000e3c:	10c00017 	ldw	r3,0(r2)
 2000e40:	e0bff517 	ldw	r2,-44(fp)
 2000e44:	1887883a 	add	r3,r3,r2
 2000e48:	e0bffb17 	ldw	r2,-20(fp)
 2000e4c:	1885c83a 	sub	r2,r3,r2
 2000e50:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
 2000e54:	e0bff617 	ldw	r2,-40(fp)
 2000e58:	e0bfff15 	stw	r2,-4(fp)
 2000e5c:	e0fffd17 	ldw	r3,-12(fp)
 2000e60:	e0fffe15 	stw	r3,-8(fp)
 2000e64:	e0bfff17 	ldw	r2,-4(fp)
 2000e68:	e0fffe17 	ldw	r3,-8(fp)
 2000e6c:	10c0020e 	bge	r2,r3,2000e78 <alt_epcs_flash_write+0x130>
 2000e70:	e0bfff17 	ldw	r2,-4(fp)
 2000e74:	e0bffe15 	stw	r2,-8(fp)
 2000e78:	e0fffe17 	ldw	r3,-8(fp)
 2000e7c:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
 2000e80:	e1fff617 	ldw	r7,-40(fp)
 2000e84:	e13ffa17 	ldw	r4,-24(fp)
 2000e88:	e17ffc17 	ldw	r5,-16(fp)
 2000e8c:	e1bffb17 	ldw	r6,-20(fp)
 2000e90:	2000c400 	call	2000c40 <alt_epcs_flash_memcmp>
 2000e94:	1005003a 	cmpeq	r2,r2,zero
 2000e98:	1000131e 	bne	r2,zero,2000ee8 <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
 2000e9c:	e0bffa17 	ldw	r2,-24(fp)
 2000ea0:	10800817 	ldw	r2,32(r2)
 2000ea4:	e13ffa17 	ldw	r4,-24(fp)
 2000ea8:	e17ff517 	ldw	r5,-44(fp)
 2000eac:	103ee83a 	callr	r2
 2000eb0:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
 2000eb4:	e0bff917 	ldw	r2,-28(fp)
 2000eb8:	1004c03a 	cmpne	r2,r2,zero
 2000ebc:	10000a1e 	bne	r2,zero,2000ee8 <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
 2000ec0:	e0bffa17 	ldw	r2,-24(fp)
 2000ec4:	10c00917 	ldw	r3,36(r2)
 2000ec8:	e0bff617 	ldw	r2,-40(fp)
 2000ecc:	d8800015 	stw	r2,0(sp)
 2000ed0:	e13ffa17 	ldw	r4,-24(fp)
 2000ed4:	e17ff517 	ldw	r5,-44(fp)
 2000ed8:	e1bffb17 	ldw	r6,-20(fp)
 2000edc:	e1fffc17 	ldw	r7,-16(fp)
 2000ee0:	183ee83a 	callr	r3
 2000ee4:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
 2000ee8:	e0fffd17 	ldw	r3,-12(fp)
 2000eec:	e0bff617 	ldw	r2,-40(fp)
 2000ef0:	18802f26 	beq	r3,r2,2000fb0 <alt_epcs_flash_write+0x268>
 2000ef4:	e0bff917 	ldw	r2,-28(fp)
 2000ef8:	1004c03a 	cmpne	r2,r2,zero
 2000efc:	10002c1e 	bne	r2,zero,2000fb0 <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
 2000f00:	e0fffd17 	ldw	r3,-12(fp)
 2000f04:	e0bff617 	ldw	r2,-40(fp)
 2000f08:	1885c83a 	sub	r2,r3,r2
 2000f0c:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
 2000f10:	e0bff817 	ldw	r2,-32(fp)
 2000f14:	e0fffa17 	ldw	r3,-24(fp)
 2000f18:	1004913a 	slli	r2,r2,4
 2000f1c:	10c5883a 	add	r2,r2,r3
 2000f20:	10801004 	addi	r2,r2,64
 2000f24:	10c00017 	ldw	r3,0(r2)
 2000f28:	e0bff517 	ldw	r2,-44(fp)
 2000f2c:	1885883a 	add	r2,r3,r2
 2000f30:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 2000f34:	e0fffc17 	ldw	r3,-16(fp)
 2000f38:	e0bff617 	ldw	r2,-40(fp)
 2000f3c:	1885883a 	add	r2,r3,r2
 2000f40:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
 2000f44:	e0bff817 	ldw	r2,-32(fp)
 2000f48:	e0fffa17 	ldw	r3,-24(fp)
 2000f4c:	1004913a 	slli	r2,r2,4
 2000f50:	10c5883a 	add	r2,r2,r3
 2000f54:	10801004 	addi	r2,r2,64
 2000f58:	10c00017 	ldw	r3,0(r2)
 2000f5c:	e0bff517 	ldw	r2,-44(fp)
 2000f60:	10c5883a 	add	r2,r2,r3
 2000f64:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
 2000f68:	e0bff717 	ldw	r2,-36(fp)
 2000f6c:	10800044 	addi	r2,r2,1
 2000f70:	e0bff715 	stw	r2,-36(fp)
 2000f74:	e0bff817 	ldw	r2,-32(fp)
 2000f78:	e0fffa17 	ldw	r3,-24(fp)
 2000f7c:	1004913a 	slli	r2,r2,4
 2000f80:	10c5883a 	add	r2,r2,r3
 2000f84:	10800f04 	addi	r2,r2,60
 2000f88:	10c00017 	ldw	r3,0(r2)
 2000f8c:	e0bff717 	ldw	r2,-36(fp)
 2000f90:	10ff9816 	blt	r2,r3,2000df4 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
 2000f94:	e0bff817 	ldw	r2,-32(fp)
 2000f98:	10800044 	addi	r2,r2,1
 2000f9c:	e0bff815 	stw	r2,-32(fp)
 2000fa0:	e0bffa17 	ldw	r2,-24(fp)
 2000fa4:	10c00c17 	ldw	r3,48(r2)
 2000fa8:	e0bff817 	ldw	r2,-32(fp)
 2000fac:	10ff7116 	blt	r2,r3,2000d74 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
 2000fb0:	e0bff917 	ldw	r2,-28(fp)
}
 2000fb4:	e037883a 	mov	sp,fp
 2000fb8:	dfc00117 	ldw	ra,4(sp)
 2000fbc:	df000017 	ldw	fp,0(sp)
 2000fc0:	dec00204 	addi	sp,sp,8
 2000fc4:	f800283a 	ret

02000fc8 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
 2000fc8:	defffa04 	addi	sp,sp,-24
 2000fcc:	df000515 	stw	fp,20(sp)
 2000fd0:	df000504 	addi	fp,sp,20
 2000fd4:	e13ffd15 	stw	r4,-12(fp)
 2000fd8:	e17ffe15 	stw	r5,-8(fp)
 2000fdc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 2000fe0:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
 2000fe4:	e0bffd17 	ldw	r2,-12(fp)
 2000fe8:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
 2000fec:	e0bffb17 	ldw	r2,-20(fp)
 2000ff0:	10c00c17 	ldw	r3,48(r2)
 2000ff4:	e0bfff17 	ldw	r2,-4(fp)
 2000ff8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
 2000ffc:	e0bffb17 	ldw	r2,-20(fp)
 2001000:	10800c17 	ldw	r2,48(r2)
 2001004:	1004c03a 	cmpne	r2,r2,zero
 2001008:	1000031e 	bne	r2,zero,2001018 <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
 200100c:	00bffec4 	movi	r2,-5
 2001010:	e0bffc15 	stw	r2,-16(fp)
 2001014:	00000b06 	br	2001044 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 2001018:	e0bffb17 	ldw	r2,-20(fp)
 200101c:	10800c17 	ldw	r2,48(r2)
 2001020:	10800250 	cmplti	r2,r2,9
 2001024:	1000031e 	bne	r2,zero,2001034 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
 2001028:	00bffd04 	movi	r2,-12
 200102c:	e0bffc15 	stw	r2,-16(fp)
 2001030:	00000406 	br	2001044 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
 2001034:	e0bffb17 	ldw	r2,-20(fp)
 2001038:	10c00d04 	addi	r3,r2,52
 200103c:	e0bffe17 	ldw	r2,-8(fp)
 2001040:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
 2001044:	e0bffc17 	ldw	r2,-16(fp)
}
 2001048:	e037883a 	mov	sp,fp
 200104c:	df000017 	ldw	fp,0(sp)
 2001050:	dec00104 	addi	sp,sp,4
 2001054:	f800283a 	ret

02001058 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
 2001058:	defffa04 	addi	sp,sp,-24
 200105c:	dfc00515 	stw	ra,20(sp)
 2001060:	df000415 	stw	fp,16(sp)
 2001064:	df000404 	addi	fp,sp,16
 2001068:	e13ffe15 	stw	r4,-8(fp)
 200106c:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 2001070:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 2001074:	e0bffe17 	ldw	r2,-8(fp)
 2001078:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
 200107c:	e13ffe17 	ldw	r4,-8(fp)
 2001080:	e17fff17 	ldw	r5,-4(fp)
 2001084:	20010c80 	call	20010c8 <alt_epcs_test_address>
 2001088:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
 200108c:	e0bffd17 	ldw	r2,-12(fp)
 2001090:	1004803a 	cmplt	r2,r2,zero
 2001094:	1000061e 	bne	r2,zero,20010b0 <alt_epcs_flash_erase_block+0x58>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
 2001098:	e0bffc17 	ldw	r2,-16(fp)
 200109c:	11002d17 	ldw	r4,180(r2)
 20010a0:	e17fff17 	ldw	r5,-4(fp)
 20010a4:	e0bffc17 	ldw	r2,-16(fp)
 20010a8:	11803117 	ldw	r6,196(r2)
 20010ac:	20028cc0 	call	20028cc <epcs_sector_erase>
  }
  return ret_code;
 20010b0:	e0bffd17 	ldw	r2,-12(fp)
}
 20010b4:	e037883a 	mov	sp,fp
 20010b8:	dfc00117 	ldw	ra,4(sp)
 20010bc:	df000017 	ldw	fp,0(sp)
 20010c0:	dec00204 	addi	sp,sp,8
 20010c4:	f800283a 	ret

020010c8 <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
 20010c8:	defff904 	addi	sp,sp,-28
 20010cc:	df000615 	stw	fp,24(sp)
 20010d0:	df000604 	addi	fp,sp,24
 20010d4:	e13ffe15 	stw	r4,-8(fp)
 20010d8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 20010dc:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 20010e0:	e0bffe17 	ldw	r2,-8(fp)
 20010e4:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
 20010e8:	e0bffc17 	ldw	r2,-16(fp)
 20010ec:	10800c17 	ldw	r2,48(r2)
 20010f0:	10bfffc4 	addi	r2,r2,-1
 20010f4:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
 20010f8:	e0bffb17 	ldw	r2,-20(fp)
 20010fc:	e0fffc17 	ldw	r3,-16(fp)
 2001100:	1004913a 	slli	r2,r2,4
 2001104:	10c5883a 	add	r2,r2,r3
 2001108:	10800d04 	addi	r2,r2,52
 200110c:	11000017 	ldw	r4,0(r2)
 2001110:	e0bffb17 	ldw	r2,-20(fp)
 2001114:	e0fffc17 	ldw	r3,-16(fp)
 2001118:	1004913a 	slli	r2,r2,4
 200111c:	10c5883a 	add	r2,r2,r3
 2001120:	10800e04 	addi	r2,r2,56
 2001124:	10800017 	ldw	r2,0(r2)
 2001128:	2085883a 	add	r2,r4,r2
 200112c:	10bfffc4 	addi	r2,r2,-1
 2001130:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
 2001134:	e0ffff17 	ldw	r3,-4(fp)
 2001138:	e0bffa17 	ldw	r2,-24(fp)
 200113c:	10c0022e 	bgeu	r2,r3,2001148 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
 2001140:	00bffec4 	movi	r2,-5
 2001144:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
 2001148:	e0bffd17 	ldw	r2,-12(fp)
}
 200114c:	e037883a 	mov	sp,fp
 2001150:	df000017 	ldw	fp,0(sp)
 2001154:	dec00104 	addi	sp,sp,4
 2001158:	f800283a 	ret

0200115c <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
 200115c:	defff204 	addi	sp,sp,-56
 2001160:	dfc00d15 	stw	ra,52(sp)
 2001164:	df000c15 	stw	fp,48(sp)
 2001168:	df000c04 	addi	fp,sp,48
 200116c:	e13ffa15 	stw	r4,-24(fp)
 2001170:	e17ffb15 	stw	r5,-20(fp)
 2001174:	e1bffc15 	stw	r6,-16(fp)
 2001178:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 200117c:	e0bffa17 	ldw	r2,-24(fp)
 2001180:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
 2001184:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
 2001188:	e13ffa17 	ldw	r4,-24(fp)
 200118c:	e17ffc17 	ldw	r5,-16(fp)
 2001190:	20010c80 	call	20010c8 <alt_epcs_test_address>
 2001194:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
 2001198:	e0bff917 	ldw	r2,-28(fp)
 200119c:	1004803a 	cmplt	r2,r2,zero
 20011a0:	10002f1e 	bne	r2,zero,2001260 <alt_epcs_flash_write_block+0x104>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 20011a4:	00002b06 	br	2001254 <alt_epcs_flash_write_block+0xf8>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
 20011a8:	e0bff817 	ldw	r2,-32(fp)
 20011ac:	10c03017 	ldw	r3,192(r2)
 20011b0:	e0bffc17 	ldw	r2,-16(fp)
 20011b4:	1887883a 	add	r3,r3,r2
 20011b8:	e0bff817 	ldw	r2,-32(fp)
 20011bc:	10803017 	ldw	r2,192(r2)
 20011c0:	0085c83a 	sub	r2,zero,r2
 20011c4:	1884703a 	and	r2,r3,r2
 20011c8:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
 20011cc:	e0fff517 	ldw	r3,-44(fp)
 20011d0:	e0bffc17 	ldw	r2,-16(fp)
 20011d4:	1885c83a 	sub	r2,r3,r2
 20011d8:	e0c00217 	ldw	r3,8(fp)
 20011dc:	e0ffff15 	stw	r3,-4(fp)
 20011e0:	e0bffe15 	stw	r2,-8(fp)
 20011e4:	e0bfff17 	ldw	r2,-4(fp)
 20011e8:	e0fffe17 	ldw	r3,-8(fp)
 20011ec:	10c0020e 	bge	r2,r3,20011f8 <alt_epcs_flash_write_block+0x9c>
 20011f0:	e0bfff17 	ldw	r2,-4(fp)
 20011f4:	e0bffe15 	stw	r2,-8(fp)
 20011f8:	e0fffe17 	ldw	r3,-8(fp)
 20011fc:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
 2001200:	e0bff817 	ldw	r2,-32(fp)
 2001204:	11002d17 	ldw	r4,180(r2)
 2001208:	e0fffd17 	ldw	r3,-12(fp)
 200120c:	e0bff717 	ldw	r2,-36(fp)
 2001210:	188d883a 	add	r6,r3,r2
 2001214:	e0bff817 	ldw	r2,-32(fp)
 2001218:	10803117 	ldw	r2,196(r2)
 200121c:	d8800015 	stw	r2,0(sp)
 2001220:	e17ffc17 	ldw	r5,-16(fp)
 2001224:	e1fff617 	ldw	r7,-40(fp)
 2001228:	2002c340 	call	2002c34 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
 200122c:	e0c00217 	ldw	r3,8(fp)
 2001230:	e0bff617 	ldw	r2,-40(fp)
 2001234:	1885c83a 	sub	r2,r3,r2
 2001238:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
 200123c:	e0fff717 	ldw	r3,-36(fp)
 2001240:	e0bff617 	ldw	r2,-40(fp)
 2001244:	1885883a 	add	r2,r3,r2
 2001248:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
 200124c:	e0bff517 	ldw	r2,-44(fp)
 2001250:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
 2001254:	e0800217 	ldw	r2,8(fp)
 2001258:	1004c03a 	cmpne	r2,r2,zero
 200125c:	103fd21e 	bne	r2,zero,20011a8 <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
 2001260:	e0bff917 	ldw	r2,-28(fp)
}
 2001264:	e037883a 	mov	sp,fp
 2001268:	dfc00117 	ldw	ra,4(sp)
 200126c:	df000017 	ldw	fp,0(sp)
 2001270:	dec00204 	addi	sp,sp,8
 2001274:	f800283a 	ret

02001278 <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
 2001278:	defff704 	addi	sp,sp,-36
 200127c:	dfc00815 	stw	ra,32(sp)
 2001280:	df000715 	stw	fp,28(sp)
 2001284:	df000704 	addi	fp,sp,28
 2001288:	e13ffc15 	stw	r4,-16(fp)
 200128c:	e17ffd15 	stw	r5,-12(fp)
 2001290:	e1bffe15 	stw	r6,-8(fp)
 2001294:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 2001298:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
 200129c:	e0bffc17 	ldw	r2,-16(fp)
 20012a0:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
 20012a4:	e13ffc17 	ldw	r4,-16(fp)
 20012a8:	e17ffd17 	ldw	r5,-12(fp)
 20012ac:	20010c80 	call	20010c8 <alt_epcs_test_address>
 20012b0:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
 20012b4:	e0bffb17 	ldw	r2,-20(fp)
 20012b8:	1004803a 	cmplt	r2,r2,zero
 20012bc:	10000e1e 	bne	r2,zero,20012f8 <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
 20012c0:	e0bffa17 	ldw	r2,-24(fp)
 20012c4:	11002d17 	ldw	r4,180(r2)
 20012c8:	e1bffe17 	ldw	r6,-8(fp)
 20012cc:	e0bffa17 	ldw	r2,-24(fp)
 20012d0:	10803117 	ldw	r2,196(r2)
 20012d4:	d8800015 	stw	r2,0(sp)
 20012d8:	e17ffd17 	ldw	r5,-12(fp)
 20012dc:	e1ffff17 	ldw	r7,-4(fp)
 20012e0:	2002a340 	call	2002a34 <epcs_read_buffer>
 20012e4:	e0bffb15 	stw	r2,-20(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
 20012e8:	e0fffb17 	ldw	r3,-20(fp)
 20012ec:	e0bfff17 	ldw	r2,-4(fp)
 20012f0:	1880011e 	bne	r3,r2,20012f8 <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
 20012f4:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
 20012f8:	e0bffb17 	ldw	r2,-20(fp)
}
 20012fc:	e037883a 	mov	sp,fp
 2001300:	dfc00117 	ldw	ra,4(sp)
 2001304:	df000017 	ldw	fp,0(sp)
 2001308:	dec00204 	addi	sp,sp,8
 200130c:	f800283a 	ret

02001310 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 2001310:	defffa04 	addi	sp,sp,-24
 2001314:	dfc00515 	stw	ra,20(sp)
 2001318:	df000415 	stw	fp,16(sp)
 200131c:	df000404 	addi	fp,sp,16
 2001320:	e13ffd15 	stw	r4,-12(fp)
 2001324:	e17ffe15 	stw	r5,-8(fp)
 2001328:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 200132c:	e0bffd17 	ldw	r2,-12(fp)
 2001330:	10800017 	ldw	r2,0(r2)
 2001334:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 2001338:	e0bffc17 	ldw	r2,-16(fp)
 200133c:	11000a04 	addi	r4,r2,40
 2001340:	e0bffd17 	ldw	r2,-12(fp)
 2001344:	11c00217 	ldw	r7,8(r2)
 2001348:	e17ffe17 	ldw	r5,-8(fp)
 200134c:	e1bfff17 	ldw	r6,-4(fp)
 2001350:	20019580 	call	2001958 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 2001354:	e037883a 	mov	sp,fp
 2001358:	dfc00117 	ldw	ra,4(sp)
 200135c:	df000017 	ldw	fp,0(sp)
 2001360:	dec00204 	addi	sp,sp,8
 2001364:	f800283a 	ret

02001368 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 2001368:	defffa04 	addi	sp,sp,-24
 200136c:	dfc00515 	stw	ra,20(sp)
 2001370:	df000415 	stw	fp,16(sp)
 2001374:	df000404 	addi	fp,sp,16
 2001378:	e13ffd15 	stw	r4,-12(fp)
 200137c:	e17ffe15 	stw	r5,-8(fp)
 2001380:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2001384:	e0bffd17 	ldw	r2,-12(fp)
 2001388:	10800017 	ldw	r2,0(r2)
 200138c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 2001390:	e0bffc17 	ldw	r2,-16(fp)
 2001394:	11000a04 	addi	r4,r2,40
 2001398:	e0bffd17 	ldw	r2,-12(fp)
 200139c:	11c00217 	ldw	r7,8(r2)
 20013a0:	e17ffe17 	ldw	r5,-8(fp)
 20013a4:	e1bfff17 	ldw	r6,-4(fp)
 20013a8:	2001b7c0 	call	2001b7c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 20013ac:	e037883a 	mov	sp,fp
 20013b0:	dfc00117 	ldw	ra,4(sp)
 20013b4:	df000017 	ldw	fp,0(sp)
 20013b8:	dec00204 	addi	sp,sp,8
 20013bc:	f800283a 	ret

020013c0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 20013c0:	defffc04 	addi	sp,sp,-16
 20013c4:	dfc00315 	stw	ra,12(sp)
 20013c8:	df000215 	stw	fp,8(sp)
 20013cc:	df000204 	addi	fp,sp,8
 20013d0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 20013d4:	e0bfff17 	ldw	r2,-4(fp)
 20013d8:	10800017 	ldw	r2,0(r2)
 20013dc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 20013e0:	e0bffe17 	ldw	r2,-8(fp)
 20013e4:	11000a04 	addi	r4,r2,40
 20013e8:	e0bfff17 	ldw	r2,-4(fp)
 20013ec:	11400217 	ldw	r5,8(r2)
 20013f0:	20017f00 	call	20017f0 <altera_avalon_jtag_uart_close>
}
 20013f4:	e037883a 	mov	sp,fp
 20013f8:	dfc00117 	ldw	ra,4(sp)
 20013fc:	df000017 	ldw	fp,0(sp)
 2001400:	dec00204 	addi	sp,sp,8
 2001404:	f800283a 	ret

02001408 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 2001408:	defffa04 	addi	sp,sp,-24
 200140c:	dfc00515 	stw	ra,20(sp)
 2001410:	df000415 	stw	fp,16(sp)
 2001414:	df000404 	addi	fp,sp,16
 2001418:	e13ffd15 	stw	r4,-12(fp)
 200141c:	e17ffe15 	stw	r5,-8(fp)
 2001420:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 2001424:	e0bffd17 	ldw	r2,-12(fp)
 2001428:	10800017 	ldw	r2,0(r2)
 200142c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 2001430:	e0bffc17 	ldw	r2,-16(fp)
 2001434:	11000a04 	addi	r4,r2,40
 2001438:	e17ffe17 	ldw	r5,-8(fp)
 200143c:	e1bfff17 	ldw	r6,-4(fp)
 2001440:	20018640 	call	2001864 <altera_avalon_jtag_uart_ioctl>
}
 2001444:	e037883a 	mov	sp,fp
 2001448:	dfc00117 	ldw	ra,4(sp)
 200144c:	df000017 	ldw	fp,0(sp)
 2001450:	dec00204 	addi	sp,sp,8
 2001454:	f800283a 	ret

02001458 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 2001458:	defffa04 	addi	sp,sp,-24
 200145c:	dfc00515 	stw	ra,20(sp)
 2001460:	df000415 	stw	fp,16(sp)
 2001464:	df000404 	addi	fp,sp,16
 2001468:	e13ffd15 	stw	r4,-12(fp)
 200146c:	e17ffe15 	stw	r5,-8(fp)
 2001470:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2001474:	e0fffd17 	ldw	r3,-12(fp)
 2001478:	00800044 	movi	r2,1
 200147c:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 2001480:	e0bffd17 	ldw	r2,-12(fp)
 2001484:	10800017 	ldw	r2,0(r2)
 2001488:	11000104 	addi	r4,r2,4
 200148c:	e0bffd17 	ldw	r2,-12(fp)
 2001490:	10800817 	ldw	r2,32(r2)
 2001494:	1007883a 	mov	r3,r2
 2001498:	2005883a 	mov	r2,r4
 200149c:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 20014a0:	e13ffe17 	ldw	r4,-8(fp)
 20014a4:	e17fff17 	ldw	r5,-4(fp)
 20014a8:	d8000015 	stw	zero,0(sp)
 20014ac:	01808034 	movhi	r6,512
 20014b0:	31854604 	addi	r6,r6,5400
 20014b4:	e1fffd17 	ldw	r7,-12(fp)
 20014b8:	20005000 	call	2000500 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 20014bc:	e0bffd17 	ldw	r2,-12(fp)
 20014c0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 20014c4:	e0bffd17 	ldw	r2,-12(fp)
 20014c8:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 20014cc:	00808034 	movhi	r2,512
 20014d0:	10973c04 	addi	r2,r2,23792
 20014d4:	10800017 	ldw	r2,0(r2)
 20014d8:	100b883a 	mov	r5,r2
 20014dc:	01808034 	movhi	r6,512
 20014e0:	3185d004 	addi	r6,r6,5952
 20014e4:	e1fffd17 	ldw	r7,-12(fp)
 20014e8:	2002f400 	call	2002f40 <alt_alarm_start>
 20014ec:	1004403a 	cmpge	r2,r2,zero
 20014f0:	1000041e 	bne	r2,zero,2001504 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 20014f4:	e0fffd17 	ldw	r3,-12(fp)
 20014f8:	00a00034 	movhi	r2,32768
 20014fc:	10bfffc4 	addi	r2,r2,-1
 2001500:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 2001504:	e037883a 	mov	sp,fp
 2001508:	dfc00117 	ldw	ra,4(sp)
 200150c:	df000017 	ldw	fp,0(sp)
 2001510:	dec00204 	addi	sp,sp,8
 2001514:	f800283a 	ret

02001518 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 2001518:	defff804 	addi	sp,sp,-32
 200151c:	df000715 	stw	fp,28(sp)
 2001520:	df000704 	addi	fp,sp,28
 2001524:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 2001528:	e0bfff17 	ldw	r2,-4(fp)
 200152c:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 2001530:	e0bffe17 	ldw	r2,-8(fp)
 2001534:	10800017 	ldw	r2,0(r2)
 2001538:	e0bffd15 	stw	r2,-12(fp)
 200153c:	00000006 	br	2001540 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 2001540:	e0bffd17 	ldw	r2,-12(fp)
 2001544:	10800104 	addi	r2,r2,4
 2001548:	10800037 	ldwio	r2,0(r2)
 200154c:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 2001550:	e0bffc17 	ldw	r2,-16(fp)
 2001554:	1080c00c 	andi	r2,r2,768
 2001558:	1005003a 	cmpeq	r2,r2,zero
 200155c:	1000741e 	bne	r2,zero,2001730 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 2001560:	e0bffc17 	ldw	r2,-16(fp)
 2001564:	1080400c 	andi	r2,r2,256
 2001568:	1005003a 	cmpeq	r2,r2,zero
 200156c:	1000351e 	bne	r2,zero,2001644 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 2001570:	00800074 	movhi	r2,1
 2001574:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001578:	e0bffe17 	ldw	r2,-8(fp)
 200157c:	10800a17 	ldw	r2,40(r2)
 2001580:	10800044 	addi	r2,r2,1
 2001584:	1081ffcc 	andi	r2,r2,2047
 2001588:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 200158c:	e0bffe17 	ldw	r2,-8(fp)
 2001590:	10c00b17 	ldw	r3,44(r2)
 2001594:	e0bffa17 	ldw	r2,-24(fp)
 2001598:	18801626 	beq	r3,r2,20015f4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 200159c:	e0bffd17 	ldw	r2,-12(fp)
 20015a0:	10800037 	ldwio	r2,0(r2)
 20015a4:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 20015a8:	e0bffb17 	ldw	r2,-20(fp)
 20015ac:	10a0000c 	andi	r2,r2,32768
 20015b0:	1005003a 	cmpeq	r2,r2,zero
 20015b4:	10000f1e 	bne	r2,zero,20015f4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 20015b8:	e0bffe17 	ldw	r2,-8(fp)
 20015bc:	10c00a17 	ldw	r3,40(r2)
 20015c0:	e0bffb17 	ldw	r2,-20(fp)
 20015c4:	1009883a 	mov	r4,r2
 20015c8:	e0bffe17 	ldw	r2,-8(fp)
 20015cc:	1885883a 	add	r2,r3,r2
 20015d0:	10800e04 	addi	r2,r2,56
 20015d4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 20015d8:	e0bffe17 	ldw	r2,-8(fp)
 20015dc:	10800a17 	ldw	r2,40(r2)
 20015e0:	10800044 	addi	r2,r2,1
 20015e4:	10c1ffcc 	andi	r3,r2,2047
 20015e8:	e0bffe17 	ldw	r2,-8(fp)
 20015ec:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 20015f0:	003fe106 	br	2001578 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 20015f4:	e0bffb17 	ldw	r2,-20(fp)
 20015f8:	10bfffec 	andhi	r2,r2,65535
 20015fc:	1005003a 	cmpeq	r2,r2,zero
 2001600:	1000101e 	bne	r2,zero,2001644 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2001604:	e0bffe17 	ldw	r2,-8(fp)
 2001608:	10c00817 	ldw	r3,32(r2)
 200160c:	00bfff84 	movi	r2,-2
 2001610:	1886703a 	and	r3,r3,r2
 2001614:	e0bffe17 	ldw	r2,-8(fp)
 2001618:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 200161c:	e0bffd17 	ldw	r2,-12(fp)
 2001620:	11000104 	addi	r4,r2,4
 2001624:	e0bffe17 	ldw	r2,-8(fp)
 2001628:	10800817 	ldw	r2,32(r2)
 200162c:	1007883a 	mov	r3,r2
 2001630:	2005883a 	mov	r2,r4
 2001634:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 2001638:	e0bffd17 	ldw	r2,-12(fp)
 200163c:	10800104 	addi	r2,r2,4
 2001640:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 2001644:	e0bffc17 	ldw	r2,-16(fp)
 2001648:	1080800c 	andi	r2,r2,512
 200164c:	1005003a 	cmpeq	r2,r2,zero
 2001650:	103fbb1e 	bne	r2,zero,2001540 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 2001654:	e0bffc17 	ldw	r2,-16(fp)
 2001658:	10bfffec 	andhi	r2,r2,65535
 200165c:	1004d43a 	srli	r2,r2,16
 2001660:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 2001664:	00001506 	br	20016bc <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 2001668:	e13ffd17 	ldw	r4,-12(fp)
 200166c:	e0bffe17 	ldw	r2,-8(fp)
 2001670:	10c00d17 	ldw	r3,52(r2)
 2001674:	e0bffe17 	ldw	r2,-8(fp)
 2001678:	1885883a 	add	r2,r3,r2
 200167c:	10820e04 	addi	r2,r2,2104
 2001680:	10800003 	ldbu	r2,0(r2)
 2001684:	10c03fcc 	andi	r3,r2,255
 2001688:	18c0201c 	xori	r3,r3,128
 200168c:	18ffe004 	addi	r3,r3,-128
 2001690:	2005883a 	mov	r2,r4
 2001694:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001698:	e0bffe17 	ldw	r2,-8(fp)
 200169c:	10800d17 	ldw	r2,52(r2)
 20016a0:	10800044 	addi	r2,r2,1
 20016a4:	10c1ffcc 	andi	r3,r2,2047
 20016a8:	e0bffe17 	ldw	r2,-8(fp)
 20016ac:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 20016b0:	e0bff917 	ldw	r2,-28(fp)
 20016b4:	10bfffc4 	addi	r2,r2,-1
 20016b8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 20016bc:	e0bff917 	ldw	r2,-28(fp)
 20016c0:	1005003a 	cmpeq	r2,r2,zero
 20016c4:	1000051e 	bne	r2,zero,20016dc <altera_avalon_jtag_uart_irq+0x1c4>
 20016c8:	e0bffe17 	ldw	r2,-8(fp)
 20016cc:	10c00d17 	ldw	r3,52(r2)
 20016d0:	e0bffe17 	ldw	r2,-8(fp)
 20016d4:	10800c17 	ldw	r2,48(r2)
 20016d8:	18bfe31e 	bne	r3,r2,2001668 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 20016dc:	e0bff917 	ldw	r2,-28(fp)
 20016e0:	1005003a 	cmpeq	r2,r2,zero
 20016e4:	103f961e 	bne	r2,zero,2001540 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 20016e8:	e0bffe17 	ldw	r2,-8(fp)
 20016ec:	10c00817 	ldw	r3,32(r2)
 20016f0:	00bfff44 	movi	r2,-3
 20016f4:	1886703a 	and	r3,r3,r2
 20016f8:	e0bffe17 	ldw	r2,-8(fp)
 20016fc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2001700:	e0bffe17 	ldw	r2,-8(fp)
 2001704:	10800017 	ldw	r2,0(r2)
 2001708:	11000104 	addi	r4,r2,4
 200170c:	e0bffe17 	ldw	r2,-8(fp)
 2001710:	10800817 	ldw	r2,32(r2)
 2001714:	1007883a 	mov	r3,r2
 2001718:	2005883a 	mov	r2,r4
 200171c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 2001720:	e0bffd17 	ldw	r2,-12(fp)
 2001724:	10800104 	addi	r2,r2,4
 2001728:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 200172c:	003f8406 	br	2001540 <altera_avalon_jtag_uart_irq+0x28>
}
 2001730:	e037883a 	mov	sp,fp
 2001734:	df000017 	ldw	fp,0(sp)
 2001738:	dec00104 	addi	sp,sp,4
 200173c:	f800283a 	ret

02001740 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 2001740:	defffc04 	addi	sp,sp,-16
 2001744:	df000315 	stw	fp,12(sp)
 2001748:	df000304 	addi	fp,sp,12
 200174c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 2001750:	e0bfff17 	ldw	r2,-4(fp)
 2001754:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 2001758:	e0bffe17 	ldw	r2,-8(fp)
 200175c:	10800017 	ldw	r2,0(r2)
 2001760:	10800104 	addi	r2,r2,4
 2001764:	10800037 	ldwio	r2,0(r2)
 2001768:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 200176c:	e0bffd17 	ldw	r2,-12(fp)
 2001770:	1081000c 	andi	r2,r2,1024
 2001774:	1005003a 	cmpeq	r2,r2,zero
 2001778:	10000c1e 	bne	r2,zero,20017ac <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 200177c:	e0bffe17 	ldw	r2,-8(fp)
 2001780:	10800017 	ldw	r2,0(r2)
 2001784:	11000104 	addi	r4,r2,4
 2001788:	e0bffe17 	ldw	r2,-8(fp)
 200178c:	10800817 	ldw	r2,32(r2)
 2001790:	10810014 	ori	r2,r2,1024
 2001794:	1007883a 	mov	r3,r2
 2001798:	2005883a 	mov	r2,r4
 200179c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 20017a0:	e0bffe17 	ldw	r2,-8(fp)
 20017a4:	10000915 	stw	zero,36(r2)
 20017a8:	00000a06 	br	20017d4 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 20017ac:	e0bffe17 	ldw	r2,-8(fp)
 20017b0:	10c00917 	ldw	r3,36(r2)
 20017b4:	00a00034 	movhi	r2,32768
 20017b8:	10bfff04 	addi	r2,r2,-4
 20017bc:	10c00536 	bltu	r2,r3,20017d4 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 20017c0:	e0bffe17 	ldw	r2,-8(fp)
 20017c4:	10800917 	ldw	r2,36(r2)
 20017c8:	10c00044 	addi	r3,r2,1
 20017cc:	e0bffe17 	ldw	r2,-8(fp)
 20017d0:	10c00915 	stw	r3,36(r2)
 20017d4:	00808034 	movhi	r2,512
 20017d8:	10973c04 	addi	r2,r2,23792
 20017dc:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 20017e0:	e037883a 	mov	sp,fp
 20017e4:	df000017 	ldw	fp,0(sp)
 20017e8:	dec00104 	addi	sp,sp,4
 20017ec:	f800283a 	ret

020017f0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 20017f0:	defffc04 	addi	sp,sp,-16
 20017f4:	df000315 	stw	fp,12(sp)
 20017f8:	df000304 	addi	fp,sp,12
 20017fc:	e13ffd15 	stw	r4,-12(fp)
 2001800:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 2001804:	00000706 	br	2001824 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 2001808:	e0bffe17 	ldw	r2,-8(fp)
 200180c:	1090000c 	andi	r2,r2,16384
 2001810:	1005003a 	cmpeq	r2,r2,zero
 2001814:	1000031e 	bne	r2,zero,2001824 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 2001818:	00bffd44 	movi	r2,-11
 200181c:	e0bfff15 	stw	r2,-4(fp)
 2001820:	00000b06 	br	2001850 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 2001824:	e0bffd17 	ldw	r2,-12(fp)
 2001828:	10c00d17 	ldw	r3,52(r2)
 200182c:	e0bffd17 	ldw	r2,-12(fp)
 2001830:	10800c17 	ldw	r2,48(r2)
 2001834:	18800526 	beq	r3,r2,200184c <altera_avalon_jtag_uart_close+0x5c>
 2001838:	e0bffd17 	ldw	r2,-12(fp)
 200183c:	10c00917 	ldw	r3,36(r2)
 2001840:	e0bffd17 	ldw	r2,-12(fp)
 2001844:	10800117 	ldw	r2,4(r2)
 2001848:	18bfef36 	bltu	r3,r2,2001808 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 200184c:	e03fff15 	stw	zero,-4(fp)
 2001850:	e0bfff17 	ldw	r2,-4(fp)
}
 2001854:	e037883a 	mov	sp,fp
 2001858:	df000017 	ldw	fp,0(sp)
 200185c:	dec00104 	addi	sp,sp,4
 2001860:	f800283a 	ret

02001864 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 2001864:	defff804 	addi	sp,sp,-32
 2001868:	df000715 	stw	fp,28(sp)
 200186c:	df000704 	addi	fp,sp,28
 2001870:	e13ffb15 	stw	r4,-20(fp)
 2001874:	e17ffc15 	stw	r5,-16(fp)
 2001878:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 200187c:	00bff9c4 	movi	r2,-25
 2001880:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 2001884:	e0bffc17 	ldw	r2,-16(fp)
 2001888:	e0bfff15 	stw	r2,-4(fp)
 200188c:	e0ffff17 	ldw	r3,-4(fp)
 2001890:	189a8060 	cmpeqi	r2,r3,27137
 2001894:	1000041e 	bne	r2,zero,20018a8 <altera_avalon_jtag_uart_ioctl+0x44>
 2001898:	e0ffff17 	ldw	r3,-4(fp)
 200189c:	189a80a0 	cmpeqi	r2,r3,27138
 20018a0:	10001b1e 	bne	r2,zero,2001910 <altera_avalon_jtag_uart_ioctl+0xac>
 20018a4:	00002706 	br	2001944 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 20018a8:	e0bffb17 	ldw	r2,-20(fp)
 20018ac:	10c00117 	ldw	r3,4(r2)
 20018b0:	00a00034 	movhi	r2,32768
 20018b4:	10bfffc4 	addi	r2,r2,-1
 20018b8:	18802226 	beq	r3,r2,2001944 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 20018bc:	e0bffd17 	ldw	r2,-12(fp)
 20018c0:	10800017 	ldw	r2,0(r2)
 20018c4:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 20018c8:	e0bff917 	ldw	r2,-28(fp)
 20018cc:	10800090 	cmplti	r2,r2,2
 20018d0:	1000071e 	bne	r2,zero,20018f0 <altera_avalon_jtag_uart_ioctl+0x8c>
 20018d4:	e0fff917 	ldw	r3,-28(fp)
 20018d8:	00a00034 	movhi	r2,32768
 20018dc:	10bfffc4 	addi	r2,r2,-1
 20018e0:	18800326 	beq	r3,r2,20018f0 <altera_avalon_jtag_uart_ioctl+0x8c>
 20018e4:	e0bff917 	ldw	r2,-28(fp)
 20018e8:	e0bffe15 	stw	r2,-8(fp)
 20018ec:	00000306 	br	20018fc <altera_avalon_jtag_uart_ioctl+0x98>
 20018f0:	00e00034 	movhi	r3,32768
 20018f4:	18ffff84 	addi	r3,r3,-2
 20018f8:	e0fffe15 	stw	r3,-8(fp)
 20018fc:	e0bffb17 	ldw	r2,-20(fp)
 2001900:	e0fffe17 	ldw	r3,-8(fp)
 2001904:	10c00115 	stw	r3,4(r2)
      rc = 0;
 2001908:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 200190c:	00000d06 	br	2001944 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 2001910:	e0bffb17 	ldw	r2,-20(fp)
 2001914:	10c00117 	ldw	r3,4(r2)
 2001918:	00a00034 	movhi	r2,32768
 200191c:	10bfffc4 	addi	r2,r2,-1
 2001920:	18800826 	beq	r3,r2,2001944 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 2001924:	e13ffd17 	ldw	r4,-12(fp)
 2001928:	e0bffb17 	ldw	r2,-20(fp)
 200192c:	10c00917 	ldw	r3,36(r2)
 2001930:	e0bffb17 	ldw	r2,-20(fp)
 2001934:	10800117 	ldw	r2,4(r2)
 2001938:	1885803a 	cmpltu	r2,r3,r2
 200193c:	20800015 	stw	r2,0(r4)
      rc = 0;
 2001940:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 2001944:	e0bffa17 	ldw	r2,-24(fp)
}
 2001948:	e037883a 	mov	sp,fp
 200194c:	df000017 	ldw	fp,0(sp)
 2001950:	dec00104 	addi	sp,sp,4
 2001954:	f800283a 	ret

02001958 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 2001958:	defff204 	addi	sp,sp,-56
 200195c:	dfc00d15 	stw	ra,52(sp)
 2001960:	df000c15 	stw	fp,48(sp)
 2001964:	df000c04 	addi	fp,sp,48
 2001968:	e13ffb15 	stw	r4,-20(fp)
 200196c:	e17ffc15 	stw	r5,-16(fp)
 2001970:	e1bffd15 	stw	r6,-12(fp)
 2001974:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 2001978:	e0bffc17 	ldw	r2,-16(fp)
 200197c:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2001980:	00004806 	br	2001aa4 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 2001984:	e0bffb17 	ldw	r2,-20(fp)
 2001988:	10800a17 	ldw	r2,40(r2)
 200198c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 2001990:	e0bffb17 	ldw	r2,-20(fp)
 2001994:	10800b17 	ldw	r2,44(r2)
 2001998:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 200199c:	e0fff717 	ldw	r3,-36(fp)
 20019a0:	e0bff617 	ldw	r2,-40(fp)
 20019a4:	18800536 	bltu	r3,r2,20019bc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 20019a8:	e0bff717 	ldw	r2,-36(fp)
 20019ac:	e0fff617 	ldw	r3,-40(fp)
 20019b0:	10c5c83a 	sub	r2,r2,r3
 20019b4:	e0bff815 	stw	r2,-32(fp)
 20019b8:	00000406 	br	20019cc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 20019bc:	00820004 	movi	r2,2048
 20019c0:	e0fff617 	ldw	r3,-40(fp)
 20019c4:	10c5c83a 	sub	r2,r2,r3
 20019c8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 20019cc:	e0bff817 	ldw	r2,-32(fp)
 20019d0:	1005003a 	cmpeq	r2,r2,zero
 20019d4:	10001f1e 	bne	r2,zero,2001a54 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 20019d8:	e0fffd17 	ldw	r3,-12(fp)
 20019dc:	e0bff817 	ldw	r2,-32(fp)
 20019e0:	1880022e 	bgeu	r3,r2,20019ec <altera_avalon_jtag_uart_read+0x94>
        n = space;
 20019e4:	e0bffd17 	ldw	r2,-12(fp)
 20019e8:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 20019ec:	e0bffb17 	ldw	r2,-20(fp)
 20019f0:	10c00e04 	addi	r3,r2,56
 20019f4:	e0bff617 	ldw	r2,-40(fp)
 20019f8:	1887883a 	add	r3,r3,r2
 20019fc:	e0bffa17 	ldw	r2,-24(fp)
 2001a00:	1009883a 	mov	r4,r2
 2001a04:	180b883a 	mov	r5,r3
 2001a08:	e1bff817 	ldw	r6,-32(fp)
 2001a0c:	20040500 	call	2004050 <memcpy>
      ptr   += n;
 2001a10:	e0fff817 	ldw	r3,-32(fp)
 2001a14:	e0bffa17 	ldw	r2,-24(fp)
 2001a18:	10c5883a 	add	r2,r2,r3
 2001a1c:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 2001a20:	e0fffd17 	ldw	r3,-12(fp)
 2001a24:	e0bff817 	ldw	r2,-32(fp)
 2001a28:	1885c83a 	sub	r2,r3,r2
 2001a2c:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001a30:	e0fff617 	ldw	r3,-40(fp)
 2001a34:	e0bff817 	ldw	r2,-32(fp)
 2001a38:	1885883a 	add	r2,r3,r2
 2001a3c:	10c1ffcc 	andi	r3,r2,2047
 2001a40:	e0bffb17 	ldw	r2,-20(fp)
 2001a44:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 2001a48:	e0bffd17 	ldw	r2,-12(fp)
 2001a4c:	10800048 	cmpgei	r2,r2,1
 2001a50:	103fcc1e 	bne	r2,zero,2001984 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 2001a54:	e0fffa17 	ldw	r3,-24(fp)
 2001a58:	e0bffc17 	ldw	r2,-16(fp)
 2001a5c:	1880141e 	bne	r3,r2,2001ab0 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 2001a60:	e0bffe17 	ldw	r2,-8(fp)
 2001a64:	1090000c 	andi	r2,r2,16384
 2001a68:	1004c03a 	cmpne	r2,r2,zero
 2001a6c:	1000101e 	bne	r2,zero,2001ab0 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 2001a70:	e0bffb17 	ldw	r2,-20(fp)
 2001a74:	10c00a17 	ldw	r3,40(r2)
 2001a78:	e0bff717 	ldw	r2,-36(fp)
 2001a7c:	1880051e 	bne	r3,r2,2001a94 <altera_avalon_jtag_uart_read+0x13c>
 2001a80:	e0bffb17 	ldw	r2,-20(fp)
 2001a84:	10c00917 	ldw	r3,36(r2)
 2001a88:	e0bffb17 	ldw	r2,-20(fp)
 2001a8c:	10800117 	ldw	r2,4(r2)
 2001a90:	18bff736 	bltu	r3,r2,2001a70 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 2001a94:	e0bffb17 	ldw	r2,-20(fp)
 2001a98:	10c00a17 	ldw	r3,40(r2)
 2001a9c:	e0bff717 	ldw	r2,-36(fp)
 2001aa0:	18800326 	beq	r3,r2,2001ab0 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2001aa4:	e0bffd17 	ldw	r2,-12(fp)
 2001aa8:	10800048 	cmpgei	r2,r2,1
 2001aac:	103fb51e 	bne	r2,zero,2001984 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 2001ab0:	e0fffa17 	ldw	r3,-24(fp)
 2001ab4:	e0bffc17 	ldw	r2,-16(fp)
 2001ab8:	18801926 	beq	r3,r2,2001b20 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2001abc:	0005303a 	rdctl	r2,status
 2001ac0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001ac4:	e0fff517 	ldw	r3,-44(fp)
 2001ac8:	00bfff84 	movi	r2,-2
 2001acc:	1884703a 	and	r2,r3,r2
 2001ad0:	1001703a 	wrctl	status,r2
  
  return context;
 2001ad4:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 2001ad8:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2001adc:	e0bffb17 	ldw	r2,-20(fp)
 2001ae0:	10800817 	ldw	r2,32(r2)
 2001ae4:	10c00054 	ori	r3,r2,1
 2001ae8:	e0bffb17 	ldw	r2,-20(fp)
 2001aec:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2001af0:	e0bffb17 	ldw	r2,-20(fp)
 2001af4:	10800017 	ldw	r2,0(r2)
 2001af8:	11000104 	addi	r4,r2,4
 2001afc:	e0bffb17 	ldw	r2,-20(fp)
 2001b00:	10800817 	ldw	r2,32(r2)
 2001b04:	1007883a 	mov	r3,r2
 2001b08:	2005883a 	mov	r2,r4
 2001b0c:	10c00035 	stwio	r3,0(r2)
 2001b10:	e0bff917 	ldw	r2,-28(fp)
 2001b14:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001b18:	e0bff417 	ldw	r2,-48(fp)
 2001b1c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 2001b20:	e0fffa17 	ldw	r3,-24(fp)
 2001b24:	e0bffc17 	ldw	r2,-16(fp)
 2001b28:	18800526 	beq	r3,r2,2001b40 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 2001b2c:	e0fffa17 	ldw	r3,-24(fp)
 2001b30:	e0bffc17 	ldw	r2,-16(fp)
 2001b34:	1887c83a 	sub	r3,r3,r2
 2001b38:	e0ffff15 	stw	r3,-4(fp)
 2001b3c:	00000906 	br	2001b64 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 2001b40:	e0bffe17 	ldw	r2,-8(fp)
 2001b44:	1090000c 	andi	r2,r2,16384
 2001b48:	1005003a 	cmpeq	r2,r2,zero
 2001b4c:	1000031e 	bne	r2,zero,2001b5c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 2001b50:	00bffd44 	movi	r2,-11
 2001b54:	e0bfff15 	stw	r2,-4(fp)
 2001b58:	00000206 	br	2001b64 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 2001b5c:	00bffec4 	movi	r2,-5
 2001b60:	e0bfff15 	stw	r2,-4(fp)
 2001b64:	e0bfff17 	ldw	r2,-4(fp)
}
 2001b68:	e037883a 	mov	sp,fp
 2001b6c:	dfc00117 	ldw	ra,4(sp)
 2001b70:	df000017 	ldw	fp,0(sp)
 2001b74:	dec00204 	addi	sp,sp,8
 2001b78:	f800283a 	ret

02001b7c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 2001b7c:	defff204 	addi	sp,sp,-56
 2001b80:	dfc00d15 	stw	ra,52(sp)
 2001b84:	df000c15 	stw	fp,48(sp)
 2001b88:	df000c04 	addi	fp,sp,48
 2001b8c:	e13ffb15 	stw	r4,-20(fp)
 2001b90:	e17ffc15 	stw	r5,-16(fp)
 2001b94:	e1bffd15 	stw	r6,-12(fp)
 2001b98:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 2001b9c:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 2001ba0:	e0bffc17 	ldw	r2,-16(fp)
 2001ba4:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2001ba8:	00003a06 	br	2001c94 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 2001bac:	e0bffb17 	ldw	r2,-20(fp)
 2001bb0:	10800c17 	ldw	r2,48(r2)
 2001bb4:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 2001bb8:	e0bffb17 	ldw	r2,-20(fp)
 2001bbc:	10800d17 	ldw	r2,52(r2)
 2001bc0:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 2001bc4:	e0fffa17 	ldw	r3,-24(fp)
 2001bc8:	e0bff917 	ldw	r2,-28(fp)
 2001bcc:	1880062e 	bgeu	r3,r2,2001be8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 2001bd0:	e0fff917 	ldw	r3,-28(fp)
 2001bd4:	e0bffa17 	ldw	r2,-24(fp)
 2001bd8:	1885c83a 	sub	r2,r3,r2
 2001bdc:	10bfffc4 	addi	r2,r2,-1
 2001be0:	e0bff815 	stw	r2,-32(fp)
 2001be4:	00000c06 	br	2001c18 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 2001be8:	e0bff917 	ldw	r2,-28(fp)
 2001bec:	1005003a 	cmpeq	r2,r2,zero
 2001bf0:	1000051e 	bne	r2,zero,2001c08 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 2001bf4:	00820004 	movi	r2,2048
 2001bf8:	e0fffa17 	ldw	r3,-24(fp)
 2001bfc:	10c5c83a 	sub	r2,r2,r3
 2001c00:	e0bff815 	stw	r2,-32(fp)
 2001c04:	00000406 	br	2001c18 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 2001c08:	0081ffc4 	movi	r2,2047
 2001c0c:	e0fffa17 	ldw	r3,-24(fp)
 2001c10:	10c5c83a 	sub	r2,r2,r3
 2001c14:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 2001c18:	e0bff817 	ldw	r2,-32(fp)
 2001c1c:	1005003a 	cmpeq	r2,r2,zero
 2001c20:	10001f1e 	bne	r2,zero,2001ca0 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 2001c24:	e0fffd17 	ldw	r3,-12(fp)
 2001c28:	e0bff817 	ldw	r2,-32(fp)
 2001c2c:	1880022e 	bgeu	r3,r2,2001c38 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 2001c30:	e0bffd17 	ldw	r2,-12(fp)
 2001c34:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 2001c38:	e0bffb17 	ldw	r2,-20(fp)
 2001c3c:	10c20e04 	addi	r3,r2,2104
 2001c40:	e0bffa17 	ldw	r2,-24(fp)
 2001c44:	1885883a 	add	r2,r3,r2
 2001c48:	e0fffc17 	ldw	r3,-16(fp)
 2001c4c:	1009883a 	mov	r4,r2
 2001c50:	180b883a 	mov	r5,r3
 2001c54:	e1bff817 	ldw	r6,-32(fp)
 2001c58:	20040500 	call	2004050 <memcpy>
      ptr   += n;
 2001c5c:	e0fff817 	ldw	r3,-32(fp)
 2001c60:	e0bffc17 	ldw	r2,-16(fp)
 2001c64:	10c5883a 	add	r2,r2,r3
 2001c68:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 2001c6c:	e0fffd17 	ldw	r3,-12(fp)
 2001c70:	e0bff817 	ldw	r2,-32(fp)
 2001c74:	1885c83a 	sub	r2,r3,r2
 2001c78:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2001c7c:	e0fffa17 	ldw	r3,-24(fp)
 2001c80:	e0bff817 	ldw	r2,-32(fp)
 2001c84:	1885883a 	add	r2,r3,r2
 2001c88:	10c1ffcc 	andi	r3,r2,2047
 2001c8c:	e0bffb17 	ldw	r2,-20(fp)
 2001c90:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2001c94:	e0bffd17 	ldw	r2,-12(fp)
 2001c98:	10800048 	cmpgei	r2,r2,1
 2001c9c:	103fc31e 	bne	r2,zero,2001bac <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2001ca0:	0005303a 	rdctl	r2,status
 2001ca4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001ca8:	e0fff517 	ldw	r3,-44(fp)
 2001cac:	00bfff84 	movi	r2,-2
 2001cb0:	1884703a 	and	r2,r3,r2
 2001cb4:	1001703a 	wrctl	status,r2
  
  return context;
 2001cb8:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 2001cbc:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2001cc0:	e0bffb17 	ldw	r2,-20(fp)
 2001cc4:	10800817 	ldw	r2,32(r2)
 2001cc8:	10c00094 	ori	r3,r2,2
 2001ccc:	e0bffb17 	ldw	r2,-20(fp)
 2001cd0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2001cd4:	e0bffb17 	ldw	r2,-20(fp)
 2001cd8:	10800017 	ldw	r2,0(r2)
 2001cdc:	11000104 	addi	r4,r2,4
 2001ce0:	e0bffb17 	ldw	r2,-20(fp)
 2001ce4:	10800817 	ldw	r2,32(r2)
 2001ce8:	1007883a 	mov	r3,r2
 2001cec:	2005883a 	mov	r2,r4
 2001cf0:	10c00035 	stwio	r3,0(r2)
 2001cf4:	e0bff717 	ldw	r2,-36(fp)
 2001cf8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001cfc:	e0bff417 	ldw	r2,-48(fp)
 2001d00:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 2001d04:	e0bffd17 	ldw	r2,-12(fp)
 2001d08:	10800050 	cmplti	r2,r2,1
 2001d0c:	1000111e 	bne	r2,zero,2001d54 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 2001d10:	e0bffe17 	ldw	r2,-8(fp)
 2001d14:	1090000c 	andi	r2,r2,16384
 2001d18:	1004c03a 	cmpne	r2,r2,zero
 2001d1c:	1000101e 	bne	r2,zero,2001d60 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 2001d20:	e0bffb17 	ldw	r2,-20(fp)
 2001d24:	10c00d17 	ldw	r3,52(r2)
 2001d28:	e0bff917 	ldw	r2,-28(fp)
 2001d2c:	1880051e 	bne	r3,r2,2001d44 <altera_avalon_jtag_uart_write+0x1c8>
 2001d30:	e0bffb17 	ldw	r2,-20(fp)
 2001d34:	10c00917 	ldw	r3,36(r2)
 2001d38:	e0bffb17 	ldw	r2,-20(fp)
 2001d3c:	10800117 	ldw	r2,4(r2)
 2001d40:	18bff736 	bltu	r3,r2,2001d20 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 2001d44:	e0bffb17 	ldw	r2,-20(fp)
 2001d48:	10c00d17 	ldw	r3,52(r2)
 2001d4c:	e0bff917 	ldw	r2,-28(fp)
 2001d50:	18800326 	beq	r3,r2,2001d60 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 2001d54:	e0bffd17 	ldw	r2,-12(fp)
 2001d58:	10800048 	cmpgei	r2,r2,1
 2001d5c:	103fcd1e 	bne	r2,zero,2001c94 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 2001d60:	e0fffc17 	ldw	r3,-16(fp)
 2001d64:	e0bff617 	ldw	r2,-40(fp)
 2001d68:	18800526 	beq	r3,r2,2001d80 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 2001d6c:	e0fffc17 	ldw	r3,-16(fp)
 2001d70:	e0bff617 	ldw	r2,-40(fp)
 2001d74:	1887c83a 	sub	r3,r3,r2
 2001d78:	e0ffff15 	stw	r3,-4(fp)
 2001d7c:	00000906 	br	2001da4 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 2001d80:	e0bffe17 	ldw	r2,-8(fp)
 2001d84:	1090000c 	andi	r2,r2,16384
 2001d88:	1005003a 	cmpeq	r2,r2,zero
 2001d8c:	1000031e 	bne	r2,zero,2001d9c <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 2001d90:	00bffd44 	movi	r2,-11
 2001d94:	e0bfff15 	stw	r2,-4(fp)
 2001d98:	00000206 	br	2001da4 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 2001d9c:	00bffec4 	movi	r2,-5
 2001da0:	e0bfff15 	stw	r2,-4(fp)
 2001da4:	e0bfff17 	ldw	r2,-4(fp)
}
 2001da8:	e037883a 	mov	sp,fp
 2001dac:	dfc00117 	ldw	ra,4(sp)
 2001db0:	df000017 	ldw	fp,0(sp)
 2001db4:	dec00204 	addi	sp,sp,8
 2001db8:	f800283a 	ret

02001dbc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 2001dbc:	defffa04 	addi	sp,sp,-24
 2001dc0:	dfc00515 	stw	ra,20(sp)
 2001dc4:	df000415 	stw	fp,16(sp)
 2001dc8:	df000404 	addi	fp,sp,16
 2001dcc:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 2001dd0:	e0bfff17 	ldw	r2,-4(fp)
 2001dd4:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 2001dd8:	e0bfff17 	ldw	r2,-4(fp)
 2001ddc:	10800104 	addi	r2,r2,4
 2001de0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2001de4:	0005303a 	rdctl	r2,status
 2001de8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2001dec:	e0fffd17 	ldw	r3,-12(fp)
 2001df0:	00bfff84 	movi	r2,-2
 2001df4:	1884703a 	and	r2,r3,r2
 2001df8:	1001703a 	wrctl	status,r2
  
  return context;
 2001dfc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 2001e00:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
 2001e04:	20039c00 	call	20039c0 <alt_tick>
 2001e08:	e0bffe17 	ldw	r2,-8(fp)
 2001e0c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2001e10:	e0bffc17 	ldw	r2,-16(fp)
 2001e14:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 2001e18:	e037883a 	mov	sp,fp
 2001e1c:	dfc00117 	ldw	ra,4(sp)
 2001e20:	df000017 	ldw	fp,0(sp)
 2001e24:	dec00204 	addi	sp,sp,8
 2001e28:	f800283a 	ret

02001e2c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 2001e2c:	defff804 	addi	sp,sp,-32
 2001e30:	dfc00715 	stw	ra,28(sp)
 2001e34:	df000615 	stw	fp,24(sp)
 2001e38:	df000604 	addi	fp,sp,24
 2001e3c:	e13ffc15 	stw	r4,-16(fp)
 2001e40:	e17ffd15 	stw	r5,-12(fp)
 2001e44:	e1bffe15 	stw	r6,-8(fp)
 2001e48:	e1ffff15 	stw	r7,-4(fp)
 2001e4c:	e0bfff17 	ldw	r2,-4(fp)
 2001e50:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 2001e54:	00808034 	movhi	r2,512
 2001e58:	10973c04 	addi	r2,r2,23792
 2001e5c:	10800017 	ldw	r2,0(r2)
 2001e60:	1004c03a 	cmpne	r2,r2,zero
 2001e64:	1000041e 	bne	r2,zero,2001e78 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
 2001e68:	00c08034 	movhi	r3,512
 2001e6c:	18d73c04 	addi	r3,r3,23792
 2001e70:	e0bffb17 	ldw	r2,-20(fp)
 2001e74:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 2001e78:	e0bffc17 	ldw	r2,-16(fp)
 2001e7c:	10800104 	addi	r2,r2,4
 2001e80:	1007883a 	mov	r3,r2
 2001e84:	008001c4 	movi	r2,7
 2001e88:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 2001e8c:	d8000015 	stw	zero,0(sp)
 2001e90:	e13ffd17 	ldw	r4,-12(fp)
 2001e94:	e17ffe17 	ldw	r5,-8(fp)
 2001e98:	01808034 	movhi	r6,512
 2001e9c:	31876f04 	addi	r6,r6,7612
 2001ea0:	e1fffc17 	ldw	r7,-16(fp)
 2001ea4:	20005000 	call	2000500 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 2001ea8:	e037883a 	mov	sp,fp
 2001eac:	dfc00117 	ldw	ra,4(sp)
 2001eb0:	df000017 	ldw	fp,0(sp)
 2001eb4:	dec00204 	addi	sp,sp,8
 2001eb8:	f800283a 	ret

02001ebc <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 2001ebc:	defffa04 	addi	sp,sp,-24
 2001ec0:	dfc00515 	stw	ra,20(sp)
 2001ec4:	df000415 	stw	fp,16(sp)
 2001ec8:	df000404 	addi	fp,sp,16
 2001ecc:	e13ffd15 	stw	r4,-12(fp)
 2001ed0:	e17ffe15 	stw	r5,-8(fp)
 2001ed4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2001ed8:	e0bffd17 	ldw	r2,-12(fp)
 2001edc:	10800017 	ldw	r2,0(r2)
 2001ee0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 2001ee4:	e0bffc17 	ldw	r2,-16(fp)
 2001ee8:	11000a04 	addi	r4,r2,40
 2001eec:	e0bffd17 	ldw	r2,-12(fp)
 2001ef0:	11c00217 	ldw	r7,8(r2)
 2001ef4:	e17ffe17 	ldw	r5,-8(fp)
 2001ef8:	e1bfff17 	ldw	r6,-4(fp)
 2001efc:	20023b40 	call	20023b4 <altera_avalon_uart_read>
      fd->fd_flags);
}
 2001f00:	e037883a 	mov	sp,fp
 2001f04:	dfc00117 	ldw	ra,4(sp)
 2001f08:	df000017 	ldw	fp,0(sp)
 2001f0c:	dec00204 	addi	sp,sp,8
 2001f10:	f800283a 	ret

02001f14 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 2001f14:	defffa04 	addi	sp,sp,-24
 2001f18:	dfc00515 	stw	ra,20(sp)
 2001f1c:	df000415 	stw	fp,16(sp)
 2001f20:	df000404 	addi	fp,sp,16
 2001f24:	e13ffd15 	stw	r4,-12(fp)
 2001f28:	e17ffe15 	stw	r5,-8(fp)
 2001f2c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2001f30:	e0bffd17 	ldw	r2,-12(fp)
 2001f34:	10800017 	ldw	r2,0(r2)
 2001f38:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 2001f3c:	e0bffc17 	ldw	r2,-16(fp)
 2001f40:	11000a04 	addi	r4,r2,40
 2001f44:	e0bffd17 	ldw	r2,-12(fp)
 2001f48:	11c00217 	ldw	r7,8(r2)
 2001f4c:	e17ffe17 	ldw	r5,-8(fp)
 2001f50:	e1bfff17 	ldw	r6,-4(fp)
 2001f54:	20026440 	call	2002644 <altera_avalon_uart_write>
      fd->fd_flags);
}
 2001f58:	e037883a 	mov	sp,fp
 2001f5c:	dfc00117 	ldw	ra,4(sp)
 2001f60:	df000017 	ldw	fp,0(sp)
 2001f64:	dec00204 	addi	sp,sp,8
 2001f68:	f800283a 	ret

02001f6c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 2001f6c:	defffc04 	addi	sp,sp,-16
 2001f70:	dfc00315 	stw	ra,12(sp)
 2001f74:	df000215 	stw	fp,8(sp)
 2001f78:	df000204 	addi	fp,sp,8
 2001f7c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2001f80:	e0bfff17 	ldw	r2,-4(fp)
 2001f84:	10800017 	ldw	r2,0(r2)
 2001f88:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 2001f8c:	e0bffe17 	ldw	r2,-8(fp)
 2001f90:	11000a04 	addi	r4,r2,40
 2001f94:	e0bfff17 	ldw	r2,-4(fp)
 2001f98:	11400217 	ldw	r5,8(r2)
 2001f9c:	20023540 	call	2002354 <altera_avalon_uart_close>
}
 2001fa0:	e037883a 	mov	sp,fp
 2001fa4:	dfc00117 	ldw	ra,4(sp)
 2001fa8:	df000017 	ldw	fp,0(sp)
 2001fac:	dec00204 	addi	sp,sp,8
 2001fb0:	f800283a 	ret

02001fb4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 2001fb4:	defff704 	addi	sp,sp,-36
 2001fb8:	dfc00815 	stw	ra,32(sp)
 2001fbc:	df000715 	stw	fp,28(sp)
 2001fc0:	df000704 	addi	fp,sp,28
 2001fc4:	e13ffc15 	stw	r4,-16(fp)
 2001fc8:	e17ffd15 	stw	r5,-12(fp)
 2001fcc:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 2001fd0:	e0bffc17 	ldw	r2,-16(fp)
 2001fd4:	10800017 	ldw	r2,0(r2)
 2001fd8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 2001fdc:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 2001fe0:	1004c03a 	cmpne	r2,r2,zero
 2001fe4:	1000061e 	bne	r2,zero,2002000 <altera_avalon_uart_init+0x4c>
 2001fe8:	0005883a 	mov	r2,zero
 2001fec:	1004c03a 	cmpne	r2,r2,zero
 2001ff0:	1000031e 	bne	r2,zero,2002000 <altera_avalon_uart_init+0x4c>
 2001ff4:	0005883a 	mov	r2,zero
 2001ff8:	1005003a 	cmpeq	r2,r2,zero
 2001ffc:	1000031e 	bne	r2,zero,200200c <altera_avalon_uart_init+0x58>
 2002000:	00800044 	movi	r2,1
 2002004:	e0bfff15 	stw	r2,-4(fp)
 2002008:	00000106 	br	2002010 <altera_avalon_uart_init+0x5c>
 200200c:	e03fff15 	stw	zero,-4(fp)
 2002010:	e0bfff17 	ldw	r2,-4(fp)
 2002014:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 2002018:	e0bffa17 	ldw	r2,-24(fp)
 200201c:	1004c03a 	cmpne	r2,r2,zero
 2002020:	1000111e 	bne	r2,zero,2002068 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 2002024:	e0fffc17 	ldw	r3,-16(fp)
 2002028:	00832004 	movi	r2,3200
 200202c:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 2002030:	e0bffb17 	ldw	r2,-20(fp)
 2002034:	11000304 	addi	r4,r2,12
 2002038:	e0bffc17 	ldw	r2,-16(fp)
 200203c:	10800117 	ldw	r2,4(r2)
 2002040:	1007883a 	mov	r3,r2
 2002044:	2005883a 	mov	r2,r4
 2002048:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 200204c:	d8000015 	stw	zero,0(sp)
 2002050:	e13ffd17 	ldw	r4,-12(fp)
 2002054:	e17ffe17 	ldw	r5,-8(fp)
 2002058:	01808034 	movhi	r6,512
 200205c:	31881f04 	addi	r6,r6,8316
 2002060:	e1fffc17 	ldw	r7,-16(fp)
 2002064:	20005000 	call	2000500 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 2002068:	e037883a 	mov	sp,fp
 200206c:	dfc00117 	ldw	ra,4(sp)
 2002070:	df000017 	ldw	fp,0(sp)
 2002074:	dec00204 	addi	sp,sp,8
 2002078:	f800283a 	ret

0200207c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 200207c:	defffa04 	addi	sp,sp,-24
 2002080:	dfc00515 	stw	ra,20(sp)
 2002084:	df000415 	stw	fp,16(sp)
 2002088:	df000404 	addi	fp,sp,16
 200208c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 2002090:	e0bfff17 	ldw	r2,-4(fp)
 2002094:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 2002098:	e0bffd17 	ldw	r2,-12(fp)
 200209c:	10800017 	ldw	r2,0(r2)
 20020a0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 20020a4:	e0bffc17 	ldw	r2,-16(fp)
 20020a8:	10800204 	addi	r2,r2,8
 20020ac:	10800037 	ldwio	r2,0(r2)
 20020b0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 20020b4:	e0bffc17 	ldw	r2,-16(fp)
 20020b8:	10800204 	addi	r2,r2,8
 20020bc:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 20020c0:	e0bffc17 	ldw	r2,-16(fp)
 20020c4:	10800204 	addi	r2,r2,8
 20020c8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 20020cc:	e0bffe17 	ldw	r2,-8(fp)
 20020d0:	1080200c 	andi	r2,r2,128
 20020d4:	1005003a 	cmpeq	r2,r2,zero
 20020d8:	1000031e 	bne	r2,zero,20020e8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 20020dc:	e13ffd17 	ldw	r4,-12(fp)
 20020e0:	e17ffe17 	ldw	r5,-8(fp)
 20020e4:	20021180 	call	2002118 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 20020e8:	e0bffe17 	ldw	r2,-8(fp)
 20020ec:	1081100c 	andi	r2,r2,1088
 20020f0:	1005003a 	cmpeq	r2,r2,zero
 20020f4:	1000031e 	bne	r2,zero,2002104 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 20020f8:	e13ffd17 	ldw	r4,-12(fp)
 20020fc:	e17ffe17 	ldw	r5,-8(fp)
 2002100:	20021f80 	call	20021f8 <altera_avalon_uart_txirq>
  }
  

}
 2002104:	e037883a 	mov	sp,fp
 2002108:	dfc00117 	ldw	ra,4(sp)
 200210c:	df000017 	ldw	fp,0(sp)
 2002110:	dec00204 	addi	sp,sp,8
 2002114:	f800283a 	ret

02002118 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 2002118:	defffc04 	addi	sp,sp,-16
 200211c:	df000315 	stw	fp,12(sp)
 2002120:	df000304 	addi	fp,sp,12
 2002124:	e13ffe15 	stw	r4,-8(fp)
 2002128:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 200212c:	e0bfff17 	ldw	r2,-4(fp)
 2002130:	108000cc 	andi	r2,r2,3
 2002134:	1004c03a 	cmpne	r2,r2,zero
 2002138:	10002b1e 	bne	r2,zero,20021e8 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 200213c:	e0bffe17 	ldw	r2,-8(fp)
 2002140:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 2002144:	e0bffe17 	ldw	r2,-8(fp)
 2002148:	10800317 	ldw	r2,12(r2)
 200214c:	10800044 	addi	r2,r2,1
 2002150:	10800fcc 	andi	r2,r2,63
 2002154:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 2002158:	e0bffe17 	ldw	r2,-8(fp)
 200215c:	11000317 	ldw	r4,12(r2)
 2002160:	e0bffe17 	ldw	r2,-8(fp)
 2002164:	10800017 	ldw	r2,0(r2)
 2002168:	10800037 	ldwio	r2,0(r2)
 200216c:	1007883a 	mov	r3,r2
 2002170:	e0bffe17 	ldw	r2,-8(fp)
 2002174:	2085883a 	add	r2,r4,r2
 2002178:	10800704 	addi	r2,r2,28
 200217c:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 2002180:	e0fffe17 	ldw	r3,-8(fp)
 2002184:	e0bffd17 	ldw	r2,-12(fp)
 2002188:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 200218c:	e0bffe17 	ldw	r2,-8(fp)
 2002190:	10800317 	ldw	r2,12(r2)
 2002194:	10800044 	addi	r2,r2,1
 2002198:	10800fcc 	andi	r2,r2,63
 200219c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 20021a0:	e0bffe17 	ldw	r2,-8(fp)
 20021a4:	10c00217 	ldw	r3,8(r2)
 20021a8:	e0bffd17 	ldw	r2,-12(fp)
 20021ac:	18800e1e 	bne	r3,r2,20021e8 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 20021b0:	e0bffe17 	ldw	r2,-8(fp)
 20021b4:	10c00117 	ldw	r3,4(r2)
 20021b8:	00bfdfc4 	movi	r2,-129
 20021bc:	1886703a 	and	r3,r3,r2
 20021c0:	e0bffe17 	ldw	r2,-8(fp)
 20021c4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 20021c8:	e0bffe17 	ldw	r2,-8(fp)
 20021cc:	10800017 	ldw	r2,0(r2)
 20021d0:	11000304 	addi	r4,r2,12
 20021d4:	e0bffe17 	ldw	r2,-8(fp)
 20021d8:	10800117 	ldw	r2,4(r2)
 20021dc:	1007883a 	mov	r3,r2
 20021e0:	2005883a 	mov	r2,r4
 20021e4:	10c00035 	stwio	r3,0(r2)
  }   
}
 20021e8:	e037883a 	mov	sp,fp
 20021ec:	df000017 	ldw	fp,0(sp)
 20021f0:	dec00104 	addi	sp,sp,4
 20021f4:	f800283a 	ret

020021f8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 20021f8:	defffd04 	addi	sp,sp,-12
 20021fc:	df000215 	stw	fp,8(sp)
 2002200:	df000204 	addi	fp,sp,8
 2002204:	e13ffe15 	stw	r4,-8(fp)
 2002208:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 200220c:	e0bffe17 	ldw	r2,-8(fp)
 2002210:	10c00417 	ldw	r3,16(r2)
 2002214:	e0bffe17 	ldw	r2,-8(fp)
 2002218:	10800517 	ldw	r2,20(r2)
 200221c:	18803626 	beq	r3,r2,20022f8 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 2002220:	e0bffe17 	ldw	r2,-8(fp)
 2002224:	10800617 	ldw	r2,24(r2)
 2002228:	1080008c 	andi	r2,r2,2
 200222c:	1005003a 	cmpeq	r2,r2,zero
 2002230:	1000041e 	bne	r2,zero,2002244 <altera_avalon_uart_txirq+0x4c>
 2002234:	e0bfff17 	ldw	r2,-4(fp)
 2002238:	1082000c 	andi	r2,r2,2048
 200223c:	1005003a 	cmpeq	r2,r2,zero
 2002240:	10001e1e 	bne	r2,zero,20022bc <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 2002244:	e0bffe17 	ldw	r2,-8(fp)
 2002248:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 200224c:	e0bffe17 	ldw	r2,-8(fp)
 2002250:	10800017 	ldw	r2,0(r2)
 2002254:	11000104 	addi	r4,r2,4
 2002258:	e0bffe17 	ldw	r2,-8(fp)
 200225c:	10c00417 	ldw	r3,16(r2)
 2002260:	e0bffe17 	ldw	r2,-8(fp)
 2002264:	1885883a 	add	r2,r3,r2
 2002268:	10801704 	addi	r2,r2,92
 200226c:	10800003 	ldbu	r2,0(r2)
 2002270:	10c03fcc 	andi	r3,r2,255
 2002274:	2005883a 	mov	r2,r4
 2002278:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 200227c:	e0bffe17 	ldw	r2,-8(fp)
 2002280:	10800417 	ldw	r2,16(r2)
 2002284:	10c00044 	addi	r3,r2,1
 2002288:	e0bffe17 	ldw	r2,-8(fp)
 200228c:	10c00415 	stw	r3,16(r2)
 2002290:	e0bffe17 	ldw	r2,-8(fp)
 2002294:	10800417 	ldw	r2,16(r2)
 2002298:	10c00fcc 	andi	r3,r2,63
 200229c:	e0bffe17 	ldw	r2,-8(fp)
 20022a0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 20022a4:	e0bffe17 	ldw	r2,-8(fp)
 20022a8:	10800117 	ldw	r2,4(r2)
 20022ac:	10c01014 	ori	r3,r2,64
 20022b0:	e0bffe17 	ldw	r2,-8(fp)
 20022b4:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 20022b8:	00000f06 	br	20022f8 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 20022bc:	e0bffe17 	ldw	r2,-8(fp)
 20022c0:	10800017 	ldw	r2,0(r2)
 20022c4:	10800204 	addi	r2,r2,8
 20022c8:	10800037 	ldwio	r2,0(r2)
 20022cc:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 20022d0:	e0bfff17 	ldw	r2,-4(fp)
 20022d4:	1082000c 	andi	r2,r2,2048
 20022d8:	1004c03a 	cmpne	r2,r2,zero
 20022dc:	1000061e 	bne	r2,zero,20022f8 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 20022e0:	e0bffe17 	ldw	r2,-8(fp)
 20022e4:	10c00117 	ldw	r3,4(r2)
 20022e8:	00bfefc4 	movi	r2,-65
 20022ec:	1886703a 	and	r3,r3,r2
 20022f0:	e0bffe17 	ldw	r2,-8(fp)
 20022f4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 20022f8:	e0bffe17 	ldw	r2,-8(fp)
 20022fc:	10c00417 	ldw	r3,16(r2)
 2002300:	e0bffe17 	ldw	r2,-8(fp)
 2002304:	10800517 	ldw	r2,20(r2)
 2002308:	1880061e 	bne	r3,r2,2002324 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 200230c:	e0bffe17 	ldw	r2,-8(fp)
 2002310:	10c00117 	ldw	r3,4(r2)
 2002314:	00beefc4 	movi	r2,-1089
 2002318:	1886703a 	and	r3,r3,r2
 200231c:	e0bffe17 	ldw	r2,-8(fp)
 2002320:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 2002324:	e0bffe17 	ldw	r2,-8(fp)
 2002328:	10800017 	ldw	r2,0(r2)
 200232c:	11000304 	addi	r4,r2,12
 2002330:	e0bffe17 	ldw	r2,-8(fp)
 2002334:	10800117 	ldw	r2,4(r2)
 2002338:	1007883a 	mov	r3,r2
 200233c:	2005883a 	mov	r2,r4
 2002340:	10c00035 	stwio	r3,0(r2)
}
 2002344:	e037883a 	mov	sp,fp
 2002348:	df000017 	ldw	fp,0(sp)
 200234c:	dec00104 	addi	sp,sp,4
 2002350:	f800283a 	ret

02002354 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 2002354:	defffc04 	addi	sp,sp,-16
 2002358:	df000315 	stw	fp,12(sp)
 200235c:	df000304 	addi	fp,sp,12
 2002360:	e13ffd15 	stw	r4,-12(fp)
 2002364:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 2002368:	00000706 	br	2002388 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 200236c:	e0bffe17 	ldw	r2,-8(fp)
 2002370:	1090000c 	andi	r2,r2,16384
 2002374:	1005003a 	cmpeq	r2,r2,zero
 2002378:	1000031e 	bne	r2,zero,2002388 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 200237c:	00bffd44 	movi	r2,-11
 2002380:	e0bfff15 	stw	r2,-4(fp)
 2002384:	00000606 	br	20023a0 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 2002388:	e0bffd17 	ldw	r2,-12(fp)
 200238c:	10c00417 	ldw	r3,16(r2)
 2002390:	e0bffd17 	ldw	r2,-12(fp)
 2002394:	10800517 	ldw	r2,20(r2)
 2002398:	18bff41e 	bne	r3,r2,200236c <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 200239c:	e03fff15 	stw	zero,-4(fp)
 20023a0:	e0bfff17 	ldw	r2,-4(fp)
}
 20023a4:	e037883a 	mov	sp,fp
 20023a8:	df000017 	ldw	fp,0(sp)
 20023ac:	dec00104 	addi	sp,sp,4
 20023b0:	f800283a 	ret

020023b4 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 20023b4:	defff004 	addi	sp,sp,-64
 20023b8:	dfc00f15 	stw	ra,60(sp)
 20023bc:	df000e15 	stw	fp,56(sp)
 20023c0:	df000e04 	addi	fp,sp,56
 20023c4:	e13ffb15 	stw	r4,-20(fp)
 20023c8:	e17ffc15 	stw	r5,-16(fp)
 20023cc:	e1bffd15 	stw	r6,-12(fp)
 20023d0:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 20023d4:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 20023d8:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 20023dc:	e0bffe17 	ldw	r2,-8(fp)
 20023e0:	1090000c 	andi	r2,r2,16384
 20023e4:	1005003a 	cmpeq	r2,r2,zero
 20023e8:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 20023ec:	e0bffb17 	ldw	r2,-20(fp)
 20023f0:	10800217 	ldw	r2,8(r2)
 20023f4:	10800044 	addi	r2,r2,1
 20023f8:	10800fcc 	andi	r2,r2,63
 20023fc:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 2002400:	00001906 	br	2002468 <altera_avalon_uart_read+0xb4>
    {
      count++;
 2002404:	e0bff617 	ldw	r2,-40(fp)
 2002408:	10800044 	addi	r2,r2,1
 200240c:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 2002410:	e0bffb17 	ldw	r2,-20(fp)
 2002414:	10c00217 	ldw	r3,8(r2)
 2002418:	e0bffb17 	ldw	r2,-20(fp)
 200241c:	1885883a 	add	r2,r3,r2
 2002420:	10800704 	addi	r2,r2,28
 2002424:	10800003 	ldbu	r2,0(r2)
 2002428:	1007883a 	mov	r3,r2
 200242c:	e0bffc17 	ldw	r2,-16(fp)
 2002430:	10c00005 	stb	r3,0(r2)
 2002434:	e0bffc17 	ldw	r2,-16(fp)
 2002438:	10800044 	addi	r2,r2,1
 200243c:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 2002440:	e0bffb17 	ldw	r2,-20(fp)
 2002444:	10800217 	ldw	r2,8(r2)
 2002448:	10c00044 	addi	r3,r2,1
 200244c:	e0bffb17 	ldw	r2,-20(fp)
 2002450:	10c00215 	stw	r3,8(r2)
 2002454:	e0bffb17 	ldw	r2,-20(fp)
 2002458:	10800217 	ldw	r2,8(r2)
 200245c:	10c00fcc 	andi	r3,r2,63
 2002460:	e0bffb17 	ldw	r2,-20(fp)
 2002464:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 2002468:	e0fff617 	ldw	r3,-40(fp)
 200246c:	e0bffd17 	ldw	r2,-12(fp)
 2002470:	1880050e 	bge	r3,r2,2002488 <altera_avalon_uart_read+0xd4>
 2002474:	e0bffb17 	ldw	r2,-20(fp)
 2002478:	10c00217 	ldw	r3,8(r2)
 200247c:	e0bffb17 	ldw	r2,-20(fp)
 2002480:	10800317 	ldw	r2,12(r2)
 2002484:	18bfdf1e 	bne	r3,r2,2002404 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 2002488:	e0bff617 	ldw	r2,-40(fp)
 200248c:	1004c03a 	cmpne	r2,r2,zero
 2002490:	1000271e 	bne	r2,zero,2002530 <altera_avalon_uart_read+0x17c>
 2002494:	e0bffb17 	ldw	r2,-20(fp)
 2002498:	10c00217 	ldw	r3,8(r2)
 200249c:	e0bffb17 	ldw	r2,-20(fp)
 20024a0:	10800317 	ldw	r2,12(r2)
 20024a4:	1880221e 	bne	r3,r2,2002530 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 20024a8:	e0bff917 	ldw	r2,-28(fp)
 20024ac:	1004c03a 	cmpne	r2,r2,zero
 20024b0:	1000061e 	bne	r2,zero,20024cc <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 20024b4:	20025e40 	call	20025e4 <alt_get_errno>
 20024b8:	00c002c4 	movi	r3,11
 20024bc:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 20024c0:	00800044 	movi	r2,1
 20024c4:	e0bff705 	stb	r2,-36(fp)
        break;
 20024c8:	00001f06 	br	2002548 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 20024cc:	0005303a 	rdctl	r2,status
 20024d0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 20024d4:	e0fff517 	ldw	r3,-44(fp)
 20024d8:	00bfff84 	movi	r2,-2
 20024dc:	1884703a 	and	r2,r3,r2
 20024e0:	1001703a 	wrctl	status,r2
  
  return context;
 20024e4:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 20024e8:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 20024ec:	e0bffb17 	ldw	r2,-20(fp)
 20024f0:	10800117 	ldw	r2,4(r2)
 20024f4:	10c02014 	ori	r3,r2,128
 20024f8:	e0bffb17 	ldw	r2,-20(fp)
 20024fc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 2002500:	e0bffb17 	ldw	r2,-20(fp)
 2002504:	10800017 	ldw	r2,0(r2)
 2002508:	11000304 	addi	r4,r2,12
 200250c:	e0bffb17 	ldw	r2,-20(fp)
 2002510:	10800117 	ldw	r2,4(r2)
 2002514:	1007883a 	mov	r3,r2
 2002518:	2005883a 	mov	r2,r4
 200251c:	10c00035 	stwio	r3,0(r2)
 2002520:	e0bffa17 	ldw	r2,-24(fp)
 2002524:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2002528:	e0bff417 	ldw	r2,-48(fp)
 200252c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 2002530:	e0bff617 	ldw	r2,-40(fp)
 2002534:	1004c03a 	cmpne	r2,r2,zero
 2002538:	1000031e 	bne	r2,zero,2002548 <altera_avalon_uart_read+0x194>
 200253c:	e0bffd17 	ldw	r2,-12(fp)
 2002540:	1004c03a 	cmpne	r2,r2,zero
 2002544:	103fc81e 	bne	r2,zero,2002468 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002548:	0005303a 	rdctl	r2,status
 200254c:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002550:	e0fff317 	ldw	r3,-52(fp)
 2002554:	00bfff84 	movi	r2,-2
 2002558:	1884703a 	and	r2,r3,r2
 200255c:	1001703a 	wrctl	status,r2
  
  return context;
 2002560:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 2002564:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 2002568:	e0bffb17 	ldw	r2,-20(fp)
 200256c:	10800117 	ldw	r2,4(r2)
 2002570:	10c02014 	ori	r3,r2,128
 2002574:	e0bffb17 	ldw	r2,-20(fp)
 2002578:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 200257c:	e0bffb17 	ldw	r2,-20(fp)
 2002580:	10800017 	ldw	r2,0(r2)
 2002584:	11000304 	addi	r4,r2,12
 2002588:	e0bffb17 	ldw	r2,-20(fp)
 200258c:	10800117 	ldw	r2,4(r2)
 2002590:	1007883a 	mov	r3,r2
 2002594:	2005883a 	mov	r2,r4
 2002598:	10c00035 	stwio	r3,0(r2)
 200259c:	e0bffa17 	ldw	r2,-24(fp)
 20025a0:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20025a4:	e0bff217 	ldw	r2,-56(fp)
 20025a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 20025ac:	e0bff703 	ldbu	r2,-36(fp)
 20025b0:	1005003a 	cmpeq	r2,r2,zero
 20025b4:	1000031e 	bne	r2,zero,20025c4 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 20025b8:	00bffd04 	movi	r2,-12
 20025bc:	e0bfff15 	stw	r2,-4(fp)
 20025c0:	00000206 	br	20025cc <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 20025c4:	e0bff617 	ldw	r2,-40(fp)
 20025c8:	e0bfff15 	stw	r2,-4(fp)
 20025cc:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 20025d0:	e037883a 	mov	sp,fp
 20025d4:	dfc00117 	ldw	ra,4(sp)
 20025d8:	df000017 	ldw	fp,0(sp)
 20025dc:	dec00204 	addi	sp,sp,8
 20025e0:	f800283a 	ret

020025e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 20025e4:	defffd04 	addi	sp,sp,-12
 20025e8:	dfc00215 	stw	ra,8(sp)
 20025ec:	df000115 	stw	fp,4(sp)
 20025f0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 20025f4:	00808034 	movhi	r2,512
 20025f8:	10972e04 	addi	r2,r2,23736
 20025fc:	10800017 	ldw	r2,0(r2)
 2002600:	1005003a 	cmpeq	r2,r2,zero
 2002604:	1000061e 	bne	r2,zero,2002620 <alt_get_errno+0x3c>
 2002608:	00808034 	movhi	r2,512
 200260c:	10972e04 	addi	r2,r2,23736
 2002610:	10800017 	ldw	r2,0(r2)
 2002614:	103ee83a 	callr	r2
 2002618:	e0bfff15 	stw	r2,-4(fp)
 200261c:	00000306 	br	200262c <alt_get_errno+0x48>
 2002620:	00808034 	movhi	r2,512
 2002624:	10973e04 	addi	r2,r2,23800
 2002628:	e0bfff15 	stw	r2,-4(fp)
 200262c:	e0bfff17 	ldw	r2,-4(fp)
}
 2002630:	e037883a 	mov	sp,fp
 2002634:	dfc00117 	ldw	ra,4(sp)
 2002638:	df000017 	ldw	fp,0(sp)
 200263c:	dec00204 	addi	sp,sp,8
 2002640:	f800283a 	ret

02002644 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 2002644:	defff204 	addi	sp,sp,-56
 2002648:	dfc00d15 	stw	ra,52(sp)
 200264c:	df000c15 	stw	fp,48(sp)
 2002650:	df000c04 	addi	fp,sp,48
 2002654:	e13ffc15 	stw	r4,-16(fp)
 2002658:	e17ffd15 	stw	r5,-12(fp)
 200265c:	e1bffe15 	stw	r6,-8(fp)
 2002660:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 2002664:	e0bffe17 	ldw	r2,-8(fp)
 2002668:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 200266c:	e0bfff17 	ldw	r2,-4(fp)
 2002670:	1090000c 	andi	r2,r2,16384
 2002674:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 2002678:	00004006 	br	200277c <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 200267c:	e0bffc17 	ldw	r2,-16(fp)
 2002680:	10800517 	ldw	r2,20(r2)
 2002684:	10800044 	addi	r2,r2,1
 2002688:	10800fcc 	andi	r2,r2,63
 200268c:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 2002690:	e0bffc17 	ldw	r2,-16(fp)
 2002694:	10c00417 	ldw	r3,16(r2)
 2002698:	e0bff917 	ldw	r2,-28(fp)
 200269c:	1880251e 	bne	r3,r2,2002734 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 20026a0:	e0bffa17 	ldw	r2,-24(fp)
 20026a4:	1005003a 	cmpeq	r2,r2,zero
 20026a8:	1000051e 	bne	r2,zero,20026c0 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 20026ac:	200280c0 	call	200280c <alt_get_errno>
 20026b0:	1007883a 	mov	r3,r2
 20026b4:	008002c4 	movi	r2,11
 20026b8:	18800015 	stw	r2,0(r3)
        break;
 20026bc:	00003206 	br	2002788 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 20026c0:	0005303a 	rdctl	r2,status
 20026c4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 20026c8:	e0fff717 	ldw	r3,-36(fp)
 20026cc:	00bfff84 	movi	r2,-2
 20026d0:	1884703a 	and	r2,r3,r2
 20026d4:	1001703a 	wrctl	status,r2
  
  return context;
 20026d8:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 20026dc:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 20026e0:	e0bffc17 	ldw	r2,-16(fp)
 20026e4:	10800117 	ldw	r2,4(r2)
 20026e8:	10c11014 	ori	r3,r2,1088
 20026ec:	e0bffc17 	ldw	r2,-16(fp)
 20026f0:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 20026f4:	e0bffc17 	ldw	r2,-16(fp)
 20026f8:	10800017 	ldw	r2,0(r2)
 20026fc:	11000304 	addi	r4,r2,12
 2002700:	e0bffc17 	ldw	r2,-16(fp)
 2002704:	10800117 	ldw	r2,4(r2)
 2002708:	1007883a 	mov	r3,r2
 200270c:	2005883a 	mov	r2,r4
 2002710:	10c00035 	stwio	r3,0(r2)
 2002714:	e0bffb17 	ldw	r2,-20(fp)
 2002718:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 200271c:	e0bff617 	ldw	r2,-40(fp)
 2002720:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 2002724:	e0bffc17 	ldw	r2,-16(fp)
 2002728:	10c00417 	ldw	r3,16(r2)
 200272c:	e0bff917 	ldw	r2,-28(fp)
 2002730:	18bffc26 	beq	r3,r2,2002724 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 2002734:	e0bff817 	ldw	r2,-32(fp)
 2002738:	10bfffc4 	addi	r2,r2,-1
 200273c:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 2002740:	e0bffc17 	ldw	r2,-16(fp)
 2002744:	10c00517 	ldw	r3,20(r2)
 2002748:	e0bffd17 	ldw	r2,-12(fp)
 200274c:	10800003 	ldbu	r2,0(r2)
 2002750:	1009883a 	mov	r4,r2
 2002754:	e0bffc17 	ldw	r2,-16(fp)
 2002758:	1885883a 	add	r2,r3,r2
 200275c:	10801704 	addi	r2,r2,92
 2002760:	11000005 	stb	r4,0(r2)
 2002764:	e0bffd17 	ldw	r2,-12(fp)
 2002768:	10800044 	addi	r2,r2,1
 200276c:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 2002770:	e0fffc17 	ldw	r3,-16(fp)
 2002774:	e0bff917 	ldw	r2,-28(fp)
 2002778:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 200277c:	e0bff817 	ldw	r2,-32(fp)
 2002780:	1004c03a 	cmpne	r2,r2,zero
 2002784:	103fbd1e 	bne	r2,zero,200267c <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002788:	0005303a 	rdctl	r2,status
 200278c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002790:	e0fff517 	ldw	r3,-44(fp)
 2002794:	00bfff84 	movi	r2,-2
 2002798:	1884703a 	and	r2,r3,r2
 200279c:	1001703a 	wrctl	status,r2
  
  return context;
 20027a0:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 20027a4:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 20027a8:	e0bffc17 	ldw	r2,-16(fp)
 20027ac:	10800117 	ldw	r2,4(r2)
 20027b0:	10c11014 	ori	r3,r2,1088
 20027b4:	e0bffc17 	ldw	r2,-16(fp)
 20027b8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 20027bc:	e0bffc17 	ldw	r2,-16(fp)
 20027c0:	10800017 	ldw	r2,0(r2)
 20027c4:	11000304 	addi	r4,r2,12
 20027c8:	e0bffc17 	ldw	r2,-16(fp)
 20027cc:	10800117 	ldw	r2,4(r2)
 20027d0:	1007883a 	mov	r3,r2
 20027d4:	2005883a 	mov	r2,r4
 20027d8:	10c00035 	stwio	r3,0(r2)
 20027dc:	e0bffb17 	ldw	r2,-20(fp)
 20027e0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20027e4:	e0bff417 	ldw	r2,-48(fp)
 20027e8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 20027ec:	e0fffe17 	ldw	r3,-8(fp)
 20027f0:	e0bff817 	ldw	r2,-32(fp)
 20027f4:	1885c83a 	sub	r2,r3,r2
}
 20027f8:	e037883a 	mov	sp,fp
 20027fc:	dfc00117 	ldw	ra,4(sp)
 2002800:	df000017 	ldw	fp,0(sp)
 2002804:	dec00204 	addi	sp,sp,8
 2002808:	f800283a 	ret

0200280c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 200280c:	defffd04 	addi	sp,sp,-12
 2002810:	dfc00215 	stw	ra,8(sp)
 2002814:	df000115 	stw	fp,4(sp)
 2002818:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 200281c:	00808034 	movhi	r2,512
 2002820:	10972e04 	addi	r2,r2,23736
 2002824:	10800017 	ldw	r2,0(r2)
 2002828:	1005003a 	cmpeq	r2,r2,zero
 200282c:	1000061e 	bne	r2,zero,2002848 <alt_get_errno+0x3c>
 2002830:	00808034 	movhi	r2,512
 2002834:	10972e04 	addi	r2,r2,23736
 2002838:	10800017 	ldw	r2,0(r2)
 200283c:	103ee83a 	callr	r2
 2002840:	e0bfff15 	stw	r2,-4(fp)
 2002844:	00000306 	br	2002854 <alt_get_errno+0x48>
 2002848:	00808034 	movhi	r2,512
 200284c:	10973e04 	addi	r2,r2,23800
 2002850:	e0bfff15 	stw	r2,-4(fp)
 2002854:	e0bfff17 	ldw	r2,-4(fp)
}
 2002858:	e037883a 	mov	sp,fp
 200285c:	dfc00117 	ldw	ra,4(sp)
 2002860:	df000017 	ldw	fp,0(sp)
 2002864:	dec00204 	addi	sp,sp,8
 2002868:	f800283a 	ret

0200286c <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
 200286c:	defff904 	addi	sp,sp,-28
 2002870:	dfc00615 	stw	ra,24(sp)
 2002874:	df000515 	stw	fp,20(sp)
 2002878:	df000504 	addi	fp,sp,20
 200287c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
 2002880:	00800144 	movi	r2,5
 2002884:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
 2002888:	00800044 	movi	r2,1
 200288c:	d8800015 	stw	r2,0(sp)
 2002890:	e0bffe44 	addi	r2,fp,-7
 2002894:	d8800115 	stw	r2,4(sp)
 2002898:	d8000215 	stw	zero,8(sp)
 200289c:	e13fff17 	ldw	r4,-4(fp)
 20028a0:	000b883a 	mov	r5,zero
 20028a4:	01800044 	movi	r6,1
 20028a8:	e1fffe04 	addi	r7,fp,-8
 20028ac:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
 20028b0:	e0bffe43 	ldbu	r2,-7(fp)
 20028b4:	10803fcc 	andi	r2,r2,255
}
 20028b8:	e037883a 	mov	sp,fp
 20028bc:	dfc00117 	ldw	ra,4(sp)
 20028c0:	df000017 	ldw	fp,0(sp)
 20028c4:	dec00204 	addi	sp,sp,8
 20028c8:	f800283a 	ret

020028cc <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
 20028cc:	defff604 	addi	sp,sp,-40
 20028d0:	dfc00915 	stw	ra,36(sp)
 20028d4:	df000815 	stw	fp,32(sp)
 20028d8:	df000804 	addi	fp,sp,32
 20028dc:	e13ffd15 	stw	r4,-12(fp)
 20028e0:	e17ffe15 	stw	r5,-8(fp)
 20028e4:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
 20028e8:	e0bfff17 	ldw	r2,-4(fp)
 20028ec:	1005003a 	cmpeq	r2,r2,zero
 20028f0:	1000121e 	bne	r2,zero,200293c <epcs_sector_erase+0x70>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
 20028f4:	00bff604 	movi	r2,-40
 20028f8:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
 20028fc:	e0bffe17 	ldw	r2,-8(fp)
 2002900:	1004d63a 	srli	r2,r2,24
 2002904:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
 2002908:	e0bffe17 	ldw	r2,-8(fp)
 200290c:	1004d43a 	srli	r2,r2,16
 2002910:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
 2002914:	e0bffe17 	ldw	r2,-8(fp)
 2002918:	1004d23a 	srli	r2,r2,8
 200291c:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
 2002920:	e0bffe17 	ldw	r2,-8(fp)
 2002924:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
 2002928:	00800144 	movi	r2,5
 200292c:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
 2002930:	e13ffd17 	ldw	r4,-12(fp)
 2002934:	2002e900 	call	2002e90 <epcs_enter_4_bytes_mode>
 2002938:	00000c06 	br	200296c <epcs_sector_erase+0xa0>
  }
  else
  {
      se[0] = epcs_se;
 200293c:	00bff604 	movi	r2,-40
 2002940:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
 2002944:	e0bffe17 	ldw	r2,-8(fp)
 2002948:	1004d43a 	srli	r2,r2,16
 200294c:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
 2002950:	e0bffe17 	ldw	r2,-8(fp)
 2002954:	1004d23a 	srli	r2,r2,8
 2002958:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
 200295c:	e0bffe17 	ldw	r2,-8(fp)
 2002960:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
 2002964:	00800104 	movi	r2,4
 2002968:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
 200296c:	e13ffd17 	ldw	r4,-12(fp)
 2002970:	2002b800 	call	2002b80 <epcs_write_enable>

  alt_avalon_spi_command(
 2002974:	e1bffb03 	ldbu	r6,-20(fp)
 2002978:	e1fffb44 	addi	r7,fp,-19
 200297c:	d8000015 	stw	zero,0(sp)
 2002980:	d8000115 	stw	zero,4(sp)
 2002984:	d8000215 	stw	zero,8(sp)
 2002988:	e13ffd17 	ldw	r4,-12(fp)
 200298c:	000b883a 	mov	r5,zero
 2002990:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 2002994:	e13ffd17 	ldw	r4,-12(fp)
 2002998:	20029c40 	call	20029c4 <epcs_await_wip_released>

  if(four_bytes_mode)
 200299c:	e0bfff17 	ldw	r2,-4(fp)
 20029a0:	1005003a 	cmpeq	r2,r2,zero
 20029a4:	1000021e 	bne	r2,zero,20029b0 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
 20029a8:	e13ffd17 	ldw	r4,-12(fp)
 20029ac:	2002ee80 	call	2002ee8 <epcs_exit_4_bytes_mode>
  }
}
 20029b0:	e037883a 	mov	sp,fp
 20029b4:	dfc00117 	ldw	ra,4(sp)
 20029b8:	df000017 	ldw	fp,0(sp)
 20029bc:	dec00204 	addi	sp,sp,8
 20029c0:	f800283a 	ret

020029c4 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
 20029c4:	defffd04 	addi	sp,sp,-12
 20029c8:	dfc00215 	stw	ra,8(sp)
 20029cc:	df000115 	stw	fp,4(sp)
 20029d0:	df000104 	addi	fp,sp,4
 20029d4:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
 20029d8:	e13fff17 	ldw	r4,-4(fp)
 20029dc:	20029fc0 	call	20029fc <epcs_test_wip>
 20029e0:	1004c03a 	cmpne	r2,r2,zero
 20029e4:	103ffc1e 	bne	r2,zero,20029d8 <epcs_await_wip_released+0x14>
  {
  }
}
 20029e8:	e037883a 	mov	sp,fp
 20029ec:	dfc00117 	ldw	ra,4(sp)
 20029f0:	df000017 	ldw	fp,0(sp)
 20029f4:	dec00204 	addi	sp,sp,8
 20029f8:	f800283a 	ret

020029fc <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
 20029fc:	defffd04 	addi	sp,sp,-12
 2002a00:	dfc00215 	stw	ra,8(sp)
 2002a04:	df000115 	stw	fp,4(sp)
 2002a08:	df000104 	addi	fp,sp,4
 2002a0c:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
 2002a10:	e13fff17 	ldw	r4,-4(fp)
 2002a14:	200286c0 	call	200286c <epcs_read_status_register>
 2002a18:	10803fcc 	andi	r2,r2,255
 2002a1c:	1080004c 	andi	r2,r2,1
}
 2002a20:	e037883a 	mov	sp,fp
 2002a24:	dfc00117 	ldw	ra,4(sp)
 2002a28:	df000017 	ldw	fp,0(sp)
 2002a2c:	dec00204 	addi	sp,sp,8
 2002a30:	f800283a 	ret

02002a34 <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
 2002a34:	defff404 	addi	sp,sp,-48
 2002a38:	dfc00b15 	stw	ra,44(sp)
 2002a3c:	df000a15 	stw	fp,40(sp)
 2002a40:	df000a04 	addi	fp,sp,40
 2002a44:	e13ffc15 	stw	r4,-16(fp)
 2002a48:	e17ffd15 	stw	r5,-12(fp)
 2002a4c:	e1bffe15 	stw	r6,-8(fp)
 2002a50:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
 2002a54:	008000c4 	movi	r2,3
 2002a58:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 2002a5c:	e0800217 	ldw	r2,8(fp)
 2002a60:	1005003a 	cmpeq	r2,r2,zero
 2002a64:	10001c1e 	bne	r2,zero,2002ad8 <epcs_read_buffer+0xa4>
  {
        read_command[1] = (offset >> 24) & 0xFF;
 2002a68:	e0bffd17 	ldw	r2,-12(fp)
 2002a6c:	1005d63a 	srai	r2,r2,24
 2002a70:	1007883a 	mov	r3,r2
 2002a74:	00bfffc4 	movi	r2,-1
 2002a78:	1884703a 	and	r2,r3,r2
 2002a7c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
 2002a80:	e0bffd17 	ldw	r2,-12(fp)
 2002a84:	1005d43a 	srai	r2,r2,16
 2002a88:	1007883a 	mov	r3,r2
 2002a8c:	00bfffc4 	movi	r2,-1
 2002a90:	1884703a 	and	r2,r3,r2
 2002a94:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
 2002a98:	e0bffd17 	ldw	r2,-12(fp)
 2002a9c:	1005d23a 	srai	r2,r2,8
 2002aa0:	1007883a 	mov	r3,r2
 2002aa4:	00bfffc4 	movi	r2,-1
 2002aa8:	1884703a 	and	r2,r3,r2
 2002aac:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
 2002ab0:	e0bffd17 	ldw	r2,-12(fp)
 2002ab4:	1007883a 	mov	r3,r2
 2002ab8:	00bfffc4 	movi	r2,-1
 2002abc:	1884703a 	and	r2,r3,r2
 2002ac0:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
 2002ac4:	00800144 	movi	r2,5
 2002ac8:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
 2002acc:	e13ffc17 	ldw	r4,-16(fp)
 2002ad0:	2002e900 	call	2002e90 <epcs_enter_4_bytes_mode>
 2002ad4:	00001306 	br	2002b24 <epcs_read_buffer+0xf0>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
 2002ad8:	e0bffd17 	ldw	r2,-12(fp)
 2002adc:	1005d43a 	srai	r2,r2,16
 2002ae0:	1007883a 	mov	r3,r2
 2002ae4:	00bfffc4 	movi	r2,-1
 2002ae8:	1884703a 	and	r2,r3,r2
 2002aec:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
 2002af0:	e0bffd17 	ldw	r2,-12(fp)
 2002af4:	1005d23a 	srai	r2,r2,8
 2002af8:	1007883a 	mov	r3,r2
 2002afc:	00bfffc4 	movi	r2,-1
 2002b00:	1884703a 	and	r2,r3,r2
 2002b04:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
 2002b08:	e0bffd17 	ldw	r2,-12(fp)
 2002b0c:	1007883a 	mov	r3,r2
 2002b10:	00bfffc4 	movi	r2,-1
 2002b14:	1884703a 	and	r2,r3,r2
 2002b18:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
 2002b1c:	00800104 	movi	r2,4
 2002b20:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
 2002b24:	e13ffc17 	ldw	r4,-16(fp)
 2002b28:	20029c40 	call	20029c4 <epcs_await_wip_released>

  alt_avalon_spi_command(
 2002b2c:	e0bfff17 	ldw	r2,-4(fp)
 2002b30:	e1fffa04 	addi	r7,fp,-24
 2002b34:	d8800015 	stw	r2,0(sp)
 2002b38:	e0bffe17 	ldw	r2,-8(fp)
 2002b3c:	d8800115 	stw	r2,4(sp)
 2002b40:	d8000215 	stw	zero,8(sp)
 2002b44:	e13ffc17 	ldw	r4,-16(fp)
 2002b48:	000b883a 	mov	r5,zero
 2002b4c:	e1bff917 	ldw	r6,-28(fp)
 2002b50:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
 2002b54:	e0800217 	ldw	r2,8(fp)
 2002b58:	1005003a 	cmpeq	r2,r2,zero
 2002b5c:	1000021e 	bne	r2,zero,2002b68 <epcs_read_buffer+0x134>
  {
    epcs_exit_4_bytes_mode(base);
 2002b60:	e13ffc17 	ldw	r4,-16(fp)
 2002b64:	2002ee80 	call	2002ee8 <epcs_exit_4_bytes_mode>
  }

  return length;
 2002b68:	e0bfff17 	ldw	r2,-4(fp)
}
 2002b6c:	e037883a 	mov	sp,fp
 2002b70:	dfc00117 	ldw	ra,4(sp)
 2002b74:	df000017 	ldw	fp,0(sp)
 2002b78:	dec00204 	addi	sp,sp,8
 2002b7c:	f800283a 	ret

02002b80 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
 2002b80:	defff904 	addi	sp,sp,-28
 2002b84:	dfc00615 	stw	ra,24(sp)
 2002b88:	df000515 	stw	fp,20(sp)
 2002b8c:	df000504 	addi	fp,sp,20
 2002b90:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
 2002b94:	00800184 	movi	r2,6
 2002b98:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
 2002b9c:	d8000015 	stw	zero,0(sp)
 2002ba0:	d8000115 	stw	zero,4(sp)
 2002ba4:	d8000215 	stw	zero,8(sp)
 2002ba8:	e13fff17 	ldw	r4,-4(fp)
 2002bac:	000b883a 	mov	r5,zero
 2002bb0:	01800044 	movi	r6,1
 2002bb4:	e1fffe04 	addi	r7,fp,-8
 2002bb8:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
 2002bbc:	e037883a 	mov	sp,fp
 2002bc0:	dfc00117 	ldw	ra,4(sp)
 2002bc4:	df000017 	ldw	fp,0(sp)
 2002bc8:	dec00204 	addi	sp,sp,8
 2002bcc:	f800283a 	ret

02002bd0 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
 2002bd0:	defff804 	addi	sp,sp,-32
 2002bd4:	dfc00715 	stw	ra,28(sp)
 2002bd8:	df000615 	stw	fp,24(sp)
 2002bdc:	df000604 	addi	fp,sp,24
 2002be0:	e13ffe15 	stw	r4,-8(fp)
 2002be4:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
 2002be8:	00800044 	movi	r2,1
 2002bec:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
 2002bf0:	e0bfff03 	ldbu	r2,-4(fp)
 2002bf4:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
 2002bf8:	d8000015 	stw	zero,0(sp)
 2002bfc:	d8000115 	stw	zero,4(sp)
 2002c00:	d8000215 	stw	zero,8(sp)
 2002c04:	e13ffe17 	ldw	r4,-8(fp)
 2002c08:	000b883a 	mov	r5,zero
 2002c0c:	01800084 	movi	r6,2
 2002c10:	e1fffd04 	addi	r7,fp,-12
 2002c14:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
 2002c18:	e13ffe17 	ldw	r4,-8(fp)
 2002c1c:	20029c40 	call	20029c4 <epcs_await_wip_released>
}
 2002c20:	e037883a 	mov	sp,fp
 2002c24:	dfc00117 	ldw	ra,4(sp)
 2002c28:	df000017 	ldw	fp,0(sp)
 2002c2c:	dec00204 	addi	sp,sp,8
 2002c30:	f800283a 	ret

02002c34 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
 2002c34:	defff404 	addi	sp,sp,-48
 2002c38:	dfc00b15 	stw	ra,44(sp)
 2002c3c:	df000a15 	stw	fp,40(sp)
 2002c40:	df000a04 	addi	fp,sp,40
 2002c44:	e13ffc15 	stw	r4,-16(fp)
 2002c48:	e17ffd15 	stw	r5,-12(fp)
 2002c4c:	e1bffe15 	stw	r6,-8(fp)
 2002c50:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
 2002c54:	00800084 	movi	r2,2
 2002c58:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
 2002c5c:	e0800217 	ldw	r2,8(fp)
 2002c60:	1005003a 	cmpeq	r2,r2,zero
 2002c64:	10001c1e 	bne	r2,zero,2002cd8 <epcs_write_buffer+0xa4>
  {
      pp[1] = (offset >> 24) & 0xFF;
 2002c68:	e0bffd17 	ldw	r2,-12(fp)
 2002c6c:	1005d63a 	srai	r2,r2,24
 2002c70:	1007883a 	mov	r3,r2
 2002c74:	00bfffc4 	movi	r2,-1
 2002c78:	1884703a 	and	r2,r3,r2
 2002c7c:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
 2002c80:	e0bffd17 	ldw	r2,-12(fp)
 2002c84:	1005d43a 	srai	r2,r2,16
 2002c88:	1007883a 	mov	r3,r2
 2002c8c:	00bfffc4 	movi	r2,-1
 2002c90:	1884703a 	and	r2,r3,r2
 2002c94:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
 2002c98:	e0bffd17 	ldw	r2,-12(fp)
 2002c9c:	1005d23a 	srai	r2,r2,8
 2002ca0:	1007883a 	mov	r3,r2
 2002ca4:	00bfffc4 	movi	r2,-1
 2002ca8:	1884703a 	and	r2,r3,r2
 2002cac:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
 2002cb0:	e0bffd17 	ldw	r2,-12(fp)
 2002cb4:	1007883a 	mov	r3,r2
 2002cb8:	00bfffc4 	movi	r2,-1
 2002cbc:	1884703a 	and	r2,r3,r2
 2002cc0:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
 2002cc4:	00800144 	movi	r2,5
 2002cc8:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
 2002ccc:	e13ffc17 	ldw	r4,-16(fp)
 2002cd0:	2002e900 	call	2002e90 <epcs_enter_4_bytes_mode>
 2002cd4:	00001306 	br	2002d24 <epcs_write_buffer+0xf0>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
 2002cd8:	e0bffd17 	ldw	r2,-12(fp)
 2002cdc:	1005d43a 	srai	r2,r2,16
 2002ce0:	1007883a 	mov	r3,r2
 2002ce4:	00bfffc4 	movi	r2,-1
 2002ce8:	1884703a 	and	r2,r3,r2
 2002cec:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
 2002cf0:	e0bffd17 	ldw	r2,-12(fp)
 2002cf4:	1005d23a 	srai	r2,r2,8
 2002cf8:	1007883a 	mov	r3,r2
 2002cfc:	00bfffc4 	movi	r2,-1
 2002d00:	1884703a 	and	r2,r3,r2
 2002d04:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
 2002d08:	e0bffd17 	ldw	r2,-12(fp)
 2002d0c:	1007883a 	mov	r3,r2
 2002d10:	00bfffc4 	movi	r2,-1
 2002d14:	1884703a 	and	r2,r3,r2
 2002d18:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
 2002d1c:	00800104 	movi	r2,4
 2002d20:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
 2002d24:	e13ffc17 	ldw	r4,-16(fp)
 2002d28:	2002b800 	call	2002b80 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
 2002d2c:	e1fffa04 	addi	r7,fp,-24
 2002d30:	d8000015 	stw	zero,0(sp)
 2002d34:	d8000115 	stw	zero,4(sp)
 2002d38:	00800044 	movi	r2,1
 2002d3c:	d8800215 	stw	r2,8(sp)
 2002d40:	e13ffc17 	ldw	r4,-16(fp)
 2002d44:	000b883a 	mov	r5,zero
 2002d48:	e1bff917 	ldw	r6,-28(fp)
 2002d4c:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
 2002d50:	e1bfff17 	ldw	r6,-4(fp)
 2002d54:	d8000015 	stw	zero,0(sp)
 2002d58:	d8000115 	stw	zero,4(sp)
 2002d5c:	d8000215 	stw	zero,8(sp)
 2002d60:	e13ffc17 	ldw	r4,-16(fp)
 2002d64:	000b883a 	mov	r5,zero
 2002d68:	e1fffe17 	ldw	r7,-8(fp)
 2002d6c:	2003aec0 	call	2003aec <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
 2002d70:	e13ffc17 	ldw	r4,-16(fp)
 2002d74:	20029c40 	call	20029c4 <epcs_await_wip_released>

  if(four_bytes_mode)
 2002d78:	e0800217 	ldw	r2,8(fp)
 2002d7c:	1005003a 	cmpeq	r2,r2,zero
 2002d80:	1000021e 	bne	r2,zero,2002d8c <epcs_write_buffer+0x158>
  {
    epcs_exit_4_bytes_mode(base);
 2002d84:	e13ffc17 	ldw	r4,-16(fp)
 2002d88:	2002ee80 	call	2002ee8 <epcs_exit_4_bytes_mode>
  }

  return length;
 2002d8c:	e0bfff17 	ldw	r2,-4(fp)
}
 2002d90:	e037883a 	mov	sp,fp
 2002d94:	dfc00117 	ldw	ra,4(sp)
 2002d98:	df000017 	ldw	fp,0(sp)
 2002d9c:	dec00204 	addi	sp,sp,8
 2002da0:	f800283a 	ret

02002da4 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
 2002da4:	defff804 	addi	sp,sp,-32
 2002da8:	dfc00715 	stw	ra,28(sp)
 2002dac:	df000615 	stw	fp,24(sp)
 2002db0:	df000604 	addi	fp,sp,24
 2002db4:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
 2002db8:	00bfeac4 	movi	r2,-85
 2002dbc:	e0bffd05 	stb	r2,-12(fp)
 2002dc0:	e03ffd45 	stb	zero,-11(fp)
 2002dc4:	e03ffd85 	stb	zero,-10(fp)
 2002dc8:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
 2002dcc:	00800044 	movi	r2,1
 2002dd0:	d8800015 	stw	r2,0(sp)
 2002dd4:	e0bffe04 	addi	r2,fp,-8
 2002dd8:	d8800115 	stw	r2,4(sp)
 2002ddc:	d8000215 	stw	zero,8(sp)
 2002de0:	e13fff17 	ldw	r4,-4(fp)
 2002de4:	000b883a 	mov	r5,zero
 2002de8:	01800104 	movi	r6,4
 2002dec:	e1fffd04 	addi	r7,fp,-12
 2002df0:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
 2002df4:	e0bffe03 	ldbu	r2,-8(fp)
 2002df8:	10803fcc 	andi	r2,r2,255
}
 2002dfc:	e037883a 	mov	sp,fp
 2002e00:	dfc00117 	ldw	ra,4(sp)
 2002e04:	df000017 	ldw	fp,0(sp)
 2002e08:	dec00204 	addi	sp,sp,8
 2002e0c:	f800283a 	ret

02002e10 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
 2002e10:	defff904 	addi	sp,sp,-28
 2002e14:	dfc00615 	stw	ra,24(sp)
 2002e18:	df000515 	stw	fp,20(sp)
 2002e1c:	df000504 	addi	fp,sp,20
 2002e20:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
 2002e24:	00bfe7c4 	movi	r2,-97
 2002e28:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
 2002e2c:	008000c4 	movi	r2,3
 2002e30:	d8800015 	stw	r2,0(sp)
 2002e34:	e0bffe44 	addi	r2,fp,-7
 2002e38:	d8800115 	stw	r2,4(sp)
 2002e3c:	d8000215 	stw	zero,8(sp)
 2002e40:	e13fff17 	ldw	r4,-4(fp)
 2002e44:	000b883a 	mov	r5,zero
 2002e48:	01800044 	movi	r6,1
 2002e4c:	e1fffe04 	addi	r7,fp,-8
 2002e50:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
 2002e54:	e0bffe43 	ldbu	r2,-7(fp)
 2002e58:	10803fcc 	andi	r2,r2,255
 2002e5c:	1006943a 	slli	r3,r2,16
 2002e60:	e0bffe83 	ldbu	r2,-6(fp)
 2002e64:	10803fcc 	andi	r2,r2,255
 2002e68:	1004923a 	slli	r2,r2,8
 2002e6c:	1886b03a 	or	r3,r3,r2
 2002e70:	e0bffec3 	ldbu	r2,-5(fp)
 2002e74:	10803fcc 	andi	r2,r2,255
 2002e78:	1884b03a 	or	r2,r3,r2
}
 2002e7c:	e037883a 	mov	sp,fp
 2002e80:	dfc00117 	ldw	ra,4(sp)
 2002e84:	df000017 	ldw	fp,0(sp)
 2002e88:	dec00204 	addi	sp,sp,8
 2002e8c:	f800283a 	ret

02002e90 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
 2002e90:	defff904 	addi	sp,sp,-28
 2002e94:	dfc00615 	stw	ra,24(sp)
 2002e98:	df000515 	stw	fp,20(sp)
 2002e9c:	df000504 	addi	fp,sp,20
 2002ea0:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
 2002ea4:	00bfedc4 	movi	r2,-73
 2002ea8:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 2002eac:	e13fff17 	ldw	r4,-4(fp)
 2002eb0:	2002b800 	call	2002b80 <epcs_write_enable>

  alt_avalon_spi_command(
 2002eb4:	d8000015 	stw	zero,0(sp)
 2002eb8:	d8000115 	stw	zero,4(sp)
 2002ebc:	d8000215 	stw	zero,8(sp)
 2002ec0:	e13fff17 	ldw	r4,-4(fp)
 2002ec4:	000b883a 	mov	r5,zero
 2002ec8:	01800044 	movi	r6,1
 2002ecc:	e1fffe04 	addi	r7,fp,-8
 2002ed0:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 2002ed4:	e037883a 	mov	sp,fp
 2002ed8:	dfc00117 	ldw	ra,4(sp)
 2002edc:	df000017 	ldw	fp,0(sp)
 2002ee0:	dec00204 	addi	sp,sp,8
 2002ee4:	f800283a 	ret

02002ee8 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
 2002ee8:	defff904 	addi	sp,sp,-28
 2002eec:	dfc00615 	stw	ra,24(sp)
 2002ef0:	df000515 	stw	fp,20(sp)
 2002ef4:	df000504 	addi	fp,sp,20
 2002ef8:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
 2002efc:	00bffa44 	movi	r2,-23
 2002f00:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
 2002f04:	e13fff17 	ldw	r4,-4(fp)
 2002f08:	2002b800 	call	2002b80 <epcs_write_enable>

  alt_avalon_spi_command(
 2002f0c:	d8000015 	stw	zero,0(sp)
 2002f10:	d8000115 	stw	zero,4(sp)
 2002f14:	d8000215 	stw	zero,8(sp)
 2002f18:	e13fff17 	ldw	r4,-4(fp)
 2002f1c:	000b883a 	mov	r5,zero
 2002f20:	01800044 	movi	r6,1
 2002f24:	e1fffe04 	addi	r7,fp,-8
 2002f28:	2003aec0 	call	2003aec <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
 2002f2c:	e037883a 	mov	sp,fp
 2002f30:	dfc00117 	ldw	ra,4(sp)
 2002f34:	df000017 	ldw	fp,0(sp)
 2002f38:	dec00204 	addi	sp,sp,8
 2002f3c:	f800283a 	ret

02002f40 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 2002f40:	defff404 	addi	sp,sp,-48
 2002f44:	df000b15 	stw	fp,44(sp)
 2002f48:	df000b04 	addi	fp,sp,44
 2002f4c:	e13ffb15 	stw	r4,-20(fp)
 2002f50:	e17ffc15 	stw	r5,-16(fp)
 2002f54:	e1bffd15 	stw	r6,-12(fp)
 2002f58:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 2002f5c:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 2002f60:	00808034 	movhi	r2,512
 2002f64:	10973c04 	addi	r2,r2,23792
 2002f68:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 2002f6c:	1005003a 	cmpeq	r2,r2,zero
 2002f70:	1000411e 	bne	r2,zero,2003078 <alt_alarm_start+0x138>
  {
    if (alarm)
 2002f74:	e0bffb17 	ldw	r2,-20(fp)
 2002f78:	1005003a 	cmpeq	r2,r2,zero
 2002f7c:	10003b1e 	bne	r2,zero,200306c <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 2002f80:	e0fffb17 	ldw	r3,-20(fp)
 2002f84:	e0bffd17 	ldw	r2,-12(fp)
 2002f88:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 2002f8c:	e0fffb17 	ldw	r3,-20(fp)
 2002f90:	e0bffe17 	ldw	r2,-8(fp)
 2002f94:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2002f98:	0005303a 	rdctl	r2,status
 2002f9c:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2002fa0:	e0fff817 	ldw	r3,-32(fp)
 2002fa4:	00bfff84 	movi	r2,-2
 2002fa8:	1884703a 	and	r2,r3,r2
 2002fac:	1001703a 	wrctl	status,r2
  
  return context;
 2002fb0:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 2002fb4:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 2002fb8:	00808034 	movhi	r2,512
 2002fbc:	10973d04 	addi	r2,r2,23796
 2002fc0:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 2002fc4:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 2002fc8:	e0fffc17 	ldw	r3,-16(fp)
 2002fcc:	e0bff917 	ldw	r2,-28(fp)
 2002fd0:	1885883a 	add	r2,r3,r2
 2002fd4:	10c00044 	addi	r3,r2,1
 2002fd8:	e0bffb17 	ldw	r2,-20(fp)
 2002fdc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 2002fe0:	e0bffb17 	ldw	r2,-20(fp)
 2002fe4:	10c00217 	ldw	r3,8(r2)
 2002fe8:	e0bff917 	ldw	r2,-28(fp)
 2002fec:	1880042e 	bgeu	r3,r2,2003000 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 2002ff0:	e0fffb17 	ldw	r3,-20(fp)
 2002ff4:	00800044 	movi	r2,1
 2002ff8:	18800405 	stb	r2,16(r3)
 2002ffc:	00000206 	br	2003008 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 2003000:	e0bffb17 	ldw	r2,-20(fp)
 2003004:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 2003008:	e0fffb17 	ldw	r3,-20(fp)
 200300c:	00808034 	movhi	r2,512
 2003010:	10973104 	addi	r2,r2,23748
 2003014:	e0bff615 	stw	r2,-40(fp)
 2003018:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 200301c:	e0fff717 	ldw	r3,-36(fp)
 2003020:	e0bff617 	ldw	r2,-40(fp)
 2003024:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 2003028:	e0bff617 	ldw	r2,-40(fp)
 200302c:	10c00017 	ldw	r3,0(r2)
 2003030:	e0bff717 	ldw	r2,-36(fp)
 2003034:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 2003038:	e0bff617 	ldw	r2,-40(fp)
 200303c:	10c00017 	ldw	r3,0(r2)
 2003040:	e0bff717 	ldw	r2,-36(fp)
 2003044:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 2003048:	e0fff617 	ldw	r3,-40(fp)
 200304c:	e0bff717 	ldw	r2,-36(fp)
 2003050:	18800015 	stw	r2,0(r3)
 2003054:	e0bffa17 	ldw	r2,-24(fp)
 2003058:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 200305c:	e0bff517 	ldw	r2,-44(fp)
 2003060:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 2003064:	e03fff15 	stw	zero,-4(fp)
 2003068:	00000506 	br	2003080 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 200306c:	00bffa84 	movi	r2,-22
 2003070:	e0bfff15 	stw	r2,-4(fp)
 2003074:	00000206 	br	2003080 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 2003078:	00bfde84 	movi	r2,-134
 200307c:	e0bfff15 	stw	r2,-4(fp)
 2003080:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 2003084:	e037883a 	mov	sp,fp
 2003088:	df000017 	ldw	fp,0(sp)
 200308c:	dec00104 	addi	sp,sp,4
 2003090:	f800283a 	ret

02003094 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 2003094:	defff804 	addi	sp,sp,-32
 2003098:	dfc00715 	stw	ra,28(sp)
 200309c:	df000615 	stw	fp,24(sp)
 20030a0:	df000604 	addi	fp,sp,24
 20030a4:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 20030a8:	e0bffc17 	ldw	r2,-16(fp)
 20030ac:	1004803a 	cmplt	r2,r2,zero
 20030b0:	1000081e 	bne	r2,zero,20030d4 <close+0x40>
 20030b4:	e0bffc17 	ldw	r2,-16(fp)
 20030b8:	10800324 	muli	r2,r2,12
 20030bc:	1007883a 	mov	r3,r2
 20030c0:	00808034 	movhi	r2,512
 20030c4:	1095c804 	addi	r2,r2,22304
 20030c8:	1887883a 	add	r3,r3,r2
 20030cc:	e0ffff15 	stw	r3,-4(fp)
 20030d0:	00000106 	br	20030d8 <close+0x44>
 20030d4:	e03fff15 	stw	zero,-4(fp)
 20030d8:	e0bfff17 	ldw	r2,-4(fp)
 20030dc:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 20030e0:	e0bffb17 	ldw	r2,-20(fp)
 20030e4:	1005003a 	cmpeq	r2,r2,zero
 20030e8:	10001d1e 	bne	r2,zero,2003160 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 20030ec:	e0bffb17 	ldw	r2,-20(fp)
 20030f0:	10800017 	ldw	r2,0(r2)
 20030f4:	10800417 	ldw	r2,16(r2)
 20030f8:	1005003a 	cmpeq	r2,r2,zero
 20030fc:	1000071e 	bne	r2,zero,200311c <close+0x88>
 2003100:	e0bffb17 	ldw	r2,-20(fp)
 2003104:	10800017 	ldw	r2,0(r2)
 2003108:	10800417 	ldw	r2,16(r2)
 200310c:	e13ffb17 	ldw	r4,-20(fp)
 2003110:	103ee83a 	callr	r2
 2003114:	e0bffe15 	stw	r2,-8(fp)
 2003118:	00000106 	br	2003120 <close+0x8c>
 200311c:	e03ffe15 	stw	zero,-8(fp)
 2003120:	e0bffe17 	ldw	r2,-8(fp)
 2003124:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 2003128:	e13ffc17 	ldw	r4,-16(fp)
 200312c:	20038c80 	call	20038c8 <alt_release_fd>
    if (rval < 0)
 2003130:	e0bffa17 	ldw	r2,-24(fp)
 2003134:	1004403a 	cmpge	r2,r2,zero
 2003138:	1000071e 	bne	r2,zero,2003158 <close+0xc4>
    {
      ALT_ERRNO = -rval;
 200313c:	20031900 	call	2003190 <alt_get_errno>
 2003140:	e0fffa17 	ldw	r3,-24(fp)
 2003144:	00c7c83a 	sub	r3,zero,r3
 2003148:	10c00015 	stw	r3,0(r2)
      return -1;
 200314c:	00bfffc4 	movi	r2,-1
 2003150:	e0bffd15 	stw	r2,-12(fp)
 2003154:	00000806 	br	2003178 <close+0xe4>
    }
    return 0;
 2003158:	e03ffd15 	stw	zero,-12(fp)
 200315c:	00000606 	br	2003178 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 2003160:	20031900 	call	2003190 <alt_get_errno>
 2003164:	1007883a 	mov	r3,r2
 2003168:	00801444 	movi	r2,81
 200316c:	18800015 	stw	r2,0(r3)
    return -1;
 2003170:	00bfffc4 	movi	r2,-1
 2003174:	e0bffd15 	stw	r2,-12(fp)
 2003178:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 200317c:	e037883a 	mov	sp,fp
 2003180:	dfc00117 	ldw	ra,4(sp)
 2003184:	df000017 	ldw	fp,0(sp)
 2003188:	dec00204 	addi	sp,sp,8
 200318c:	f800283a 	ret

02003190 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2003190:	defffd04 	addi	sp,sp,-12
 2003194:	dfc00215 	stw	ra,8(sp)
 2003198:	df000115 	stw	fp,4(sp)
 200319c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 20031a0:	00808034 	movhi	r2,512
 20031a4:	10972e04 	addi	r2,r2,23736
 20031a8:	10800017 	ldw	r2,0(r2)
 20031ac:	1005003a 	cmpeq	r2,r2,zero
 20031b0:	1000061e 	bne	r2,zero,20031cc <alt_get_errno+0x3c>
 20031b4:	00808034 	movhi	r2,512
 20031b8:	10972e04 	addi	r2,r2,23736
 20031bc:	10800017 	ldw	r2,0(r2)
 20031c0:	103ee83a 	callr	r2
 20031c4:	e0bfff15 	stw	r2,-4(fp)
 20031c8:	00000306 	br	20031d8 <alt_get_errno+0x48>
 20031cc:	00808034 	movhi	r2,512
 20031d0:	10973e04 	addi	r2,r2,23800
 20031d4:	e0bfff15 	stw	r2,-4(fp)
 20031d8:	e0bfff17 	ldw	r2,-4(fp)
}
 20031dc:	e037883a 	mov	sp,fp
 20031e0:	dfc00117 	ldw	ra,4(sp)
 20031e4:	df000017 	ldw	fp,0(sp)
 20031e8:	dec00204 	addi	sp,sp,8
 20031ec:	f800283a 	ret

020031f0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 20031f0:	defffc04 	addi	sp,sp,-16
 20031f4:	df000315 	stw	fp,12(sp)
 20031f8:	df000304 	addi	fp,sp,12
 20031fc:	e13ffd15 	stw	r4,-12(fp)
 2003200:	e17ffe15 	stw	r5,-8(fp)
 2003204:	e1bfff15 	stw	r6,-4(fp)
  return len;
 2003208:	e0bfff17 	ldw	r2,-4(fp)
}
 200320c:	e037883a 	mov	sp,fp
 2003210:	df000017 	ldw	fp,0(sp)
 2003214:	dec00104 	addi	sp,sp,4
 2003218:	f800283a 	ret

0200321c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 200321c:	defff904 	addi	sp,sp,-28
 2003220:	dfc00615 	stw	ra,24(sp)
 2003224:	df000515 	stw	fp,20(sp)
 2003228:	df000504 	addi	fp,sp,20
 200322c:	e13ffd15 	stw	r4,-12(fp)
 2003230:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 2003234:	e0bffd17 	ldw	r2,-12(fp)
 2003238:	1005003a 	cmpeq	r2,r2,zero
 200323c:	1000041e 	bne	r2,zero,2003250 <alt_dev_llist_insert+0x34>
 2003240:	e0bffd17 	ldw	r2,-12(fp)
 2003244:	10800217 	ldw	r2,8(r2)
 2003248:	1004c03a 	cmpne	r2,r2,zero
 200324c:	1000071e 	bne	r2,zero,200326c <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 2003250:	20032d00 	call	20032d0 <alt_get_errno>
 2003254:	1007883a 	mov	r3,r2
 2003258:	00800584 	movi	r2,22
 200325c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 2003260:	00bffa84 	movi	r2,-22
 2003264:	e0bfff15 	stw	r2,-4(fp)
 2003268:	00001306 	br	20032b8 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 200326c:	e0fffd17 	ldw	r3,-12(fp)
 2003270:	e0bffe17 	ldw	r2,-8(fp)
 2003274:	e0bffb15 	stw	r2,-20(fp)
 2003278:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 200327c:	e0fffc17 	ldw	r3,-16(fp)
 2003280:	e0bffb17 	ldw	r2,-20(fp)
 2003284:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 2003288:	e0bffb17 	ldw	r2,-20(fp)
 200328c:	10c00017 	ldw	r3,0(r2)
 2003290:	e0bffc17 	ldw	r2,-16(fp)
 2003294:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 2003298:	e0bffb17 	ldw	r2,-20(fp)
 200329c:	10c00017 	ldw	r3,0(r2)
 20032a0:	e0bffc17 	ldw	r2,-16(fp)
 20032a4:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 20032a8:	e0fffb17 	ldw	r3,-20(fp)
 20032ac:	e0bffc17 	ldw	r2,-16(fp)
 20032b0:	18800015 	stw	r2,0(r3)

  return 0;  
 20032b4:	e03fff15 	stw	zero,-4(fp)
 20032b8:	e0bfff17 	ldw	r2,-4(fp)
}
 20032bc:	e037883a 	mov	sp,fp
 20032c0:	dfc00117 	ldw	ra,4(sp)
 20032c4:	df000017 	ldw	fp,0(sp)
 20032c8:	dec00204 	addi	sp,sp,8
 20032cc:	f800283a 	ret

020032d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 20032d0:	defffd04 	addi	sp,sp,-12
 20032d4:	dfc00215 	stw	ra,8(sp)
 20032d8:	df000115 	stw	fp,4(sp)
 20032dc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 20032e0:	00808034 	movhi	r2,512
 20032e4:	10972e04 	addi	r2,r2,23736
 20032e8:	10800017 	ldw	r2,0(r2)
 20032ec:	1005003a 	cmpeq	r2,r2,zero
 20032f0:	1000061e 	bne	r2,zero,200330c <alt_get_errno+0x3c>
 20032f4:	00808034 	movhi	r2,512
 20032f8:	10972e04 	addi	r2,r2,23736
 20032fc:	10800017 	ldw	r2,0(r2)
 2003300:	103ee83a 	callr	r2
 2003304:	e0bfff15 	stw	r2,-4(fp)
 2003308:	00000306 	br	2003318 <alt_get_errno+0x48>
 200330c:	00808034 	movhi	r2,512
 2003310:	10973e04 	addi	r2,r2,23800
 2003314:	e0bfff15 	stw	r2,-4(fp)
 2003318:	e0bfff17 	ldw	r2,-4(fp)
}
 200331c:	e037883a 	mov	sp,fp
 2003320:	dfc00117 	ldw	ra,4(sp)
 2003324:	df000017 	ldw	fp,0(sp)
 2003328:	dec00204 	addi	sp,sp,8
 200332c:	f800283a 	ret

02003330 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 2003330:	defffd04 	addi	sp,sp,-12
 2003334:	dfc00215 	stw	ra,8(sp)
 2003338:	df000115 	stw	fp,4(sp)
 200333c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2003340:	00bfff04 	movi	r2,-4
 2003344:	00c08034 	movhi	r3,512
 2003348:	18d12c04 	addi	r3,r3,17584
 200334c:	1885883a 	add	r2,r3,r2
 2003350:	e0bfff15 	stw	r2,-4(fp)
 2003354:	00000606 	br	2003370 <_do_ctors+0x40>
        (*ctor) (); 
 2003358:	e0bfff17 	ldw	r2,-4(fp)
 200335c:	10800017 	ldw	r2,0(r2)
 2003360:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2003364:	e0bfff17 	ldw	r2,-4(fp)
 2003368:	10bfff04 	addi	r2,r2,-4
 200336c:	e0bfff15 	stw	r2,-4(fp)
 2003370:	e0ffff17 	ldw	r3,-4(fp)
 2003374:	00808034 	movhi	r2,512
 2003378:	10912b04 	addi	r2,r2,17580
 200337c:	18bff62e 	bgeu	r3,r2,2003358 <_do_ctors+0x28>
        (*ctor) (); 
}
 2003380:	e037883a 	mov	sp,fp
 2003384:	dfc00117 	ldw	ra,4(sp)
 2003388:	df000017 	ldw	fp,0(sp)
 200338c:	dec00204 	addi	sp,sp,8
 2003390:	f800283a 	ret

02003394 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 2003394:	defffd04 	addi	sp,sp,-12
 2003398:	dfc00215 	stw	ra,8(sp)
 200339c:	df000115 	stw	fp,4(sp)
 20033a0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 20033a4:	00bfff04 	movi	r2,-4
 20033a8:	00c08034 	movhi	r3,512
 20033ac:	18d12c04 	addi	r3,r3,17584
 20033b0:	1885883a 	add	r2,r3,r2
 20033b4:	e0bfff15 	stw	r2,-4(fp)
 20033b8:	00000606 	br	20033d4 <_do_dtors+0x40>
        (*dtor) (); 
 20033bc:	e0bfff17 	ldw	r2,-4(fp)
 20033c0:	10800017 	ldw	r2,0(r2)
 20033c4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 20033c8:	e0bfff17 	ldw	r2,-4(fp)
 20033cc:	10bfff04 	addi	r2,r2,-4
 20033d0:	e0bfff15 	stw	r2,-4(fp)
 20033d4:	e0ffff17 	ldw	r3,-4(fp)
 20033d8:	00808034 	movhi	r2,512
 20033dc:	10912c04 	addi	r2,r2,17584
 20033e0:	18bff62e 	bgeu	r3,r2,20033bc <_do_dtors+0x28>
        (*dtor) (); 
}
 20033e4:	e037883a 	mov	sp,fp
 20033e8:	dfc00117 	ldw	ra,4(sp)
 20033ec:	df000017 	ldw	fp,0(sp)
 20033f0:	dec00204 	addi	sp,sp,8
 20033f4:	f800283a 	ret

020033f8 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 20033f8:	defffb04 	addi	sp,sp,-20
 20033fc:	dfc00415 	stw	ra,16(sp)
 2003400:	df000315 	stw	fp,12(sp)
 2003404:	df000304 	addi	fp,sp,12
 2003408:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 200340c:	e13ffe17 	ldw	r4,-8(fp)
 2003410:	d1600704 	addi	r5,gp,-32740
 2003414:	2003d240 	call	2003d24 <alt_find_dev>
 2003418:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
 200341c:	e0bffd17 	ldw	r2,-12(fp)
 2003420:	1005003a 	cmpeq	r2,r2,zero
 2003424:	10000b1e 	bne	r2,zero,2003454 <alt_flash_open_dev+0x5c>
 2003428:	e0bffd17 	ldw	r2,-12(fp)
 200342c:	10800317 	ldw	r2,12(r2)
 2003430:	1005003a 	cmpeq	r2,r2,zero
 2003434:	1000071e 	bne	r2,zero,2003454 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
 2003438:	e0bffd17 	ldw	r2,-12(fp)
 200343c:	10800317 	ldw	r2,12(r2)
 2003440:	e13ffd17 	ldw	r4,-12(fp)
 2003444:	e17ffe17 	ldw	r5,-8(fp)
 2003448:	103ee83a 	callr	r2
 200344c:	e0bfff15 	stw	r2,-4(fp)
 2003450:	00000206 	br	200345c <alt_flash_open_dev+0x64>
  }

  return dev;
 2003454:	e0bffd17 	ldw	r2,-12(fp)
 2003458:	e0bfff15 	stw	r2,-4(fp)
 200345c:	e0bfff17 	ldw	r2,-4(fp)
}
 2003460:	e037883a 	mov	sp,fp
 2003464:	dfc00117 	ldw	ra,4(sp)
 2003468:	df000017 	ldw	fp,0(sp)
 200346c:	dec00204 	addi	sp,sp,8
 2003470:	f800283a 	ret

02003474 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 2003474:	defffd04 	addi	sp,sp,-12
 2003478:	dfc00215 	stw	ra,8(sp)
 200347c:	df000115 	stw	fp,4(sp)
 2003480:	df000104 	addi	fp,sp,4
 2003484:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 2003488:	e0bfff17 	ldw	r2,-4(fp)
 200348c:	1005003a 	cmpeq	r2,r2,zero
 2003490:	1000081e 	bne	r2,zero,20034b4 <alt_flash_close_dev+0x40>
 2003494:	e0bfff17 	ldw	r2,-4(fp)
 2003498:	10800417 	ldw	r2,16(r2)
 200349c:	1005003a 	cmpeq	r2,r2,zero
 20034a0:	1000041e 	bne	r2,zero,20034b4 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
 20034a4:	e0bfff17 	ldw	r2,-4(fp)
 20034a8:	10800417 	ldw	r2,16(r2)
 20034ac:	e13fff17 	ldw	r4,-4(fp)
 20034b0:	103ee83a 	callr	r2
  }
  return;
}
 20034b4:	e037883a 	mov	sp,fp
 20034b8:	dfc00117 	ldw	ra,4(sp)
 20034bc:	df000017 	ldw	fp,0(sp)
 20034c0:	dec00204 	addi	sp,sp,8
 20034c4:	f800283a 	ret

020034c8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 20034c8:	defff904 	addi	sp,sp,-28
 20034cc:	dfc00615 	stw	ra,24(sp)
 20034d0:	df000515 	stw	fp,20(sp)
 20034d4:	df000504 	addi	fp,sp,20
 20034d8:	e13ffc15 	stw	r4,-16(fp)
 20034dc:	e17ffd15 	stw	r5,-12(fp)
 20034e0:	e1bffe15 	stw	r6,-8(fp)
 20034e4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 20034e8:	e13ffd17 	ldw	r4,-12(fp)
 20034ec:	e17ffe17 	ldw	r5,-8(fp)
 20034f0:	e1bfff17 	ldw	r6,-4(fp)
 20034f4:	20036e00 	call	20036e0 <open>
 20034f8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 20034fc:	e0bffb17 	ldw	r2,-20(fp)
 2003500:	1004803a 	cmplt	r2,r2,zero
 2003504:	10001c1e 	bne	r2,zero,2003578 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 2003508:	e0bffb17 	ldw	r2,-20(fp)
 200350c:	00c08034 	movhi	r3,512
 2003510:	18d5c804 	addi	r3,r3,22304
 2003514:	10800324 	muli	r2,r2,12
 2003518:	10c5883a 	add	r2,r2,r3
 200351c:	10c00017 	ldw	r3,0(r2)
 2003520:	e0bffc17 	ldw	r2,-16(fp)
 2003524:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 2003528:	e0bffb17 	ldw	r2,-20(fp)
 200352c:	00c08034 	movhi	r3,512
 2003530:	18d5c804 	addi	r3,r3,22304
 2003534:	10800324 	muli	r2,r2,12
 2003538:	10c5883a 	add	r2,r2,r3
 200353c:	10800104 	addi	r2,r2,4
 2003540:	10c00017 	ldw	r3,0(r2)
 2003544:	e0bffc17 	ldw	r2,-16(fp)
 2003548:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 200354c:	e0bffb17 	ldw	r2,-20(fp)
 2003550:	00c08034 	movhi	r3,512
 2003554:	18d5c804 	addi	r3,r3,22304
 2003558:	10800324 	muli	r2,r2,12
 200355c:	10c5883a 	add	r2,r2,r3
 2003560:	10800204 	addi	r2,r2,8
 2003564:	10c00017 	ldw	r3,0(r2)
 2003568:	e0bffc17 	ldw	r2,-16(fp)
 200356c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 2003570:	e13ffb17 	ldw	r4,-20(fp)
 2003574:	20038c80 	call	20038c8 <alt_release_fd>
  }
} 
 2003578:	e037883a 	mov	sp,fp
 200357c:	dfc00117 	ldw	ra,4(sp)
 2003580:	df000017 	ldw	fp,0(sp)
 2003584:	dec00204 	addi	sp,sp,8
 2003588:	f800283a 	ret

0200358c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 200358c:	defffb04 	addi	sp,sp,-20
 2003590:	dfc00415 	stw	ra,16(sp)
 2003594:	df000315 	stw	fp,12(sp)
 2003598:	df000304 	addi	fp,sp,12
 200359c:	e13ffd15 	stw	r4,-12(fp)
 20035a0:	e17ffe15 	stw	r5,-8(fp)
 20035a4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 20035a8:	01008034 	movhi	r4,512
 20035ac:	2115cb04 	addi	r4,r4,22316
 20035b0:	e17ffd17 	ldw	r5,-12(fp)
 20035b4:	01800044 	movi	r6,1
 20035b8:	01c07fc4 	movi	r7,511
 20035bc:	20034c80 	call	20034c8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 20035c0:	01008034 	movhi	r4,512
 20035c4:	2115c804 	addi	r4,r4,22304
 20035c8:	e17ffe17 	ldw	r5,-8(fp)
 20035cc:	000d883a 	mov	r6,zero
 20035d0:	01c07fc4 	movi	r7,511
 20035d4:	20034c80 	call	20034c8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 20035d8:	01008034 	movhi	r4,512
 20035dc:	2115ce04 	addi	r4,r4,22328
 20035e0:	e17fff17 	ldw	r5,-4(fp)
 20035e4:	01800044 	movi	r6,1
 20035e8:	01c07fc4 	movi	r7,511
 20035ec:	20034c80 	call	20034c8 <alt_open_fd>
}  
 20035f0:	e037883a 	mov	sp,fp
 20035f4:	dfc00117 	ldw	ra,4(sp)
 20035f8:	df000017 	ldw	fp,0(sp)
 20035fc:	dec00204 	addi	sp,sp,8
 2003600:	f800283a 	ret

02003604 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 2003604:	defffc04 	addi	sp,sp,-16
 2003608:	df000315 	stw	fp,12(sp)
 200360c:	df000304 	addi	fp,sp,12
 2003610:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 2003614:	e0bffe17 	ldw	r2,-8(fp)
 2003618:	10800217 	ldw	r2,8(r2)
 200361c:	10d00034 	orhi	r3,r2,16384
 2003620:	e0bffe17 	ldw	r2,-8(fp)
 2003624:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 2003628:	e03ffd15 	stw	zero,-12(fp)
 200362c:	00002006 	br	20036b0 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 2003630:	e0bffd17 	ldw	r2,-12(fp)
 2003634:	00c08034 	movhi	r3,512
 2003638:	18d5c804 	addi	r3,r3,22304
 200363c:	10800324 	muli	r2,r2,12
 2003640:	10c5883a 	add	r2,r2,r3
 2003644:	10c00017 	ldw	r3,0(r2)
 2003648:	e0bffe17 	ldw	r2,-8(fp)
 200364c:	10800017 	ldw	r2,0(r2)
 2003650:	1880141e 	bne	r3,r2,20036a4 <alt_file_locked+0xa0>
 2003654:	e0bffd17 	ldw	r2,-12(fp)
 2003658:	00c08034 	movhi	r3,512
 200365c:	18d5c804 	addi	r3,r3,22304
 2003660:	10800324 	muli	r2,r2,12
 2003664:	10c5883a 	add	r2,r2,r3
 2003668:	10800204 	addi	r2,r2,8
 200366c:	10800017 	ldw	r2,0(r2)
 2003670:	1004403a 	cmpge	r2,r2,zero
 2003674:	10000b1e 	bne	r2,zero,20036a4 <alt_file_locked+0xa0>
 2003678:	e0bffd17 	ldw	r2,-12(fp)
 200367c:	10800324 	muli	r2,r2,12
 2003680:	1007883a 	mov	r3,r2
 2003684:	00808034 	movhi	r2,512
 2003688:	1095c804 	addi	r2,r2,22304
 200368c:	1887883a 	add	r3,r3,r2
 2003690:	e0bffe17 	ldw	r2,-8(fp)
 2003694:	18800326 	beq	r3,r2,20036a4 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 2003698:	00bffcc4 	movi	r2,-13
 200369c:	e0bfff15 	stw	r2,-4(fp)
 20036a0:	00000a06 	br	20036cc <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 20036a4:	e0bffd17 	ldw	r2,-12(fp)
 20036a8:	10800044 	addi	r2,r2,1
 20036ac:	e0bffd15 	stw	r2,-12(fp)
 20036b0:	00808034 	movhi	r2,512
 20036b4:	10972d04 	addi	r2,r2,23732
 20036b8:	10800017 	ldw	r2,0(r2)
 20036bc:	1007883a 	mov	r3,r2
 20036c0:	e0bffd17 	ldw	r2,-12(fp)
 20036c4:	18bfda2e 	bgeu	r3,r2,2003630 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 20036c8:	e03fff15 	stw	zero,-4(fp)
 20036cc:	e0bfff17 	ldw	r2,-4(fp)
}
 20036d0:	e037883a 	mov	sp,fp
 20036d4:	df000017 	ldw	fp,0(sp)
 20036d8:	dec00104 	addi	sp,sp,4
 20036dc:	f800283a 	ret

020036e0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 20036e0:	defff404 	addi	sp,sp,-48
 20036e4:	dfc00b15 	stw	ra,44(sp)
 20036e8:	df000a15 	stw	fp,40(sp)
 20036ec:	df000a04 	addi	fp,sp,40
 20036f0:	e13ffb15 	stw	r4,-20(fp)
 20036f4:	e17ffc15 	stw	r5,-16(fp)
 20036f8:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 20036fc:	00bfffc4 	movi	r2,-1
 2003700:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 2003704:	00bffb44 	movi	r2,-19
 2003708:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 200370c:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 2003710:	e13ffb17 	ldw	r4,-20(fp)
 2003714:	01408034 	movhi	r5,512
 2003718:	29572b04 	addi	r5,r5,23724
 200371c:	2003d240 	call	2003d24 <alt_find_dev>
 2003720:	e0bffa15 	stw	r2,-24(fp)
 2003724:	e0bffa17 	ldw	r2,-24(fp)
 2003728:	1004c03a 	cmpne	r2,r2,zero
 200372c:	1000051e 	bne	r2,zero,2003744 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 2003730:	e13ffb17 	ldw	r4,-20(fp)
 2003734:	2003db80 	call	2003db8 <alt_find_file>
 2003738:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 200373c:	00800044 	movi	r2,1
 2003740:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 2003744:	e0bffa17 	ldw	r2,-24(fp)
 2003748:	1005003a 	cmpeq	r2,r2,zero
 200374c:	1000301e 	bne	r2,zero,2003810 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 2003750:	e13ffa17 	ldw	r4,-24(fp)
 2003754:	2003ed80 	call	2003ed8 <alt_get_fd>
 2003758:	e0bff815 	stw	r2,-32(fp)
 200375c:	e0bff817 	ldw	r2,-32(fp)
 2003760:	1004403a 	cmpge	r2,r2,zero
 2003764:	1000031e 	bne	r2,zero,2003774 <open+0x94>
    {
      status = index;
 2003768:	e0bff817 	ldw	r2,-32(fp)
 200376c:	e0bff715 	stw	r2,-36(fp)
 2003770:	00002906 	br	2003818 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 2003774:	e0bff817 	ldw	r2,-32(fp)
 2003778:	10800324 	muli	r2,r2,12
 200377c:	1007883a 	mov	r3,r2
 2003780:	00808034 	movhi	r2,512
 2003784:	1095c804 	addi	r2,r2,22304
 2003788:	1885883a 	add	r2,r3,r2
 200378c:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 2003790:	e0fffc17 	ldw	r3,-16(fp)
 2003794:	00900034 	movhi	r2,16384
 2003798:	10bfffc4 	addi	r2,r2,-1
 200379c:	1886703a 	and	r3,r3,r2
 20037a0:	e0bff917 	ldw	r2,-28(fp)
 20037a4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 20037a8:	e0bff617 	ldw	r2,-40(fp)
 20037ac:	1004c03a 	cmpne	r2,r2,zero
 20037b0:	1000061e 	bne	r2,zero,20037cc <open+0xec>
 20037b4:	e13ff917 	ldw	r4,-28(fp)
 20037b8:	20036040 	call	2003604 <alt_file_locked>
 20037bc:	e0bff715 	stw	r2,-36(fp)
 20037c0:	e0bff717 	ldw	r2,-36(fp)
 20037c4:	1004803a 	cmplt	r2,r2,zero
 20037c8:	1000131e 	bne	r2,zero,2003818 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 20037cc:	e0bffa17 	ldw	r2,-24(fp)
 20037d0:	10800317 	ldw	r2,12(r2)
 20037d4:	1005003a 	cmpeq	r2,r2,zero
 20037d8:	1000091e 	bne	r2,zero,2003800 <open+0x120>
 20037dc:	e0bffa17 	ldw	r2,-24(fp)
 20037e0:	10800317 	ldw	r2,12(r2)
 20037e4:	e13ff917 	ldw	r4,-28(fp)
 20037e8:	e17ffb17 	ldw	r5,-20(fp)
 20037ec:	e1bffc17 	ldw	r6,-16(fp)
 20037f0:	e1fffd17 	ldw	r7,-12(fp)
 20037f4:	103ee83a 	callr	r2
 20037f8:	e0bfff15 	stw	r2,-4(fp)
 20037fc:	00000106 	br	2003804 <open+0x124>
 2003800:	e03fff15 	stw	zero,-4(fp)
 2003804:	e0bfff17 	ldw	r2,-4(fp)
 2003808:	e0bff715 	stw	r2,-36(fp)
 200380c:	00000206 	br	2003818 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 2003810:	00bffb44 	movi	r2,-19
 2003814:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 2003818:	e0bff717 	ldw	r2,-36(fp)
 200381c:	1004403a 	cmpge	r2,r2,zero
 2003820:	1000091e 	bne	r2,zero,2003848 <open+0x168>
  {
    alt_release_fd (index);  
 2003824:	e13ff817 	ldw	r4,-32(fp)
 2003828:	20038c80 	call	20038c8 <alt_release_fd>
    ALT_ERRNO = -status;
 200382c:	20038680 	call	2003868 <alt_get_errno>
 2003830:	e0fff717 	ldw	r3,-36(fp)
 2003834:	00c7c83a 	sub	r3,zero,r3
 2003838:	10c00015 	stw	r3,0(r2)
    return -1;
 200383c:	00bfffc4 	movi	r2,-1
 2003840:	e0bffe15 	stw	r2,-8(fp)
 2003844:	00000206 	br	2003850 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 2003848:	e0bff817 	ldw	r2,-32(fp)
 200384c:	e0bffe15 	stw	r2,-8(fp)
 2003850:	e0bffe17 	ldw	r2,-8(fp)
}
 2003854:	e037883a 	mov	sp,fp
 2003858:	dfc00117 	ldw	ra,4(sp)
 200385c:	df000017 	ldw	fp,0(sp)
 2003860:	dec00204 	addi	sp,sp,8
 2003864:	f800283a 	ret

02003868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2003868:	defffd04 	addi	sp,sp,-12
 200386c:	dfc00215 	stw	ra,8(sp)
 2003870:	df000115 	stw	fp,4(sp)
 2003874:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2003878:	00808034 	movhi	r2,512
 200387c:	10972e04 	addi	r2,r2,23736
 2003880:	10800017 	ldw	r2,0(r2)
 2003884:	1005003a 	cmpeq	r2,r2,zero
 2003888:	1000061e 	bne	r2,zero,20038a4 <alt_get_errno+0x3c>
 200388c:	00808034 	movhi	r2,512
 2003890:	10972e04 	addi	r2,r2,23736
 2003894:	10800017 	ldw	r2,0(r2)
 2003898:	103ee83a 	callr	r2
 200389c:	e0bfff15 	stw	r2,-4(fp)
 20038a0:	00000306 	br	20038b0 <alt_get_errno+0x48>
 20038a4:	00808034 	movhi	r2,512
 20038a8:	10973e04 	addi	r2,r2,23800
 20038ac:	e0bfff15 	stw	r2,-4(fp)
 20038b0:	e0bfff17 	ldw	r2,-4(fp)
}
 20038b4:	e037883a 	mov	sp,fp
 20038b8:	dfc00117 	ldw	ra,4(sp)
 20038bc:	df000017 	ldw	fp,0(sp)
 20038c0:	dec00204 	addi	sp,sp,8
 20038c4:	f800283a 	ret

020038c8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 20038c8:	defffe04 	addi	sp,sp,-8
 20038cc:	df000115 	stw	fp,4(sp)
 20038d0:	df000104 	addi	fp,sp,4
 20038d4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 20038d8:	e0bfff17 	ldw	r2,-4(fp)
 20038dc:	108000d0 	cmplti	r2,r2,3
 20038e0:	10000d1e 	bne	r2,zero,2003918 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 20038e4:	e0bfff17 	ldw	r2,-4(fp)
 20038e8:	00c08034 	movhi	r3,512
 20038ec:	18d5c804 	addi	r3,r3,22304
 20038f0:	10800324 	muli	r2,r2,12
 20038f4:	10c5883a 	add	r2,r2,r3
 20038f8:	10800204 	addi	r2,r2,8
 20038fc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 2003900:	e0bfff17 	ldw	r2,-4(fp)
 2003904:	00c08034 	movhi	r3,512
 2003908:	18d5c804 	addi	r3,r3,22304
 200390c:	10800324 	muli	r2,r2,12
 2003910:	10c5883a 	add	r2,r2,r3
 2003914:	10000015 	stw	zero,0(r2)
  }
}
 2003918:	e037883a 	mov	sp,fp
 200391c:	df000017 	ldw	fp,0(sp)
 2003920:	dec00104 	addi	sp,sp,4
 2003924:	f800283a 	ret

02003928 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 2003928:	defffa04 	addi	sp,sp,-24
 200392c:	df000515 	stw	fp,20(sp)
 2003930:	df000504 	addi	fp,sp,20
 2003934:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2003938:	0005303a 	rdctl	r2,status
 200393c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2003940:	e0fffd17 	ldw	r3,-12(fp)
 2003944:	00bfff84 	movi	r2,-2
 2003948:	1884703a 	and	r2,r3,r2
 200394c:	1001703a 	wrctl	status,r2
  
  return context;
 2003950:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 2003954:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 2003958:	e0bfff17 	ldw	r2,-4(fp)
 200395c:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 2003960:	e0bffc17 	ldw	r2,-16(fp)
 2003964:	10c00017 	ldw	r3,0(r2)
 2003968:	e0bffc17 	ldw	r2,-16(fp)
 200396c:	10800117 	ldw	r2,4(r2)
 2003970:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 2003974:	e0bffc17 	ldw	r2,-16(fp)
 2003978:	10c00117 	ldw	r3,4(r2)
 200397c:	e0bffc17 	ldw	r2,-16(fp)
 2003980:	10800017 	ldw	r2,0(r2)
 2003984:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 2003988:	e0fffc17 	ldw	r3,-16(fp)
 200398c:	e0bffc17 	ldw	r2,-16(fp)
 2003990:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 2003994:	e0fffc17 	ldw	r3,-16(fp)
 2003998:	e0bffc17 	ldw	r2,-16(fp)
 200399c:	18800015 	stw	r2,0(r3)
 20039a0:	e0bffe17 	ldw	r2,-8(fp)
 20039a4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 20039a8:	e0bffb17 	ldw	r2,-20(fp)
 20039ac:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 20039b0:	e037883a 	mov	sp,fp
 20039b4:	df000017 	ldw	fp,0(sp)
 20039b8:	dec00104 	addi	sp,sp,4
 20039bc:	f800283a 	ret

020039c0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 20039c0:	defffb04 	addi	sp,sp,-20
 20039c4:	dfc00415 	stw	ra,16(sp)
 20039c8:	df000315 	stw	fp,12(sp)
 20039cc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 20039d0:	d0a00917 	ldw	r2,-32732(gp)
 20039d4:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 20039d8:	d0a01517 	ldw	r2,-32684(gp)
 20039dc:	10800044 	addi	r2,r2,1
 20039e0:	d0a01515 	stw	r2,-32684(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 20039e4:	00003106 	br	2003aac <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 20039e8:	e0bffe17 	ldw	r2,-8(fp)
 20039ec:	10800017 	ldw	r2,0(r2)
 20039f0:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 20039f4:	e0bffe17 	ldw	r2,-8(fp)
 20039f8:	10800403 	ldbu	r2,16(r2)
 20039fc:	10803fcc 	andi	r2,r2,255
 2003a00:	1005003a 	cmpeq	r2,r2,zero
 2003a04:	1000051e 	bne	r2,zero,2003a1c <alt_tick+0x5c>
 2003a08:	d0a01517 	ldw	r2,-32684(gp)
 2003a0c:	1004c03a 	cmpne	r2,r2,zero
 2003a10:	1000021e 	bne	r2,zero,2003a1c <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 2003a14:	e0bffe17 	ldw	r2,-8(fp)
 2003a18:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 2003a1c:	e0bffe17 	ldw	r2,-8(fp)
 2003a20:	10c00217 	ldw	r3,8(r2)
 2003a24:	d0a01517 	ldw	r2,-32684(gp)
 2003a28:	10c01e36 	bltu	r2,r3,2003aa4 <alt_tick+0xe4>
 2003a2c:	e0bffe17 	ldw	r2,-8(fp)
 2003a30:	10800403 	ldbu	r2,16(r2)
 2003a34:	10803fcc 	andi	r2,r2,255
 2003a38:	1004c03a 	cmpne	r2,r2,zero
 2003a3c:	1000191e 	bne	r2,zero,2003aa4 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 2003a40:	e0bffe17 	ldw	r2,-8(fp)
 2003a44:	10c00317 	ldw	r3,12(r2)
 2003a48:	e0bffe17 	ldw	r2,-8(fp)
 2003a4c:	11000517 	ldw	r4,20(r2)
 2003a50:	183ee83a 	callr	r3
 2003a54:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 2003a58:	e0bffd17 	ldw	r2,-12(fp)
 2003a5c:	1004c03a 	cmpne	r2,r2,zero
 2003a60:	1000031e 	bne	r2,zero,2003a70 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 2003a64:	e13ffe17 	ldw	r4,-8(fp)
 2003a68:	20039280 	call	2003928 <alt_alarm_stop>
 2003a6c:	00000d06 	br	2003aa4 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 2003a70:	e0bffe17 	ldw	r2,-8(fp)
 2003a74:	10c00217 	ldw	r3,8(r2)
 2003a78:	e0bffd17 	ldw	r2,-12(fp)
 2003a7c:	1887883a 	add	r3,r3,r2
 2003a80:	e0bffe17 	ldw	r2,-8(fp)
 2003a84:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 2003a88:	e0bffe17 	ldw	r2,-8(fp)
 2003a8c:	10c00217 	ldw	r3,8(r2)
 2003a90:	d0a01517 	ldw	r2,-32684(gp)
 2003a94:	1880032e 	bgeu	r3,r2,2003aa4 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 2003a98:	e0fffe17 	ldw	r3,-8(fp)
 2003a9c:	00800044 	movi	r2,1
 2003aa0:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 2003aa4:	e0bfff17 	ldw	r2,-4(fp)
 2003aa8:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 2003aac:	d0e00904 	addi	r3,gp,-32732
 2003ab0:	e0bffe17 	ldw	r2,-8(fp)
 2003ab4:	10ffcc1e 	bne	r2,r3,20039e8 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 2003ab8:	e037883a 	mov	sp,fp
 2003abc:	dfc00117 	ldw	ra,4(sp)
 2003ac0:	df000017 	ldw	fp,0(sp)
 2003ac4:	dec00204 	addi	sp,sp,8
 2003ac8:	f800283a 	ret

02003acc <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 2003acc:	deffff04 	addi	sp,sp,-4
 2003ad0:	df000015 	stw	fp,0(sp)
 2003ad4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 2003ad8:	000170fa 	wrctl	ienable,zero
}
 2003adc:	e037883a 	mov	sp,fp
 2003ae0:	df000017 	ldw	fp,0(sp)
 2003ae4:	dec00104 	addi	sp,sp,4
 2003ae8:	f800283a 	ret

02003aec <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 2003aec:	defff404 	addi	sp,sp,-48
 2003af0:	df000b15 	stw	fp,44(sp)
 2003af4:	df000b04 	addi	fp,sp,44
 2003af8:	e13ffc15 	stw	r4,-16(fp)
 2003afc:	e17ffd15 	stw	r5,-12(fp)
 2003b00:	e1bffe15 	stw	r6,-8(fp)
 2003b04:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 2003b08:	e0fffe17 	ldw	r3,-8(fp)
 2003b0c:	e0bfff17 	ldw	r2,-4(fp)
 2003b10:	10c5883a 	add	r2,r2,r3
 2003b14:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
 2003b18:	e0c00117 	ldw	r3,4(fp)
 2003b1c:	e0800217 	ldw	r2,8(fp)
 2003b20:	10c5883a 	add	r2,r2,r3
 2003b24:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
 2003b28:	e0800117 	ldw	r2,4(fp)
 2003b2c:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
 2003b30:	e0bffe17 	ldw	r2,-8(fp)
 2003b34:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 2003b38:	00800044 	movi	r2,1
 2003b3c:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 2003b40:	e0bffc17 	ldw	r2,-16(fp)
 2003b44:	11000504 	addi	r4,r2,20
 2003b48:	e0fffd17 	ldw	r3,-12(fp)
 2003b4c:	00800044 	movi	r2,1
 2003b50:	10c6983a 	sll	r3,r2,r3
 2003b54:	2005883a 	mov	r2,r4
 2003b58:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 2003b5c:	e0800317 	ldw	r2,12(fp)
 2003b60:	1080008c 	andi	r2,r2,2
 2003b64:	1004c03a 	cmpne	r2,r2,zero
 2003b68:	1000051e 	bne	r2,zero,2003b80 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 2003b6c:	e0bffc17 	ldw	r2,-16(fp)
 2003b70:	10800304 	addi	r2,r2,12
 2003b74:	1007883a 	mov	r3,r2
 2003b78:	00810004 	movi	r2,1024
 2003b7c:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 2003b80:	e0bffc17 	ldw	r2,-16(fp)
 2003b84:	10800037 	ldwio	r2,0(r2)
 2003b88:	00000006 	br	2003b8c <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 2003b8c:	e0bffc17 	ldw	r2,-16(fp)
 2003b90:	10800204 	addi	r2,r2,8
 2003b94:	10800037 	ldwio	r2,0(r2)
 2003b98:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 2003b9c:	e0bff717 	ldw	r2,-36(fp)
 2003ba0:	1080100c 	andi	r2,r2,64
 2003ba4:	1005003a 	cmpeq	r2,r2,zero
 2003ba8:	1000031e 	bne	r2,zero,2003bb8 <alt_avalon_spi_command+0xcc>
 2003bac:	e0bff617 	ldw	r2,-40(fp)
 2003bb0:	1004c03a 	cmpne	r2,r2,zero
 2003bb4:	1000041e 	bne	r2,zero,2003bc8 <alt_avalon_spi_command+0xdc>
 2003bb8:	e0bff717 	ldw	r2,-36(fp)
 2003bbc:	1080200c 	andi	r2,r2,128
 2003bc0:	1005003a 	cmpeq	r2,r2,zero
 2003bc4:	103ff11e 	bne	r2,zero,2003b8c <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 2003bc8:	e0bff717 	ldw	r2,-36(fp)
 2003bcc:	1080100c 	andi	r2,r2,64
 2003bd0:	1005003a 	cmpeq	r2,r2,zero
 2003bd4:	1000201e 	bne	r2,zero,2003c58 <alt_avalon_spi_command+0x16c>
 2003bd8:	e0bff617 	ldw	r2,-40(fp)
 2003bdc:	10800050 	cmplti	r2,r2,1
 2003be0:	10001d1e 	bne	r2,zero,2003c58 <alt_avalon_spi_command+0x16c>
    {
      credits--;
 2003be4:	e0bff617 	ldw	r2,-40(fp)
 2003be8:	10bfffc4 	addi	r2,r2,-1
 2003bec:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
 2003bf0:	e0ffff17 	ldw	r3,-4(fp)
 2003bf4:	e0bffb17 	ldw	r2,-20(fp)
 2003bf8:	18800b2e 	bgeu	r3,r2,2003c28 <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 2003bfc:	e0bffc17 	ldw	r2,-16(fp)
 2003c00:	11000104 	addi	r4,r2,4
 2003c04:	e0bfff17 	ldw	r2,-4(fp)
 2003c08:	10800003 	ldbu	r2,0(r2)
 2003c0c:	10c03fcc 	andi	r3,r2,255
 2003c10:	e0bfff17 	ldw	r2,-4(fp)
 2003c14:	10800044 	addi	r2,r2,1
 2003c18:	e0bfff15 	stw	r2,-4(fp)
 2003c1c:	2005883a 	mov	r2,r4
 2003c20:	10c00035 	stwio	r3,0(r2)
 2003c24:	00000c06 	br	2003c58 <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
 2003c28:	e0bff917 	ldw	r2,-28(fp)
 2003c2c:	1005003a 	cmpeq	r2,r2,zero
 2003c30:	1000071e 	bne	r2,zero,2003c50 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
 2003c34:	e0bff917 	ldw	r2,-28(fp)
 2003c38:	10bfffc4 	addi	r2,r2,-1
 2003c3c:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 2003c40:	e0bffc17 	ldw	r2,-16(fp)
 2003c44:	10800104 	addi	r2,r2,4
 2003c48:	10000035 	stwio	zero,0(r2)
 2003c4c:	00000206 	br	2003c58 <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
 2003c50:	00bf0004 	movi	r2,-1024
 2003c54:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 2003c58:	e0bff717 	ldw	r2,-36(fp)
 2003c5c:	1080200c 	andi	r2,r2,128
 2003c60:	1005003a 	cmpeq	r2,r2,zero
 2003c64:	103fc91e 	bne	r2,zero,2003b8c <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 2003c68:	e0bffc17 	ldw	r2,-16(fp)
 2003c6c:	10800037 	ldwio	r2,0(r2)
 2003c70:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
 2003c74:	e0bff817 	ldw	r2,-32(fp)
 2003c78:	1005003a 	cmpeq	r2,r2,zero
 2003c7c:	1000041e 	bne	r2,zero,2003c90 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
 2003c80:	e0bff817 	ldw	r2,-32(fp)
 2003c84:	10bfffc4 	addi	r2,r2,-1
 2003c88:	e0bff815 	stw	r2,-32(fp)
 2003c8c:	00000706 	br	2003cac <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
 2003c90:	e0bff517 	ldw	r2,-44(fp)
 2003c94:	1007883a 	mov	r3,r2
 2003c98:	e0800217 	ldw	r2,8(fp)
 2003c9c:	10c00005 	stb	r3,0(r2)
 2003ca0:	e0800217 	ldw	r2,8(fp)
 2003ca4:	10800044 	addi	r2,r2,1
 2003ca8:	e0800215 	stw	r2,8(fp)
      credits++;
 2003cac:	e0bff617 	ldw	r2,-40(fp)
 2003cb0:	10800044 	addi	r2,r2,1
 2003cb4:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
 2003cb8:	e0bff817 	ldw	r2,-32(fp)
 2003cbc:	1004c03a 	cmpne	r2,r2,zero
 2003cc0:	103fb21e 	bne	r2,zero,2003b8c <alt_avalon_spi_command+0xa0>
 2003cc4:	e0c00217 	ldw	r3,8(fp)
 2003cc8:	e0bffa17 	ldw	r2,-24(fp)
 2003ccc:	18800126 	beq	r3,r2,2003cd4 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
 2003cd0:	003fae06 	br	2003b8c <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 2003cd4:	e0bffc17 	ldw	r2,-16(fp)
 2003cd8:	10800204 	addi	r2,r2,8
 2003cdc:	10800037 	ldwio	r2,0(r2)
 2003ce0:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 2003ce4:	e0bff717 	ldw	r2,-36(fp)
 2003ce8:	1080080c 	andi	r2,r2,32
 2003cec:	1005003a 	cmpeq	r2,r2,zero
 2003cf0:	103ff81e 	bne	r2,zero,2003cd4 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 2003cf4:	e0800317 	ldw	r2,12(fp)
 2003cf8:	1080004c 	andi	r2,r2,1
 2003cfc:	1004c03a 	cmpne	r2,r2,zero
 2003d00:	1000031e 	bne	r2,zero,2003d10 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 2003d04:	e0bffc17 	ldw	r2,-16(fp)
 2003d08:	10800304 	addi	r2,r2,12
 2003d0c:	10000035 	stwio	zero,0(r2)

  return read_length;
 2003d10:	e0800117 	ldw	r2,4(fp)
}
 2003d14:	e037883a 	mov	sp,fp
 2003d18:	df000017 	ldw	fp,0(sp)
 2003d1c:	dec00104 	addi	sp,sp,4
 2003d20:	f800283a 	ret

02003d24 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 2003d24:	defff904 	addi	sp,sp,-28
 2003d28:	dfc00615 	stw	ra,24(sp)
 2003d2c:	df000515 	stw	fp,20(sp)
 2003d30:	df000504 	addi	fp,sp,20
 2003d34:	e13ffd15 	stw	r4,-12(fp)
 2003d38:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 2003d3c:	e0bffe17 	ldw	r2,-8(fp)
 2003d40:	10800017 	ldw	r2,0(r2)
 2003d44:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 2003d48:	e13ffd17 	ldw	r4,-12(fp)
 2003d4c:	20040f00 	call	20040f0 <strlen>
 2003d50:	10800044 	addi	r2,r2,1
 2003d54:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 2003d58:	00000d06 	br	2003d90 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 2003d5c:	e0bffc17 	ldw	r2,-16(fp)
 2003d60:	11000217 	ldw	r4,8(r2)
 2003d64:	e1bffb17 	ldw	r6,-20(fp)
 2003d68:	e17ffd17 	ldw	r5,-12(fp)
 2003d6c:	2003fdc0 	call	2003fdc <memcmp>
 2003d70:	1004c03a 	cmpne	r2,r2,zero
 2003d74:	1000031e 	bne	r2,zero,2003d84 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 2003d78:	e0bffc17 	ldw	r2,-16(fp)
 2003d7c:	e0bfff15 	stw	r2,-4(fp)
 2003d80:	00000706 	br	2003da0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 2003d84:	e0bffc17 	ldw	r2,-16(fp)
 2003d88:	10800017 	ldw	r2,0(r2)
 2003d8c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 2003d90:	e0fffe17 	ldw	r3,-8(fp)
 2003d94:	e0bffc17 	ldw	r2,-16(fp)
 2003d98:	10fff01e 	bne	r2,r3,2003d5c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 2003d9c:	e03fff15 	stw	zero,-4(fp)
 2003da0:	e0bfff17 	ldw	r2,-4(fp)
}
 2003da4:	e037883a 	mov	sp,fp
 2003da8:	dfc00117 	ldw	ra,4(sp)
 2003dac:	df000017 	ldw	fp,0(sp)
 2003db0:	dec00204 	addi	sp,sp,8
 2003db4:	f800283a 	ret

02003db8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 2003db8:	defffa04 	addi	sp,sp,-24
 2003dbc:	dfc00515 	stw	ra,20(sp)
 2003dc0:	df000415 	stw	fp,16(sp)
 2003dc4:	df000404 	addi	fp,sp,16
 2003dc8:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 2003dcc:	00808034 	movhi	r2,512
 2003dd0:	10972904 	addi	r2,r2,23716
 2003dd4:	10800017 	ldw	r2,0(r2)
 2003dd8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 2003ddc:	00003306 	br	2003eac <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 2003de0:	e0bffd17 	ldw	r2,-12(fp)
 2003de4:	11000217 	ldw	r4,8(r2)
 2003de8:	20040f00 	call	20040f0 <strlen>
 2003dec:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 2003df0:	e0bffd17 	ldw	r2,-12(fp)
 2003df4:	10c00217 	ldw	r3,8(r2)
 2003df8:	e0bffc17 	ldw	r2,-16(fp)
 2003dfc:	1885883a 	add	r2,r3,r2
 2003e00:	10bfffc4 	addi	r2,r2,-1
 2003e04:	10800003 	ldbu	r2,0(r2)
 2003e08:	10803fcc 	andi	r2,r2,255
 2003e0c:	1080201c 	xori	r2,r2,128
 2003e10:	10bfe004 	addi	r2,r2,-128
 2003e14:	10800bd8 	cmpnei	r2,r2,47
 2003e18:	1000031e 	bne	r2,zero,2003e28 <alt_find_file+0x70>
    {
      len -= 1;
 2003e1c:	e0bffc17 	ldw	r2,-16(fp)
 2003e20:	10bfffc4 	addi	r2,r2,-1
 2003e24:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 2003e28:	e0bffc17 	ldw	r2,-16(fp)
 2003e2c:	1007883a 	mov	r3,r2
 2003e30:	e0bffe17 	ldw	r2,-8(fp)
 2003e34:	1885883a 	add	r2,r3,r2
 2003e38:	10800003 	ldbu	r2,0(r2)
 2003e3c:	10803fcc 	andi	r2,r2,255
 2003e40:	1080201c 	xori	r2,r2,128
 2003e44:	10bfe004 	addi	r2,r2,-128
 2003e48:	10800be0 	cmpeqi	r2,r2,47
 2003e4c:	10000a1e 	bne	r2,zero,2003e78 <alt_find_file+0xc0>
 2003e50:	e0bffc17 	ldw	r2,-16(fp)
 2003e54:	1007883a 	mov	r3,r2
 2003e58:	e0bffe17 	ldw	r2,-8(fp)
 2003e5c:	1885883a 	add	r2,r3,r2
 2003e60:	10800003 	ldbu	r2,0(r2)
 2003e64:	10803fcc 	andi	r2,r2,255
 2003e68:	1080201c 	xori	r2,r2,128
 2003e6c:	10bfe004 	addi	r2,r2,-128
 2003e70:	1004c03a 	cmpne	r2,r2,zero
 2003e74:	10000a1e 	bne	r2,zero,2003ea0 <alt_find_file+0xe8>
 2003e78:	e0bffd17 	ldw	r2,-12(fp)
 2003e7c:	11000217 	ldw	r4,8(r2)
 2003e80:	e1bffc17 	ldw	r6,-16(fp)
 2003e84:	e17ffe17 	ldw	r5,-8(fp)
 2003e88:	2003fdc0 	call	2003fdc <memcmp>
 2003e8c:	1004c03a 	cmpne	r2,r2,zero
 2003e90:	1000031e 	bne	r2,zero,2003ea0 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 2003e94:	e0bffd17 	ldw	r2,-12(fp)
 2003e98:	e0bfff15 	stw	r2,-4(fp)
 2003e9c:	00000806 	br	2003ec0 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 2003ea0:	e0bffd17 	ldw	r2,-12(fp)
 2003ea4:	10800017 	ldw	r2,0(r2)
 2003ea8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 2003eac:	00c08034 	movhi	r3,512
 2003eb0:	18d72904 	addi	r3,r3,23716
 2003eb4:	e0bffd17 	ldw	r2,-12(fp)
 2003eb8:	10ffc91e 	bne	r2,r3,2003de0 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 2003ebc:	e03fff15 	stw	zero,-4(fp)
 2003ec0:	e0bfff17 	ldw	r2,-4(fp)
}
 2003ec4:	e037883a 	mov	sp,fp
 2003ec8:	dfc00117 	ldw	ra,4(sp)
 2003ecc:	df000017 	ldw	fp,0(sp)
 2003ed0:	dec00204 	addi	sp,sp,8
 2003ed4:	f800283a 	ret

02003ed8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 2003ed8:	defffc04 	addi	sp,sp,-16
 2003edc:	df000315 	stw	fp,12(sp)
 2003ee0:	df000304 	addi	fp,sp,12
 2003ee4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 2003ee8:	00bffa04 	movi	r2,-24
 2003eec:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 2003ef0:	e03ffe15 	stw	zero,-8(fp)
 2003ef4:	00001e06 	br	2003f70 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 2003ef8:	e0bffe17 	ldw	r2,-8(fp)
 2003efc:	00c08034 	movhi	r3,512
 2003f00:	18d5c804 	addi	r3,r3,22304
 2003f04:	10800324 	muli	r2,r2,12
 2003f08:	10c5883a 	add	r2,r2,r3
 2003f0c:	10800017 	ldw	r2,0(r2)
 2003f10:	1004c03a 	cmpne	r2,r2,zero
 2003f14:	1000131e 	bne	r2,zero,2003f64 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 2003f18:	e0bffe17 	ldw	r2,-8(fp)
 2003f1c:	00c08034 	movhi	r3,512
 2003f20:	18d5c804 	addi	r3,r3,22304
 2003f24:	10800324 	muli	r2,r2,12
 2003f28:	10c7883a 	add	r3,r2,r3
 2003f2c:	e0bfff17 	ldw	r2,-4(fp)
 2003f30:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 2003f34:	00808034 	movhi	r2,512
 2003f38:	10972d04 	addi	r2,r2,23732
 2003f3c:	10c00017 	ldw	r3,0(r2)
 2003f40:	e0bffe17 	ldw	r2,-8(fp)
 2003f44:	1880040e 	bge	r3,r2,2003f58 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 2003f48:	00c08034 	movhi	r3,512
 2003f4c:	18d72d04 	addi	r3,r3,23732
 2003f50:	e0bffe17 	ldw	r2,-8(fp)
 2003f54:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 2003f58:	e0bffe17 	ldw	r2,-8(fp)
 2003f5c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 2003f60:	00000606 	br	2003f7c <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 2003f64:	e0bffe17 	ldw	r2,-8(fp)
 2003f68:	10800044 	addi	r2,r2,1
 2003f6c:	e0bffe15 	stw	r2,-8(fp)
 2003f70:	e0bffe17 	ldw	r2,-8(fp)
 2003f74:	10800810 	cmplti	r2,r2,32
 2003f78:	103fdf1e 	bne	r2,zero,2003ef8 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 2003f7c:	e0bffd17 	ldw	r2,-12(fp)
}
 2003f80:	e037883a 	mov	sp,fp
 2003f84:	df000017 	ldw	fp,0(sp)
 2003f88:	dec00104 	addi	sp,sp,4
 2003f8c:	f800283a 	ret

02003f90 <atexit>:
 2003f90:	200b883a 	mov	r5,r4
 2003f94:	000d883a 	mov	r6,zero
 2003f98:	0009883a 	mov	r4,zero
 2003f9c:	000f883a 	mov	r7,zero
 2003fa0:	20041641 	jmpi	2004164 <__register_exitproc>

02003fa4 <exit>:
 2003fa4:	defffe04 	addi	sp,sp,-8
 2003fa8:	000b883a 	mov	r5,zero
 2003fac:	dc000015 	stw	r16,0(sp)
 2003fb0:	dfc00115 	stw	ra,4(sp)
 2003fb4:	2021883a 	mov	r16,r4
 2003fb8:	200429c0 	call	200429c <__call_exitprocs>
 2003fbc:	00808034 	movhi	r2,512
 2003fc0:	10973404 	addi	r2,r2,23760
 2003fc4:	11000017 	ldw	r4,0(r2)
 2003fc8:	20800f17 	ldw	r2,60(r4)
 2003fcc:	10000126 	beq	r2,zero,2003fd4 <exit+0x30>
 2003fd0:	103ee83a 	callr	r2
 2003fd4:	8009883a 	mov	r4,r16
 2003fd8:	200448c0 	call	200448c <_exit>

02003fdc <memcmp>:
 2003fdc:	00c000c4 	movi	r3,3
 2003fe0:	1980032e 	bgeu	r3,r6,2003ff0 <memcmp+0x14>
 2003fe4:	2144b03a 	or	r2,r4,r5
 2003fe8:	10c4703a 	and	r2,r2,r3
 2003fec:	10000f26 	beq	r2,zero,200402c <memcmp+0x50>
 2003ff0:	31ffffc4 	addi	r7,r6,-1
 2003ff4:	3000061e 	bne	r6,zero,2004010 <memcmp+0x34>
 2003ff8:	00000a06 	br	2004024 <memcmp+0x48>
 2003ffc:	39ffffc4 	addi	r7,r7,-1
 2004000:	00bfffc4 	movi	r2,-1
 2004004:	21000044 	addi	r4,r4,1
 2004008:	29400044 	addi	r5,r5,1
 200400c:	38800526 	beq	r7,r2,2004024 <memcmp+0x48>
 2004010:	20c00003 	ldbu	r3,0(r4)
 2004014:	28800003 	ldbu	r2,0(r5)
 2004018:	18bff826 	beq	r3,r2,2003ffc <memcmp+0x20>
 200401c:	1885c83a 	sub	r2,r3,r2
 2004020:	f800283a 	ret
 2004024:	0005883a 	mov	r2,zero
 2004028:	f800283a 	ret
 200402c:	180f883a 	mov	r7,r3
 2004030:	20c00017 	ldw	r3,0(r4)
 2004034:	28800017 	ldw	r2,0(r5)
 2004038:	18bfed1e 	bne	r3,r2,2003ff0 <memcmp+0x14>
 200403c:	31bfff04 	addi	r6,r6,-4
 2004040:	21000104 	addi	r4,r4,4
 2004044:	29400104 	addi	r5,r5,4
 2004048:	39bff936 	bltu	r7,r6,2004030 <memcmp+0x54>
 200404c:	003fe806 	br	2003ff0 <memcmp+0x14>

02004050 <memcpy>:
 2004050:	01c003c4 	movi	r7,15
 2004054:	2007883a 	mov	r3,r4
 2004058:	3980032e 	bgeu	r7,r6,2004068 <memcpy+0x18>
 200405c:	2904b03a 	or	r2,r5,r4
 2004060:	108000cc 	andi	r2,r2,3
 2004064:	10000926 	beq	r2,zero,200408c <memcpy+0x3c>
 2004068:	30000626 	beq	r6,zero,2004084 <memcpy+0x34>
 200406c:	30cd883a 	add	r6,r6,r3
 2004070:	28800003 	ldbu	r2,0(r5)
 2004074:	29400044 	addi	r5,r5,1
 2004078:	18800005 	stb	r2,0(r3)
 200407c:	18c00044 	addi	r3,r3,1
 2004080:	30fffb1e 	bne	r6,r3,2004070 <memcpy+0x20>
 2004084:	2005883a 	mov	r2,r4
 2004088:	f800283a 	ret
 200408c:	3811883a 	mov	r8,r7
 2004090:	200f883a 	mov	r7,r4
 2004094:	28c00017 	ldw	r3,0(r5)
 2004098:	31bffc04 	addi	r6,r6,-16
 200409c:	38c00015 	stw	r3,0(r7)
 20040a0:	28800117 	ldw	r2,4(r5)
 20040a4:	38800115 	stw	r2,4(r7)
 20040a8:	28c00217 	ldw	r3,8(r5)
 20040ac:	38c00215 	stw	r3,8(r7)
 20040b0:	28800317 	ldw	r2,12(r5)
 20040b4:	29400404 	addi	r5,r5,16
 20040b8:	38800315 	stw	r2,12(r7)
 20040bc:	39c00404 	addi	r7,r7,16
 20040c0:	41bff436 	bltu	r8,r6,2004094 <memcpy+0x44>
 20040c4:	008000c4 	movi	r2,3
 20040c8:	1180072e 	bgeu	r2,r6,20040e8 <memcpy+0x98>
 20040cc:	1007883a 	mov	r3,r2
 20040d0:	28800017 	ldw	r2,0(r5)
 20040d4:	31bfff04 	addi	r6,r6,-4
 20040d8:	29400104 	addi	r5,r5,4
 20040dc:	38800015 	stw	r2,0(r7)
 20040e0:	39c00104 	addi	r7,r7,4
 20040e4:	19bffa36 	bltu	r3,r6,20040d0 <memcpy+0x80>
 20040e8:	3807883a 	mov	r3,r7
 20040ec:	003fde06 	br	2004068 <memcpy+0x18>

020040f0 <strlen>:
 20040f0:	208000cc 	andi	r2,r4,3
 20040f4:	2011883a 	mov	r8,r4
 20040f8:	1000161e 	bne	r2,zero,2004154 <strlen+0x64>
 20040fc:	20c00017 	ldw	r3,0(r4)
 2004100:	017fbff4 	movhi	r5,65279
 2004104:	297fbfc4 	addi	r5,r5,-257
 2004108:	01e02074 	movhi	r7,32897
 200410c:	39e02004 	addi	r7,r7,-32640
 2004110:	1945883a 	add	r2,r3,r5
 2004114:	11c4703a 	and	r2,r2,r7
 2004118:	00c6303a 	nor	r3,zero,r3
 200411c:	1886703a 	and	r3,r3,r2
 2004120:	18000c1e 	bne	r3,zero,2004154 <strlen+0x64>
 2004124:	280d883a 	mov	r6,r5
 2004128:	380b883a 	mov	r5,r7
 200412c:	21000104 	addi	r4,r4,4
 2004130:	20800017 	ldw	r2,0(r4)
 2004134:	1187883a 	add	r3,r2,r6
 2004138:	1946703a 	and	r3,r3,r5
 200413c:	0084303a 	nor	r2,zero,r2
 2004140:	10c4703a 	and	r2,r2,r3
 2004144:	103ff926 	beq	r2,zero,200412c <strlen+0x3c>
 2004148:	20800007 	ldb	r2,0(r4)
 200414c:	10000326 	beq	r2,zero,200415c <strlen+0x6c>
 2004150:	21000044 	addi	r4,r4,1
 2004154:	20800007 	ldb	r2,0(r4)
 2004158:	103ffd1e 	bne	r2,zero,2004150 <strlen+0x60>
 200415c:	2205c83a 	sub	r2,r4,r8
 2004160:	f800283a 	ret

02004164 <__register_exitproc>:
 2004164:	defffa04 	addi	sp,sp,-24
 2004168:	00808034 	movhi	r2,512
 200416c:	10973404 	addi	r2,r2,23760
 2004170:	dc000015 	stw	r16,0(sp)
 2004174:	14000017 	ldw	r16,0(r2)
 2004178:	dd000415 	stw	r20,16(sp)
 200417c:	2829883a 	mov	r20,r5
 2004180:	81405217 	ldw	r5,328(r16)
 2004184:	dcc00315 	stw	r19,12(sp)
 2004188:	dc800215 	stw	r18,8(sp)
 200418c:	dc400115 	stw	r17,4(sp)
 2004190:	dfc00515 	stw	ra,20(sp)
 2004194:	2023883a 	mov	r17,r4
 2004198:	3027883a 	mov	r19,r6
 200419c:	3825883a 	mov	r18,r7
 20041a0:	28002526 	beq	r5,zero,2004238 <__register_exitproc+0xd4>
 20041a4:	29000117 	ldw	r4,4(r5)
 20041a8:	008007c4 	movi	r2,31
 20041ac:	11002716 	blt	r2,r4,200424c <__register_exitproc+0xe8>
 20041b0:	8800101e 	bne	r17,zero,20041f4 <__register_exitproc+0x90>
 20041b4:	2105883a 	add	r2,r4,r4
 20041b8:	1085883a 	add	r2,r2,r2
 20041bc:	20c00044 	addi	r3,r4,1
 20041c0:	1145883a 	add	r2,r2,r5
 20041c4:	0009883a 	mov	r4,zero
 20041c8:	15000215 	stw	r20,8(r2)
 20041cc:	28c00115 	stw	r3,4(r5)
 20041d0:	2005883a 	mov	r2,r4
 20041d4:	dfc00517 	ldw	ra,20(sp)
 20041d8:	dd000417 	ldw	r20,16(sp)
 20041dc:	dcc00317 	ldw	r19,12(sp)
 20041e0:	dc800217 	ldw	r18,8(sp)
 20041e4:	dc400117 	ldw	r17,4(sp)
 20041e8:	dc000017 	ldw	r16,0(sp)
 20041ec:	dec00604 	addi	sp,sp,24
 20041f0:	f800283a 	ret
 20041f4:	29802204 	addi	r6,r5,136
 20041f8:	00800044 	movi	r2,1
 20041fc:	110e983a 	sll	r7,r2,r4
 2004200:	30c04017 	ldw	r3,256(r6)
 2004204:	2105883a 	add	r2,r4,r4
 2004208:	1085883a 	add	r2,r2,r2
 200420c:	1185883a 	add	r2,r2,r6
 2004210:	19c6b03a 	or	r3,r3,r7
 2004214:	14802015 	stw	r18,128(r2)
 2004218:	14c00015 	stw	r19,0(r2)
 200421c:	00800084 	movi	r2,2
 2004220:	30c04015 	stw	r3,256(r6)
 2004224:	88bfe31e 	bne	r17,r2,20041b4 <__register_exitproc+0x50>
 2004228:	30804117 	ldw	r2,260(r6)
 200422c:	11c4b03a 	or	r2,r2,r7
 2004230:	30804115 	stw	r2,260(r6)
 2004234:	003fdf06 	br	20041b4 <__register_exitproc+0x50>
 2004238:	00808034 	movhi	r2,512
 200423c:	10977f04 	addi	r2,r2,24060
 2004240:	100b883a 	mov	r5,r2
 2004244:	80805215 	stw	r2,328(r16)
 2004248:	003fd606 	br	20041a4 <__register_exitproc+0x40>
 200424c:	00800034 	movhi	r2,0
 2004250:	10800004 	addi	r2,r2,0
 2004254:	1000021e 	bne	r2,zero,2004260 <__register_exitproc+0xfc>
 2004258:	013fffc4 	movi	r4,-1
 200425c:	003fdc06 	br	20041d0 <__register_exitproc+0x6c>
 2004260:	01006404 	movi	r4,400
 2004264:	103ee83a 	callr	r2
 2004268:	1007883a 	mov	r3,r2
 200426c:	103ffa26 	beq	r2,zero,2004258 <__register_exitproc+0xf4>
 2004270:	80805217 	ldw	r2,328(r16)
 2004274:	180b883a 	mov	r5,r3
 2004278:	18000115 	stw	zero,4(r3)
 200427c:	18800015 	stw	r2,0(r3)
 2004280:	80c05215 	stw	r3,328(r16)
 2004284:	18006215 	stw	zero,392(r3)
 2004288:	18006315 	stw	zero,396(r3)
 200428c:	0009883a 	mov	r4,zero
 2004290:	883fc826 	beq	r17,zero,20041b4 <__register_exitproc+0x50>
 2004294:	003fd706 	br	20041f4 <__register_exitproc+0x90>

02004298 <register_fini>:
 2004298:	f800283a 	ret

0200429c <__call_exitprocs>:
 200429c:	00808034 	movhi	r2,512
 20042a0:	10973404 	addi	r2,r2,23760
 20042a4:	10800017 	ldw	r2,0(r2)
 20042a8:	defff304 	addi	sp,sp,-52
 20042ac:	df000b15 	stw	fp,44(sp)
 20042b0:	d8800115 	stw	r2,4(sp)
 20042b4:	00800034 	movhi	r2,0
 20042b8:	10800004 	addi	r2,r2,0
 20042bc:	1005003a 	cmpeq	r2,r2,zero
 20042c0:	d8800215 	stw	r2,8(sp)
 20042c4:	d8800117 	ldw	r2,4(sp)
 20042c8:	dd400815 	stw	r21,32(sp)
 20042cc:	dd000715 	stw	r20,28(sp)
 20042d0:	10805204 	addi	r2,r2,328
 20042d4:	dfc00c15 	stw	ra,48(sp)
 20042d8:	ddc00a15 	stw	r23,40(sp)
 20042dc:	dd800915 	stw	r22,36(sp)
 20042e0:	dcc00615 	stw	r19,24(sp)
 20042e4:	dc800515 	stw	r18,20(sp)
 20042e8:	dc400415 	stw	r17,16(sp)
 20042ec:	dc000315 	stw	r16,12(sp)
 20042f0:	282b883a 	mov	r21,r5
 20042f4:	2039883a 	mov	fp,r4
 20042f8:	d8800015 	stw	r2,0(sp)
 20042fc:	2829003a 	cmpeq	r20,r5,zero
 2004300:	d8800117 	ldw	r2,4(sp)
 2004304:	14405217 	ldw	r17,328(r2)
 2004308:	88001026 	beq	r17,zero,200434c <__call_exitprocs+0xb0>
 200430c:	ddc00017 	ldw	r23,0(sp)
 2004310:	88800117 	ldw	r2,4(r17)
 2004314:	8c802204 	addi	r18,r17,136
 2004318:	143fffc4 	addi	r16,r2,-1
 200431c:	80000916 	blt	r16,zero,2004344 <__call_exitprocs+0xa8>
 2004320:	05bfffc4 	movi	r22,-1
 2004324:	a000151e 	bne	r20,zero,200437c <__call_exitprocs+0xe0>
 2004328:	8409883a 	add	r4,r16,r16
 200432c:	2105883a 	add	r2,r4,r4
 2004330:	1485883a 	add	r2,r2,r18
 2004334:	10c02017 	ldw	r3,128(r2)
 2004338:	a8c01126 	beq	r21,r3,2004380 <__call_exitprocs+0xe4>
 200433c:	843fffc4 	addi	r16,r16,-1
 2004340:	85bff81e 	bne	r16,r22,2004324 <__call_exitprocs+0x88>
 2004344:	d8800217 	ldw	r2,8(sp)
 2004348:	10003126 	beq	r2,zero,2004410 <__call_exitprocs+0x174>
 200434c:	dfc00c17 	ldw	ra,48(sp)
 2004350:	df000b17 	ldw	fp,44(sp)
 2004354:	ddc00a17 	ldw	r23,40(sp)
 2004358:	dd800917 	ldw	r22,36(sp)
 200435c:	dd400817 	ldw	r21,32(sp)
 2004360:	dd000717 	ldw	r20,28(sp)
 2004364:	dcc00617 	ldw	r19,24(sp)
 2004368:	dc800517 	ldw	r18,20(sp)
 200436c:	dc400417 	ldw	r17,16(sp)
 2004370:	dc000317 	ldw	r16,12(sp)
 2004374:	dec00d04 	addi	sp,sp,52
 2004378:	f800283a 	ret
 200437c:	8409883a 	add	r4,r16,r16
 2004380:	88c00117 	ldw	r3,4(r17)
 2004384:	2105883a 	add	r2,r4,r4
 2004388:	1445883a 	add	r2,r2,r17
 200438c:	18ffffc4 	addi	r3,r3,-1
 2004390:	11800217 	ldw	r6,8(r2)
 2004394:	1c001526 	beq	r3,r16,20043ec <__call_exitprocs+0x150>
 2004398:	10000215 	stw	zero,8(r2)
 200439c:	303fe726 	beq	r6,zero,200433c <__call_exitprocs+0xa0>
 20043a0:	00c00044 	movi	r3,1
 20043a4:	1c06983a 	sll	r3,r3,r16
 20043a8:	90804017 	ldw	r2,256(r18)
 20043ac:	8cc00117 	ldw	r19,4(r17)
 20043b0:	1884703a 	and	r2,r3,r2
 20043b4:	10001426 	beq	r2,zero,2004408 <__call_exitprocs+0x16c>
 20043b8:	90804117 	ldw	r2,260(r18)
 20043bc:	1884703a 	and	r2,r3,r2
 20043c0:	10000c1e 	bne	r2,zero,20043f4 <__call_exitprocs+0x158>
 20043c4:	2105883a 	add	r2,r4,r4
 20043c8:	1485883a 	add	r2,r2,r18
 20043cc:	11400017 	ldw	r5,0(r2)
 20043d0:	e009883a 	mov	r4,fp
 20043d4:	303ee83a 	callr	r6
 20043d8:	88800117 	ldw	r2,4(r17)
 20043dc:	98bfc81e 	bne	r19,r2,2004300 <__call_exitprocs+0x64>
 20043e0:	b8800017 	ldw	r2,0(r23)
 20043e4:	147fd526 	beq	r2,r17,200433c <__call_exitprocs+0xa0>
 20043e8:	003fc506 	br	2004300 <__call_exitprocs+0x64>
 20043ec:	8c000115 	stw	r16,4(r17)
 20043f0:	003fea06 	br	200439c <__call_exitprocs+0x100>
 20043f4:	2105883a 	add	r2,r4,r4
 20043f8:	1485883a 	add	r2,r2,r18
 20043fc:	11000017 	ldw	r4,0(r2)
 2004400:	303ee83a 	callr	r6
 2004404:	003ff406 	br	20043d8 <__call_exitprocs+0x13c>
 2004408:	303ee83a 	callr	r6
 200440c:	003ff206 	br	20043d8 <__call_exitprocs+0x13c>
 2004410:	88800117 	ldw	r2,4(r17)
 2004414:	1000081e 	bne	r2,zero,2004438 <__call_exitprocs+0x19c>
 2004418:	89000017 	ldw	r4,0(r17)
 200441c:	20000726 	beq	r4,zero,200443c <__call_exitprocs+0x1a0>
 2004420:	b9000015 	stw	r4,0(r23)
 2004424:	8809883a 	mov	r4,r17
 2004428:	00000000 	call	0 <__alt_mem_sdram-0x2000000>
 200442c:	bc400017 	ldw	r17,0(r23)
 2004430:	883fb71e 	bne	r17,zero,2004310 <__call_exitprocs+0x74>
 2004434:	003fc506 	br	200434c <__call_exitprocs+0xb0>
 2004438:	89000017 	ldw	r4,0(r17)
 200443c:	882f883a 	mov	r23,r17
 2004440:	2023883a 	mov	r17,r4
 2004444:	883fb21e 	bne	r17,zero,2004310 <__call_exitprocs+0x74>
 2004448:	003fc006 	br	200434c <__call_exitprocs+0xb0>

0200444c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 200444c:	defffd04 	addi	sp,sp,-12
 2004450:	df000215 	stw	fp,8(sp)
 2004454:	df000204 	addi	fp,sp,8
 2004458:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 200445c:	e0bfff17 	ldw	r2,-4(fp)
 2004460:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 2004464:	e0bffe17 	ldw	r2,-8(fp)
 2004468:	1005003a 	cmpeq	r2,r2,zero
 200446c:	1000021e 	bne	r2,zero,2004478 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 2004470:	002af070 	cmpltui	zero,zero,43969
 2004474:	00000106 	br	200447c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 2004478:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 200447c:	e037883a 	mov	sp,fp
 2004480:	df000017 	ldw	fp,0(sp)
 2004484:	dec00104 	addi	sp,sp,4
 2004488:	f800283a 	ret

0200448c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 200448c:	defffd04 	addi	sp,sp,-12
 2004490:	dfc00215 	stw	ra,8(sp)
 2004494:	df000115 	stw	fp,4(sp)
 2004498:	df000104 	addi	fp,sp,4
 200449c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 20044a0:	e13fff17 	ldw	r4,-4(fp)
 20044a4:	200444c0 	call	200444c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 20044a8:	003fff06 	br	20044a8 <_exit+0x1c>
 20044ac:	02004298 	cmpnei	r8,zero,266
