{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480021255315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021255316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:00:54 2016 " "Processing started: Thu Nov 24 15:00:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021255316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480021255316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480021255316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480021255609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_4x_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_4x_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_4X_RAM " "Found entity 1: Stack_4X_RAM" {  } { { "Stack_4X_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Stack_4X_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_4X " "Found entity 1: RAW2RGB_4X" {  } { { "RAW2RGB_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col_4X " "Found entity 1: Mirror_Col_4X" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263577 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_CCD.v(509) " "Verilog HDL Module Instantiation warning at DE2_CCD.v(509): ignored dangling comma in List of Port Connections" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 509 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1480021263578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263590 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1480021263592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_clip.sv 1 1 " "Found 1 design units, including 1 entities, in source file sample_clip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_clip " "Found entity 1: sample_clip" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bw_pixl.v 1 1 " "Found 1 design units, including 1 entities, in source file bw_pixl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bw_Pixl " "Found entity 1: Bw_Pixl" {  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "rgb2gray.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray2bw.sv 1 1 " "Found 1 design units, including 1 entities, in source file gray2bw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bw " "Found entity 1: gray2bw" {  } { { "gray2bw.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/gray2bw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speck_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file speck_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 special_clock " "Found entity 1: special_clock" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdbw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rdbw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rdbw " "Found entity 1: rdbw" {  } { { "rdbw.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/rdbw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_ram " "Found entity 1: read_ram" {  } { { "read_ram.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/read_ram.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_wraddress.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_wraddress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_wraddress " "Found entity 1: sram_wraddress" {  } { { "sram_wraddress.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sram_wraddress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bw_wren DE2_CCD.v(569) " "Verilog HDL Implicit Net warning at DE2_CCD.v(569): created implicit net for \"bw_wren\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 569 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021263621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_area sample_clip.sv(32) " "Verilog HDL Implicit Net warning at sample_clip.sv(32): created implicit net for \"sample_area\"" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021263621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(56) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(56): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(63) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(63): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(70) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(70): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(76) " "Verilog HDL Instantiation warning at Mirror_Col.v(76): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263630 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(84) " "Verilog HDL Instantiation warning at Mirror_Col.v(84): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263630 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(92) " "Verilog HDL Instantiation warning at Mirror_Col.v(92): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480021263630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480021263688 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] DE2_CCD.v(193) " "Output port \"LEDG\[8..2\]\" at DE2_CCD.v(193) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263690 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] DE2_CCD.v(194) " "Output port \"LEDR\[17..16\]\" at DE2_CCD.v(194) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263690 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_CCD.v(216) " "Output port \"FL_ADDR\" at DE2_CCD.v(216) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263690 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(231) " "Output port \"OTG_ADDR\" at DE2_CCD.v(231) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_CCD.v(196) " "Output port \"UART_TXD\" at DE2_CCD.v(196) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_CCD.v(199) " "Output port \"IRDA_TXD\" at DE2_CCD.v(199) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_CCD.v(217) " "Output port \"FL_WE_N\" at DE2_CCD.v(217) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_CCD.v(218) " "Output port \"FL_RST_N\" at DE2_CCD.v(218) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_CCD.v(219) " "Output port \"FL_OE_N\" at DE2_CCD.v(219) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_CCD.v(220) " "Output port \"FL_CE_N\" at DE2_CCD.v(220) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(232) " "Output port \"OTG_CS_N\" at DE2_CCD.v(232) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(233) " "Output port \"OTG_RD_N\" at DE2_CCD.v(233) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(234) " "Output port \"OTG_WR_N\" at DE2_CCD.v(234) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(235) " "Output port \"OTG_RST_N\" at DE2_CCD.v(235) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_CCD.v(236) " "Output port \"OTG_FSPEED\" at DE2_CCD.v(236) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_CCD.v(237) " "Output port \"OTG_LSPEED\" at DE2_CCD.v(237) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_CCD.v(242) " "Output port \"OTG_DACK0_N\" at DE2_CCD.v(242) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_CCD.v(243) " "Output port \"OTG_DACK1_N\" at DE2_CCD.v(243) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_CCD.v(248) " "Output port \"LCD_RW\" at DE2_CCD.v(248) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_CCD.v(249) " "Output port \"LCD_EN\" at DE2_CCD.v(249) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_CCD.v(250) " "Output port \"LCD_RS\" at DE2_CCD.v(250) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_CCD.v(255) " "Output port \"SD_CLK\" at DE2_CCD.v(255) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_CCD.v(266) " "Output port \"TDO\" at DE2_CCD.v(266) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(258) " "Output port \"I2C_SCLK\" at DE2_CCD.v(258) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_CCD.v(278) " "Output port \"ENET_CMD\" at DE2_CCD.v(278) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_CCD.v(279) " "Output port \"ENET_CS_N\" at DE2_CCD.v(279) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_CCD.v(280) " "Output port \"ENET_WR_N\" at DE2_CCD.v(280) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_CCD.v(281) " "Output port \"ENET_RD_N\" at DE2_CCD.v(281) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_CCD.v(282) " "Output port \"ENET_RST_N\" at DE2_CCD.v(282) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_CCD.v(284) " "Output port \"ENET_CLK\" at DE2_CCD.v(284) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_CCD.v(289) " "Output port \"AUD_DACDAT\" at DE2_CCD.v(289) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_CCD.v(291) " "Output port \"AUD_XCK\" at DE2_CCD.v(291) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480021263691 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:u14 " "Elaborating entity \"tristate\" for hierarchy \"tristate:u14\"" {  } { { "DE2_CCD.v" "u14" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263694 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263694 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(64) " "Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263694 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(116) " "Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263694 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(142) " "Verilog HDL assignment warning at VGA_Controller.v(142): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263694 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_color_out vga_color_out:u1_1 " "Elaborating entity \"vga_color_out\" for hierarchy \"vga_color_out:u1_1\"" {  } { { "DE2_CCD.v" "u1_1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_color_out.sv(70) " "Verilog HDL assignment warning at vga_color_out.sv(70): truncated value with size 32 to match size of target (2)" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263696 "|DE2_CCD|vga_color_out:u1_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_color_out.sv(80) " "Verilog HDL Case Statement information at vga_color_out.sv(80): all case item expressions in this case statement are onehot" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480021263696 "|DE2_CCD|vga_color_out:u1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray vga_color_out:u1_1\|rgb2gray:u1 " "Elaborating entity \"rgb2gray\" for hierarchy \"vga_color_out:u1_1\|rgb2gray:u1\"" {  } { { "vga_color_out.sv" "u1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 rgb2gray.sv(9) " "Verilog HDL assignment warning at rgb2gray.sv(9): truncated value with size 12 to match size of target (10)" {  } { { "rgb2gray.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/rgb2gray.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263697 "|DE2_CCD|vga_color_out:u1_1|rgb2gray:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray2bw vga_color_out:u1_1\|gray2bw:u2 " "Elaborating entity \"gray2bw\" for hierarchy \"vga_color_out:u1_1\|gray2bw:u2\"" {  } { { "vga_color_out.sv" "u2" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263698 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263700 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263700 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Line_Buffer RAW2RGB:u4\|my_Line_Buffer:u0 " "Elaborating entity \"my_Line_Buffer\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021263734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263735 ""}  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021263735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1uv " "Found entity 1: shift_taps_1uv" {  } { { "db/shift_taps_1uv.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/shift_taps_1uv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1uv RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated " "Elaborating entity \"shift_taps_1uv\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jma1 " "Found entity 1: altsyncram_jma1" {  } { { "db/altsyncram_jma1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_jma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jma1 RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2 " "Elaborating entity \"altsyncram_jma1\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2\"" {  } { { "db/shift_taps_1uv.tdf" "altsyncram2" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/shift_taps_1uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_1uv.tdf" "cntr1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/shift_taps_1uv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bw_Pixl Bw_Pixl:u11 " "Elaborating entity \"Bw_Pixl\" for hierarchy \"Bw_Pixl:u11\"" {  } { { "DE2_CCD.v" "u11" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bw_Pixl:u11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Bw_Pixl:u11\|altsyncram:altsyncram_component\"" {  } { { "Bw_Pixl.v" "altsyncram_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bw_Pixl:u11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Bw_Pixl:u11\|altsyncram:altsyncram_component\"" {  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021263906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bw_Pixl:u11\|altsyncram:altsyncram_component " "Instantiated megafunction \"Bw_Pixl:u11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 784 " "Parameter \"numwords_b\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263908 ""}  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021263908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ein1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ein1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ein1 " "Found entity 1: altsyncram_ein1" {  } { { "db/altsyncram_ein1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_ein1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021263942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021263942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ein1 Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated " "Elaborating entity \"altsyncram_ein1\" for hierarchy \"Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "special_clock special_clock:u12 " "Elaborating entity \"special_clock\" for hierarchy \"special_clock:u12\"" {  } { { "DE2_CCD.v" "u12" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 speck_clock.sv(13) " "Verilog HDL assignment warning at speck_clock.sv(13): truncated value with size 32 to match size of target (21)" {  } { { "speck_clock.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263946 "|DE2_CCD|special_clock:u12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdbw rdbw:u13 " "Elaborating entity \"rdbw\" for hierarchy \"rdbw:u13\"" {  } { { "DE2_CCD.v" "u13" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rdbw.sv(11) " "Verilog HDL assignment warning at rdbw.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "rdbw.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/rdbw.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263947 "|DE2_CCD|rdbw:u13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_clip sample_clip:u10 " "Elaborating entity \"sample_clip\" for hierarchy \"sample_clip:u10\"" {  } { { "DE2_CCD.v" "u10" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sample_clip.sv(32) " "Verilog HDL assignment warning at sample_clip.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sample_clip.sv(34) " "Verilog HDL assignment warning at sample_clip.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sample_clip.sv(65) " "Verilog HDL assignment warning at sample_clip.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sample_clip.sv(76) " "Verilog HDL assignment warning at sample_clip.sv(76): truncated value with size 10 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sample_clip.sv(82) " "Verilog HDL assignment warning at sample_clip.sv(82): truncated value with size 32 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_clip.sv(95) " "Verilog HDL assignment warning at sample_clip.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(109) " "Verilog HDL assignment warning at sample_clip.sv(109): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263948 "|DE2_CCD|sample_clip:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(128) " "Verilog HDL assignment warning at sample_clip.sv(128): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263949 "|DE2_CCD|sample_clip:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021263950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(532) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(532): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021263956 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263960 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263960 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR3_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263960 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR4_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rWR4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263960 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263960 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263961 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD3_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263961 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD4_MAX_ADDR Sdram_Control_4Port.v(570) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable \"rRD4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021263961 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263975 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263976 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263978 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263979 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263980 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263981 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263982 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263983 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263987 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263988 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(570) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(570)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 570 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480021263989 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1 " "Elaborating entity \"my_Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "altpll_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021264085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -6000 " "Parameter \"clk1_phase_shift\" = \"-6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264089 ""}  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021264089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL_altpll " "Found entity 1: my_Sdram_PLL_altpll" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL_altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated " "Elaborating entity \"my_Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264131 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264131 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264132 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264147 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021264150 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021264150 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480021264150 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264167 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_WR_FIFO Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"my_Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021264238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264239 ""}  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021264239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klp1 " "Found entity 1: dcfifo_klp1" {  } { { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klp1 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated " "Elaborating entity \"dcfifo_klp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g1p" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "wrptr_g1p" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf51 " "Found entity 1: altsyncram_rf51" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf51 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram " "Elaborating entity \"altsyncram_rf51\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\"" {  } { { "db/dcfifo_klp1.tdf" "fifo_ram" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_brp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_dgwp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe6" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_tld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_klp1.tdf" "ws_dgrp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe9" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_tld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_RD_FIFO Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"my_Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021264633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264635 ""}  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021264635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ssp1 " "Found entity 1: dcfifo_ssp1" {  } { { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ssp1 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated " "Elaborating entity \"dcfifo_ssp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g1p" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "wrptr_g1p" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bi51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi51 " "Found entity 1: altsyncram_bi51" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi51 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram " "Elaborating entity \"altsyncram_bi51\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\"" {  } { { "db/dcfifo_ssp1.tdf" "fifo_ram" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_ve9:rs_brp " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_brp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_0md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_dgwp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe13" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_0md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1md " "Found entity 1: alt_synch_pipe_1md" {  } { { "db/alt_synch_pipe_1md.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_1md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1md Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1md\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\"" {  } { { "db/dcfifo_ssp1.tdf" "ws_dgrp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_1f9:dffpipe16 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_1f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1md.tdf" "dffpipe16" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_1md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021264854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021264854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ssp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264998 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264998 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021264998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264999 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264999 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480021264999 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Stack_RAM Mirror_Col:u8\|my_Stack_RAM:comb_62 " "Elaborating entity \"my_Stack_RAM\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "altsyncram_component" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021265010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265012 ""}  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480021265012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgp1 " "Found entity 1: altsyncram_pgp1" {  } { { "db/altsyncram_pgp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_pgp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480021265048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480021265048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgp1 Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated " "Elaborating entity \"altsyncram_pgp1\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480021265049 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021265495 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021265495 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021265495 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_bi51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_bi51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf" 522 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 424 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021265495 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480021265495 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480021265495 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 42 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 74 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 106 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 138 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 170 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 202 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 234 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 266 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 298 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 330 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 362 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 394 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 426 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 458 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 490 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 522 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266042 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480021266042 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480021266042 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 42 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 74 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 106 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 138 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 170 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 202 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 234 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 266 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 298 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 330 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 362 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 394 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 426 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 458 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 490 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 522 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 388 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021266063 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480021266063 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480021266063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480021267057 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1480021267142 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1480021267142 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "bidirectional pin \"SD_DAT3\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 253 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 254 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480021267142 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1480021267142 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv" 69 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_677.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_677.tdf" 47 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_2lc.tdf" 47 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_577.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_1lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480021267155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480021267155 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[0\]~synth " "Node \"tristate:u14\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[1\]~synth " "Node \"tristate:u14\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[2\]~synth " "Node \"tristate:u14\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[3\]~synth " "Node \"tristate:u14\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[4\]~synth " "Node \"tristate:u14\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[5\]~synth " "Node \"tristate:u14\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[6\]~synth " "Node \"tristate:u14\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[7\]~synth " "Node \"tristate:u14\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[8\]~synth " "Node \"tristate:u14\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[9\]~synth " "Node \"tristate:u14\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[10\]~synth " "Node \"tristate:u14\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[11\]~synth " "Node \"tristate:u14\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[12\]~synth " "Node \"tristate:u14\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[13\]~synth " "Node \"tristate:u14\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[14\]~synth " "Node \"tristate:u14\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:u14\|Data\[15\]~synth " "Node \"tristate:u14\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021267638 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1480021267638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480021267648 "|DE2_CCD|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480021267648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480021268193 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021268205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480021268765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021268765 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268887 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268887 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268888 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268888 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268888 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268889 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268889 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268889 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268890 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268890 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268890 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268890 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268891 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268891 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268891 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1480021268892 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480021269023 "|DE2_CCD|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480021269023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2656 " "Implemented 2656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480021269026 ""} { "Info" "ICUT_CUT_TM_OPINS" "215 " "Implemented 215 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480021269026 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "123 " "Implemented 123 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1480021269026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2112 " "Implemented 2112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480021269026 ""} { "Info" "ICUT_CUT_TM_RAMS" "159 " "Implemented 159 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480021269026 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1480021269026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480021269026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 363 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021269129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:01:09 2016 " "Processing ended: Thu Nov 24 15:01:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021269129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021269129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021269129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480021269129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480021271562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021271563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:01:10 2016 " "Processing started: Thu Nov 24 15:01:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021271563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480021271563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480021271563 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480021271645 ""}
{ "Info" "0" "" "Project  = DE2_CCD" {  } {  } 0 0 "Project  = DE2_CCD" 0 0 "Fitter" 0 0 1480021271646 ""}
{ "Info" "0" "" "Revision = DE2_CCD" {  } {  } 0 0 "Revision = DE2_CCD" 0 0 "Fitter" 0 0 1480021271646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1480021271748 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480021272031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480021272086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480021272086 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -324.0 degrees -326.3 degrees " "Can't achieve requested value -324.0 degrees for clock output Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -326.3 degrees" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1480021272151 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1480021272151 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 -326 -6042 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -326 degrees (-6042 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1480021272151 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1480021272151 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 " "Atom \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1480021272153 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1480021272153 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272440 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272441 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272442 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272442 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272442 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272442 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272443 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272443 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272443 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272443 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272444 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272444 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272444 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272444 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272445 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 684 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480021272445 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480021272455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480021272558 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480021272558 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8857 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480021272565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8859 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480021272565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8861 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480021272565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8863 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480021272565 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480021272565 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480021272573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480021272932 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 384 " "No exact pin location assignment(s) for 29 pins of 384 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480021273891 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480021274766 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1480021274766 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480021274783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274784 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274785 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274785 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274785 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 161 GPIO_0\[0\] port " "Ignored filter at DE2_CCD.out.sdc(161): GPIO_0\[0\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274787 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274788 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 163 GPIO_0\[1\] port " "Ignored filter at DE2_CCD.out.sdc(163): GPIO_0\[1\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274788 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274788 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 165 GPIO_0\[2\] port " "Ignored filter at DE2_CCD.out.sdc(165): GPIO_0\[2\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274789 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274789 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 167 GPIO_0\[3\] port " "Ignored filter at DE2_CCD.out.sdc(167): GPIO_0\[3\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274789 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274790 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 169 GPIO_0\[4\] port " "Ignored filter at DE2_CCD.out.sdc(169): GPIO_0\[4\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274790 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274790 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 171 GPIO_0\[5\] port " "Ignored filter at DE2_CCD.out.sdc(171): GPIO_0\[5\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274790 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274791 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 173 GPIO_0\[6\] port " "Ignored filter at DE2_CCD.out.sdc(173): GPIO_0\[6\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274791 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274791 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 175 GPIO_0\[7\] port " "Ignored filter at DE2_CCD.out.sdc(175): GPIO_0\[7\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274792 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274792 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 177 GPIO_0\[8\] port " "Ignored filter at DE2_CCD.out.sdc(177): GPIO_0\[8\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274792 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274793 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 179 GPIO_0\[9\] port " "Ignored filter at DE2_CCD.out.sdc(179): GPIO_0\[9\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 179 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274793 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 180 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274793 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 181 GPIO_0\[10\] port " "Ignored filter at DE2_CCD.out.sdc(181): GPIO_0\[10\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 181 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274794 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 182 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274794 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 183 GPIO_0\[11\] port " "Ignored filter at DE2_CCD.out.sdc(183): GPIO_0\[11\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 183 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274794 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 184 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274795 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 185 GPIO_0\[12\] port " "Ignored filter at DE2_CCD.out.sdc(185): GPIO_0\[12\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 185 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274795 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274795 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 187 GPIO_0\[13\] port " "Ignored filter at DE2_CCD.out.sdc(187): GPIO_0\[13\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 187 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274796 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 188 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274796 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 189 GPIO_0\[14\] port " "Ignored filter at DE2_CCD.out.sdc(189): GPIO_0\[14\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 189 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274796 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 190 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274797 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 191 GPIO_0\[15\] port " "Ignored filter at DE2_CCD.out.sdc(191): GPIO_0\[15\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 191 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274797 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 192 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274797 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 193 GPIO_0\[16\] port " "Ignored filter at DE2_CCD.out.sdc(193): GPIO_0\[16\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 193 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274798 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 194 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274798 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 195 GPIO_0\[17\] port " "Ignored filter at DE2_CCD.out.sdc(195): GPIO_0\[17\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 195 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274798 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 196 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274799 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 197 GPIO_0\[18\] port " "Ignored filter at DE2_CCD.out.sdc(197): GPIO_0\[18\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 197 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274799 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 198 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274799 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 199 GPIO_0\[19\] port " "Ignored filter at DE2_CCD.out.sdc(199): GPIO_0\[19\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 199 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274800 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 200 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274800 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 201 GPIO_0\[20\] port " "Ignored filter at DE2_CCD.out.sdc(201): GPIO_0\[20\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 201 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274800 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 202 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274801 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 203 GPIO_0\[21\] port " "Ignored filter at DE2_CCD.out.sdc(203): GPIO_0\[21\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 203 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274801 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 204 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274801 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 205 GPIO_0\[22\] port " "Ignored filter at DE2_CCD.out.sdc(205): GPIO_0\[22\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 205 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274802 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 206 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274802 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 207 GPIO_0\[23\] port " "Ignored filter at DE2_CCD.out.sdc(207): GPIO_0\[23\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 207 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274802 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 208 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274803 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 209 GPIO_0\[24\] port " "Ignored filter at DE2_CCD.out.sdc(209): GPIO_0\[24\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 209 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274803 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 210 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274803 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 211 GPIO_0\[25\] port " "Ignored filter at DE2_CCD.out.sdc(211): GPIO_0\[25\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 211 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274804 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 212 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274804 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 213 GPIO_0\[26\] port " "Ignored filter at DE2_CCD.out.sdc(213): GPIO_0\[26\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 213 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274804 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 214 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274805 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 215 GPIO_0\[27\] port " "Ignored filter at DE2_CCD.out.sdc(215): GPIO_0\[27\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 215 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274805 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 216 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274805 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 GPIO_0\[28\] port " "Ignored filter at DE2_CCD.out.sdc(217): GPIO_0\[28\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274806 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274806 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 GPIO_0\[29\] port " "Ignored filter at DE2_CCD.out.sdc(219): GPIO_0\[29\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274807 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274807 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 GPIO_0\[30\] port " "Ignored filter at DE2_CCD.out.sdc(221): GPIO_0\[30\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274807 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274808 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 GPIO_0\[31\] port " "Ignored filter at DE2_CCD.out.sdc(223): GPIO_0\[31\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274808 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274808 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 225 GPIO_0\[32\] port " "Ignored filter at DE2_CCD.out.sdc(225): GPIO_0\[32\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 225 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(225): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274809 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 226 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(226): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274809 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 227 GPIO_0\[33\] port " "Ignored filter at DE2_CCD.out.sdc(227): GPIO_0\[33\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 227 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(227): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274809 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 228 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(228): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274810 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 229 GPIO_0\[34\] port " "Ignored filter at DE2_CCD.out.sdc(229): GPIO_0\[34\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 229 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274810 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 230 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274810 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 231 GPIO_0\[35\] port " "Ignored filter at DE2_CCD.out.sdc(231): GPIO_0\[35\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 231 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274811 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 232 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274811 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 683 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(683): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274821 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 684 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(684): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274821 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 685 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(685): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274822 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 686 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(686): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274822 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 687 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(687): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274822 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 688 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(688): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274822 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 689 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(689): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274823 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 690 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(690): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274823 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 691 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(691): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274823 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 692 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(692): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274823 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 693 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(693): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274823 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 694 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(694): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274824 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 695 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(695): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274824 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 696 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(696): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274824 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 697 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(697): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274824 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 698 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(698): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274825 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 699 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(699): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274825 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 700 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(700): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274825 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 701 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(701): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274825 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274826 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274826 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274826 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274826 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 706 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(706): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274826 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 707 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(707): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274827 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 708 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(708): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274827 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 709 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(709): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274827 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 710 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(710): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274827 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 711 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(711): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274828 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 712 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(712): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274828 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 713 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(713): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274828 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 714 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(714): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274828 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 715 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(715): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274828 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 716 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(716): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274829 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 717 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(717): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274829 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 718 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(718): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274829 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 719 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(719): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274829 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 720 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(720): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274830 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 721 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(721): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274830 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 722 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(722): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274830 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 723 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(723): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274830 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 724 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(724): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274831 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 725 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(725): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274831 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 726 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(726): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274831 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 727 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(727): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274831 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 728 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(728): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274832 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 729 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(729): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274832 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 730 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(730): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274832 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 731 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(731): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274832 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 732 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(732): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274833 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 733 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(733): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274833 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 734 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(734): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274833 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 735 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(735): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274833 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 736 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(736): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274834 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 737 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(737): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274834 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274834 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274835 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274835 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274835 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 742 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(742): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274835 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 743 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(743): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274836 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 744 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(744): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274836 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 745 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(745): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274836 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 746 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(746): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274836 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 747 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(747): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274837 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 748 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(748): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274837 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 749 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(749): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274837 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 750 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(750): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274838 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 751 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(751): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274838 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 752 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(752): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274838 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 753 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(753): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274838 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 754 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(754): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274839 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1239 *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* keeper " "Ignored filter at DE2_CCD.out.sdc(1239): *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1239 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1239): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274849 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1240 *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* keeper " "Ignored filter at DE2_CCD.out.sdc(1240): *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480021274849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1240 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1240): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274850 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480021274850 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] CCD_MCLK " "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021274882 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480021274882 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021274882 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480021274882 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[2\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021274883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480021274883 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021274883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480021274883 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021274883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480021274883 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274909 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274909 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1480021274909 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021274909 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021274909 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1480021274909 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480021274910 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480021274910 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480021274910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 461 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1909 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 746 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275111 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8831 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8825 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8825 9698 10655 0 0 ""}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4941 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC " "Destination node VGA_Controller:u1\|oVGA_V_SYNC" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1871 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\] " "Destination node sample_clip:u10\|counter\[3\]" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1508 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 461 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4810 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8658 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CE_N~output " "Destination node SRAM_CE_N~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8629 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_WE_N~output " "Destination node SRAM_WE_N~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8628 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 461 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1909 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3878 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4064 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 746 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sample_clip:u10\|counter\[3\]  " "Automatically promoted node sample_clip:u10\|counter\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|wren~0 " "Destination node sample_clip:u10\|wren~0" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3285 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\]~1 " "Destination node sample_clip:u10\|counter\[3\]~1" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3521 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1508 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|oVGA_V_SYNC  " "Automatically promoted node VGA_Controller:u1\|oVGA_V_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_BLANK " "Destination node VGA_Controller:u1\|oVGA_BLANK" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1870 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC~0 " "Destination node VGA_Controller:u1\|oVGA_V_SYNC~0" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3455 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 8660 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275112 ""}  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1871 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|mRD~0 " "Destination node Sdram_Control_4Port:u6\|mRD~0" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3668 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3693 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4292 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~25 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[13\]~25" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4297 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[9\]~23 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[9\]~23" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4308 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[9\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[9\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4309 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4316 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4322 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[15\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[15\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4329 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[15\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[15\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4334 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1764 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~1 " "Destination node Reset_Delay:u2\|oRST_1~1" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 4548 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1765 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 3824 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480021275113 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 1762 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480021275113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480021276150 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480021276154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480021276154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480021276159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480021276169 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480021276177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480021276177 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480021276181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480021277142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1480021277147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480021277147 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 5 8 16 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 5 input, 8 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1480021277304 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1480021277304 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1480021277304 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 44 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 54 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 65 8 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 65 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 56 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480021277308 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1480021277308 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1480021277308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480021278154 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480021278179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480021281246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480021281761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480021281820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480021285885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480021285885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480021286945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480021291073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480021291073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480021291663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480021291664 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1480021291664 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480021291664 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480021291763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480021291849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480021292430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480021292485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480021293065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480021294843 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480021295857 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "169 Cyclone IV E " "169 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 310 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 311 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y1 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 562 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL A6 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 588 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL D5 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 589 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL J1 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 590 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL B4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 591 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL G5 " "Pin TDI uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 602 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL D15 " "Pin TCK uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 603 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL A21 " "Pin TCS uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 604 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 607 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 608 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL B18 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 619 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL C2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 599 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 446 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 449 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 258 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 260 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 261 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 262 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 264 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL D17 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL K21 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 243 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL AD11 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 244 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL C22 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 245 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL H23 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 246 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL V26 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at V26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL E10 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL T25 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at T25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 249 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL D16 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 250 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL B19 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL G23 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL C14 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 253 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL F25 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at F25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL E14 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 255 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL H24 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at H24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 256 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL D28 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL D2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D1 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 517 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 518 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 519 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 526 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 241 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 530 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 293 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 291 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 296 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 304 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 303 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 309 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 301 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 302 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 294 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 298 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 306 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 305 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 297 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 300 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 308 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 307 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 299 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 292 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1480021295990 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1480021295990 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "106 " "Following 106 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 599 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 282 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 283 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 446 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 449 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 450 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 451 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 452 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 281 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 258 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 259 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 260 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 261 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 262 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 264 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 243 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 244 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 245 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 246 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 249 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 250 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 251 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 253 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 254 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 255 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 256 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 277 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 517 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 518 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 519 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 526 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 241 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ychu26/ece385-final/DE2_CCD-test/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1480021296001 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480021296001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480021296363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 225 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1653 " "Peak virtual memory: 1653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021297070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:01:37 2016 " "Processing ended: Thu Nov 24 15:01:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021297070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021297070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021297070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480021297070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480021299435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021299435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:01:39 2016 " "Processing started: Thu Nov 24 15:01:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021299435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480021299435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480021299436 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480021302313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480021302419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021303994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:01:43 2016 " "Processing ended: Thu Nov 24 15:01:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021303994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021303994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021303994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480021303994 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480021304605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480021306407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021306408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:01:45 2016 " "Processing started: Thu Nov 24 15:01:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021306408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480021306408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480021306409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1480021306493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480021306665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480021306723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480021306723 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480021307247 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1480021307247 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1480021307262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307263 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 161 GPIO_0\[0\] port " "Ignored filter at DE2_CCD.out.sdc(161): GPIO_0\[0\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307268 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307269 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 163 GPIO_0\[1\] port " "Ignored filter at DE2_CCD.out.sdc(163): GPIO_0\[1\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307269 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 165 GPIO_0\[2\] port " "Ignored filter at DE2_CCD.out.sdc(165): GPIO_0\[2\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 167 GPIO_0\[3\] port " "Ignored filter at DE2_CCD.out.sdc(167): GPIO_0\[3\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307271 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307271 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 169 GPIO_0\[4\] port " "Ignored filter at DE2_CCD.out.sdc(169): GPIO_0\[4\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 171 GPIO_0\[5\] port " "Ignored filter at DE2_CCD.out.sdc(171): GPIO_0\[5\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 173 GPIO_0\[6\] port " "Ignored filter at DE2_CCD.out.sdc(173): GPIO_0\[6\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 175 GPIO_0\[7\] port " "Ignored filter at DE2_CCD.out.sdc(175): GPIO_0\[7\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 177 GPIO_0\[8\] port " "Ignored filter at DE2_CCD.out.sdc(177): GPIO_0\[8\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307275 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307275 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 179 GPIO_0\[9\] port " "Ignored filter at DE2_CCD.out.sdc(179): GPIO_0\[9\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 179 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 180 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 181 GPIO_0\[10\] port " "Ignored filter at DE2_CCD.out.sdc(181): GPIO_0\[10\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 181 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 182 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 183 GPIO_0\[11\] port " "Ignored filter at DE2_CCD.out.sdc(183): GPIO_0\[11\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 183 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 184 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 185 GPIO_0\[12\] port " "Ignored filter at DE2_CCD.out.sdc(185): GPIO_0\[12\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 185 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 187 GPIO_0\[13\] port " "Ignored filter at DE2_CCD.out.sdc(187): GPIO_0\[13\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 187 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 188 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 189 GPIO_0\[14\] port " "Ignored filter at DE2_CCD.out.sdc(189): GPIO_0\[14\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 189 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 190 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 191 GPIO_0\[15\] port " "Ignored filter at DE2_CCD.out.sdc(191): GPIO_0\[15\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 191 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 192 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 193 GPIO_0\[16\] port " "Ignored filter at DE2_CCD.out.sdc(193): GPIO_0\[16\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 193 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 194 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 195 GPIO_0\[17\] port " "Ignored filter at DE2_CCD.out.sdc(195): GPIO_0\[17\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 195 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 196 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 197 GPIO_0\[18\] port " "Ignored filter at DE2_CCD.out.sdc(197): GPIO_0\[18\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 197 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 198 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 199 GPIO_0\[19\] port " "Ignored filter at DE2_CCD.out.sdc(199): GPIO_0\[19\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 199 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 200 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 201 GPIO_0\[20\] port " "Ignored filter at DE2_CCD.out.sdc(201): GPIO_0\[20\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 201 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 202 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 203 GPIO_0\[21\] port " "Ignored filter at DE2_CCD.out.sdc(203): GPIO_0\[21\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 203 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 204 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 205 GPIO_0\[22\] port " "Ignored filter at DE2_CCD.out.sdc(205): GPIO_0\[22\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 205 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 206 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 207 GPIO_0\[23\] port " "Ignored filter at DE2_CCD.out.sdc(207): GPIO_0\[23\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 207 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 208 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 209 GPIO_0\[24\] port " "Ignored filter at DE2_CCD.out.sdc(209): GPIO_0\[24\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 209 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 210 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 211 GPIO_0\[25\] port " "Ignored filter at DE2_CCD.out.sdc(211): GPIO_0\[25\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 211 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 212 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 213 GPIO_0\[26\] port " "Ignored filter at DE2_CCD.out.sdc(213): GPIO_0\[26\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 213 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 214 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 215 GPIO_0\[27\] port " "Ignored filter at DE2_CCD.out.sdc(215): GPIO_0\[27\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 215 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 216 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 GPIO_0\[28\] port " "Ignored filter at DE2_CCD.out.sdc(217): GPIO_0\[28\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 GPIO_0\[29\] port " "Ignored filter at DE2_CCD.out.sdc(219): GPIO_0\[29\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 GPIO_0\[30\] port " "Ignored filter at DE2_CCD.out.sdc(221): GPIO_0\[30\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 GPIO_0\[31\] port " "Ignored filter at DE2_CCD.out.sdc(223): GPIO_0\[31\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 225 GPIO_0\[32\] port " "Ignored filter at DE2_CCD.out.sdc(225): GPIO_0\[32\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 225 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(225): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 226 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(226): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 227 GPIO_0\[33\] port " "Ignored filter at DE2_CCD.out.sdc(227): GPIO_0\[33\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 227 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(227): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 228 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(228): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 229 GPIO_0\[34\] port " "Ignored filter at DE2_CCD.out.sdc(229): GPIO_0\[34\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 229 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307293 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 230 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307293 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 231 GPIO_0\[35\] port " "Ignored filter at DE2_CCD.out.sdc(231): GPIO_0\[35\] could not be matched with a port" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 231 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307294 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 232 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307294 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 683 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(683): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 684 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(684): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 685 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(685): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 686 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(686): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 687 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(687): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 688 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(688): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 689 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(689): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 690 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(690): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 691 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(691): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 692 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(692): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 693 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(693): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307314 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 694 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(694): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307314 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 695 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(695): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 696 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(696): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 697 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(697): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 698 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(698): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307316 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 699 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(699): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307316 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 700 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(700): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307317 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 701 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(701): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307317 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 706 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(706): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307319 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 707 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(707): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307319 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 708 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(708): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 709 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(709): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 710 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(710): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 711 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(711): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 712 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(712): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 713 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(713): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 714 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(714): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 715 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(715): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 716 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(716): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 717 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(717): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 718 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(718): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 719 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(719): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 720 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(720): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 721 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(721): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 722 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(722): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 723 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(723): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 724 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(724): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 725 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(725): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 726 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(726): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 727 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(727): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 728 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(728): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 729 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(729): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 730 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(730): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 731 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(731): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 732 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(732): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 733 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(733): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 734 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(734): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 735 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(735): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 736 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(736): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 737 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(737): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 742 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(742): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 743 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(743): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 744 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(744): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 745 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(745): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 746 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(746): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 747 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(747): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 748 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(748): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 749 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(749): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 750 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(750): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 751 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(751): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 752 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(752): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 753 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(753): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307334 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 754 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(754): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307334 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1239 *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* keeper " "Ignored filter at DE2_CCD.out.sdc(1239): *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1239 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1239): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307351 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1240 *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* keeper " "Ignored filter at DE2_CCD.out.sdc(1240): *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1480021307352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1240 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1240): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307352 ""}  } { { "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1480021307352 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] CCD_MCLK " "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021307365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021307365 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021307365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021307365 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021307366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021307366 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021307366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021307366 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021307366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021307366 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307632 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307632 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307632 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021307633 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021307633 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1480021307633 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480021307634 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1480021307652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.244 " "Worst-case setup slack is 6.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.244               0.000 clk  " "    6.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021307690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480021307696 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480021307696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.485 " "Worst-case hold slack is -0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -0.485 clk  " "   -0.485              -0.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021307700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.997 " "Worst-case recovery slack is 11.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.997               0.000 clk  " "   11.997               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021307708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.666 " "Worst-case removal slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 clk  " "    2.666               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021307716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.569 " "Worst-case minimum pulse width slack is 9.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.569               0.000 clk  " "    9.569               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021307721 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.550 ns " "Worst Case Available Settling Time: 33.550 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021307831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480021307839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1480021307869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1480021308492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] CCD_MCLK " "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021308619 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021308619 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021308620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021308620 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021308620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021308620 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021308620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021308620 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021308620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021308620 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308625 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308625 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308625 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021308626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021308626 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1480021308626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.151 " "Worst-case setup slack is 6.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 clk  " "    6.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021308653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480021308660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480021308660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.451 " "Worst-case hold slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -0.451 clk  " "   -0.451              -0.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021308666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.907 " "Worst-case recovery slack is 12.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.907               0.000 clk  " "   12.907               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021308675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.531 " "Worst-case removal slack is 2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.531               0.000 clk  " "    2.531               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021308683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.549 " "Worst-case minimum pulse width slack is 9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.549               0.000 clk  " "    9.549               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021308708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.076 ns " "Worst Case Available Settling Time: 34.076 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021308816 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480021308826 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] CCD_MCLK " "Register Bw_Pixl:u11\|altsyncram:altsyncram_component\|altsyncram_ein1:auto_generated\|q_b\[0\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021309173 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021309173 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021309174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021309174 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[1\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021309174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021309174 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021309174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021309174 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1480021309174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480021309174 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309179 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309179 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309179 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021309179 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1480021309179 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1480021309179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.100 " "Worst-case setup slack is 6.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.100               0.000 clk  " "    6.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021309193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1480021309199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480021309199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.344 " "Worst-case hold slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.344 clk  " "   -0.344              -0.344 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021309206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.641 " "Worst-case recovery slack is 14.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.641               0.000 clk  " "   14.641               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021309216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.183 " "Worst-case removal slack is 2.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.183               0.000 clk  " "    2.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021309226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.152 " "Worst-case minimum pulse width slack is 9.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 clk  " "    9.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480021309234 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.842 ns " "Worst Case Available Settling Time: 36.842 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1480021309353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480021309997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480021309998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 227 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021310207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:01:50 2016 " "Processing ended: Thu Nov 24 15:01:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021310207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021310207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021310207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480021310207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480021312600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021312601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:01:52 2016 " "Processing started: Thu Nov 24 15:01:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021312601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480021312601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480021312601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_slow.svo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_slow.svo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021313614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_slow.svo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_slow.svo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021314027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_fast.svo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_fast.svo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021314438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD.svo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD.svo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021314849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_v_slow.sdo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021315152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_v_slow.sdo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021315460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_v_fast.sdo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021315765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_v.sdo C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/ simulation " "Generated file DE2_CCD_v.sdo in folder \"C:/Users/ychu26/ece385-final/DE2_CCD-test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480021316070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021316169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:01:56 2016 " "Processing ended: Thu Nov 24 15:01:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021316169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021316169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021316169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480021316169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 815 s " "Quartus II Full Compilation was successful. 0 errors, 815 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480021316801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480021321939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480021321940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:02:01 2016 " "Processing started: Thu Nov 24 15:02:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480021321940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480021321940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE2_CCD -c DE2_CCD --netlist_type=sgate " "Command: quartus_npp DE2_CCD -c DE2_CCD --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480021321940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480021322500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:02:02 2016 " "Processing ended: Thu Nov 24 15:02:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480021322500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480021322500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480021322500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480021322500 ""}
