[CORE]
    frequency_ghz = 4.0
    num_threads = 4
    fetch_width = 4
    rob_size = 384
    ftb_size = 64

[DRAM]
    frequency_ghz = 2.4
    channels = 2
    ranks = 1
    bankgroups = 8
    banks = 4
    rows = 65536
    columns = 128

    BL = 16

    read_queue_size = 128
    write_queue_size = 128
    cmd_queue_size = 16

    page_policy = OPEN
    address_mapping = MOP4

    dram_type = 4800

[L1i]
    size_kb = 32
    ways = 8
    
    num_mshr = 8
    num_rw_ports = 2
    latency = 4
    
    read_queue_size = 64
    write_queue_size = 0
    prefetch_queue_size = 32

    replacement_policy = LRU
    
[L1d]
    size_kb = 64
    ways = 16

    num_mshr = 16
    num_rw_ports = 2
    latency = 4
    mode = WRITE_ALLOCATE

    read_queue_size = 64
    write_queue_size = 64
    prefetch_queue_size = 32

    replacement_policy = LRU

[L2]
    size_kb = 512
    ways = 8

    num_mshr = 32
    num_rw_ports = 1
    latency = 10

    read_queue_size = 32
    write_queue_size = 32
    prefetch_queue_size = 16

    replacement_policy = LRU

[LLC]
    size_kb_per_core = 2048
    ways = 16

    num_mshr = 64
    num_rw_ports = 4
    latency = 20
    mode = INVALIDATE_ON_HIT

    read_queue_size = 64
    write_queue_size = 64
    prefetch_queue_size = 32

    replacement_policy = SRRIP

[iTLB]
    sets = 16
    ways = 4

    num_mshr = 4
    num_rw_ports = 2
    latency = 1

    read_queue_size = 16
    write_queue_size = 0
    prefetch_queue_size = 8

    replacement_policy = LRU

[dTLB]
    sets = 16
    ways = 4

    num_mshr = 4
    num_rw_ports = 2
    latency = 1

    read_queue_size = 16
    write_queue_size = 0
    prefetch_queue_size = 8

    replacement_policy = LRU

[L2TLB]
    sets = 128
    ways = 12

    num_mshr = 8
    num_rw_ports = 1
    latency = 8

    read_queue_size = 32
    write_queue_size = 0
    prefetch_queue_size = 16

    replacement_policy = LRU

[OS]
    levels = 4
    ptwc_3_sw = 1:2
    ptwc_2_sw = 1:4
    ptwc_1_sw = 4:8

