#  SystemC Lab Projects â€“ Digital Design & Embedded Modeling

Welcome to my collection of **SystemC-based lab projects**, implemented as part of the _Hardware/Software Co-Design_ and _System-Level Digital Design_ course at **K. N. Toosi University of Technology**.

Each project demonstrates a fundamental or advanced digital concept modeled using SystemC, from simple logic gates to full FSM-based systems with interrupt controllers and waveform tracing.

---

## ğŸ“¦ Projects Overview

| Lab | Title                                   | Key Concepts                      |
|-----|-----------------------------------------|-----------------------------------|
| 01  | XOR Gate in SystemC                     | Basic logic gate modeling         |
| 02  | 8-bit ALU                                | Arithmetic & logical operations   |
| 03  | Instruction Memory Loader                | ROM simulation, file input        |
| 04  | RAM (TBD)                                | Read/Write memory                 |
| 05  | FSM-Controlled Counter with MUX         | FSM, Counter, MUX, waveform trace |
| 06  | Single Interrupt System                 | Peripheral interrupt simulation   |
| 07  | Multi-Interrupt System with Priority     | Multi-interrupt arbitration       |

> âš ï¸ Note: All source files are written in **SystemC**, tested using **Visual Studio**, and many include `.vcd` waveform files for timing analysis using tools like **GTKWave**.

---

## ğŸ“‚ Repository Structure

```cpp
SystemC-Lab-Projects/
â”œâ”€â”€ Lab01_XOR/
â”œâ”€â”€ Lab02_ALU/
â”œâ”€â”€ Lab03_InstructionMemory/
â”œâ”€â”€ Lab04_RAM/
â”œâ”€â”€ Lab05_FSM_Counter_MUX/
â”œâ”€â”€ Lab06_SingleInterrupt/
â”œâ”€â”€ Lab07_MultiInterrupt/
â””â”€â”€ README.md â† You are here
```

---

Each lab folder contains:
- âœ… Well-commented C++ SystemC source code  
- ğŸ“„ Individual `README.md` with description and output  
- ğŸ“ˆ Optional waveform files (`.vcd`)  
- ğŸ–¼ï¸ Image files (diagrams, waveform screenshots)

---

## ğŸ“ Course Context

These projects were developed under the supervision of faculty in the **System-Level Design Lab** and are aimed at enhancing practical experience in:

- â±ï¸ Timed Hardware Simulation  
- ğŸ’» Hardware/Software Integration  
- ğŸ§® Instruction & Memory Modeling  
- ğŸ” FSM-based Architecture Design  
- ğŸ”” Interrupt Systems

---

## ğŸ‘¨â€ğŸ’» Author

**AliAkbar Mohsennejad**  
B.Sc. Student in Electrical Engineering â€“ Digital Systems  
K. N. Toosi University of Technology  
[ğŸ”— LinkedIn](https://www.linkedin.com/in/aliakbar-mohsennejad) | 

---

## ğŸ“Œ Tags

`systemc` `digital-design` `fsm` `interrupts` `memory` `alu` `waveform` `simulation` `hardware` `kntu`
