Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 25 16:38:42 2023
| Host         : DESKTOP-AVPI1T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file KittCarPWM_timing_summary_routed.rpt -pb KittCarPWM_timing_summary_routed.pb -rpx KittCarPWM_timing_summary_routed.rpx -warn_on_violation
| Design       : KittCarPWM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.550        0.000                      0                  588        0.014        0.000                      0                  588        4.500        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.550        0.000                      0                  588        0.014        0.000                      0                  588        4.500        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[0][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.967ns (47.727%)  route 3.250ns (52.273%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.342    11.298    led_array_slv[4]
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[0][12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.848    led_array_slv_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[4][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.967ns (47.727%)  route 3.250ns (52.273%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.342    11.298    led_array_slv[4]
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[4][12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.848    led_array_slv_reg[4][12]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[0][5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[1][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][12]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[2][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[2][12]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[2][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[2][5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[3][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[3][12]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[3][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[3][5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 KittCar_inst/sw_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[4][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.967ns (49.158%)  route 3.069ns (50.842%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.560     5.081    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  KittCar_inst/sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  KittCar_inst/sw_reg_reg[2]/Q
                         net (fo=1, routed)           0.639     6.238    KittCar_inst/sw_reg[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.912 r  KittCar_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.912    KittCar_inst/plusOp_carry_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  KittCar_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    KittCar_inst/plusOp_carry__0_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  KittCar_inst/plusOp_carry__1/O[3]
                         net (fo=4, routed)           0.911     8.250    KittCar_inst/plusOp[12]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.306     8.556 r  KittCar_inst/led_array_slv[4][15]_i_12/O
                         net (fo=1, routed)           0.000     8.556    KittCar_inst/led_array_slv[4][15]_i_12_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.954 r  KittCar_inst/led_array_slv_reg[4][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.954    KittCar_inst/led_array_slv_reg[4][15]_i_3_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.225 r  KittCar_inst/led_array_slv_reg[4][15]_i_2/CO[0]
                         net (fo=19, routed)          0.358     9.583    load
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.373     9.956 r  led_array_slv[4][15]_i_1/O
                         net (fo=80, routed)          1.161    11.117    led_array_slv[4]
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[4][5]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y50         FDCE (Setup_fdce_C_CE)      -0.205    14.721    led_array_slv_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 led_array_slv_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_temp_array_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  led_array_slv_reg[1][12]/Q
                         net (fo=2, routed)           0.215     1.804    led_array_slv_reg[1][12]
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][12]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.070     1.790    led_temp_array_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 led_array_slv_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  led_array_slv_reg[1][12]/Q
                         net (fo=2, routed)           0.215     1.804    led_array_slv_reg[1][12]
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  led_array_slv_reg[0][12]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.059     1.779    led_array_slv_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 led_temp_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.322%)  route 0.234ns (55.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  led_temp_array_reg[1][5]/Q
                         net (fo=1, routed)           0.234     1.825    KittCar_inst/led_temp_array_reg[1][5]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  KittCar_inst/Main_process.tail_led_var[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    KittCar_inst_n_27
    SLICE_X14Y52         FDRE                                         r  Main_process.tail_led_var_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  Main_process.tail_led_var_reg[5]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.120     1.838    Main_process.tail_led_var_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 KittCar_inst/leds_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_array_slv_reg[4][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.862%)  route 0.228ns (58.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.567     1.450    KittCar_inst/clk_IBUF_BUFG
    SLICE_X12Y49         FDPE                                         r  KittCar_inst/leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.614 r  KittCar_inst/leds_reg[9]/Q
                         net (fo=2, routed)           0.228     1.842    leds_reg[9]
    SLICE_X8Y53          FDCE                                         r  led_array_slv_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.833     1.961    clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  led_array_slv_reg[4][9]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.060     1.777    led_array_slv_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 led_temp_array_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.508%)  route 0.242ns (56.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  led_temp_array_reg[1][12]/Q
                         net (fo=1, routed)           0.242     1.833    KittCar_inst/led_temp_array_reg[1][12]
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  KittCar_inst/Main_process.tail_led_var[12]_i_1/O
                         net (fo=1, routed)           0.000     1.878    KittCar_inst_n_20
    SLICE_X13Y51         FDRE                                         r  Main_process.tail_led_var_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  Main_process.tail_led_var_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.091     1.809    Main_process.tail_led_var_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led_temp_array_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  led_temp_array_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_temp_array_reg[0][6]/Q
                         net (fo=1, routed)           0.054     1.644    KittCar_inst/led_temp_array_reg[0][6]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.689 r  KittCar_inst/Main_process.tail_led_var[6]_i_1/O
                         net (fo=1, routed)           0.000     1.689    KittCar_inst_n_26
    SLICE_X14Y46         FDRE                                         r  Main_process.tail_led_var_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  Main_process.tail_led_var_reg[6]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.121     1.583    Main_process.tail_led_var_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led_temp_array_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  led_temp_array_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_temp_array_reg[4][8]/Q
                         net (fo=1, routed)           0.054     1.644    KittCar_inst/led_temp_array_reg[4][8]
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.689 r  KittCar_inst/Main_process.tail_led_var[8]_i_1/O
                         net (fo=1, routed)           0.000     1.689    KittCar_inst_n_24
    SLICE_X14Y44         FDRE                                         r  Main_process.tail_led_var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  Main_process.tail_led_var_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.121     1.583    Main_process.tail_led_var_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 led_array_slv_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_temp_array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.558%)  route 0.320ns (69.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y50         FDCE                                         r  led_array_slv_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  led_array_slv_reg[1][5]/Q
                         net (fo=2, routed)           0.320     1.910    led_array_slv_reg[1][5]
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  led_temp_array_reg[1][5]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.066     1.786    led_temp_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_temp_array_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X11Y52         FDRE                                         r  led_temp_array_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_temp_array_reg[3][13]/Q
                         net (fo=1, routed)           0.087     1.676    KittCar_inst/led_temp_array_reg[3][13]
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  KittCar_inst/Main_process.tail_led_var[13]_i_1/O
                         net (fo=1, routed)           0.000     1.721    KittCar_inst_n_19
    SLICE_X10Y52         FDRE                                         r  Main_process.tail_led_var_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  Main_process.tail_led_var_reg[13]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120     1.581    Main_process.tail_led_var_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led_temp_array_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_process.tail_led_var_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  led_temp_array_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_temp_array_reg[0][11]/Q
                         net (fo=1, routed)           0.087     1.677    KittCar_inst/led_temp_array_reg[0][11]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.722 r  KittCar_inst/Main_process.tail_led_var[11]_i_1/O
                         net (fo=1, routed)           0.000     1.722    KittCar_inst_n_21
    SLICE_X14Y46         FDRE                                         r  Main_process.tail_led_var_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  Main_process.tail_led_var_reg[11]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.120     1.582    Main_process.tail_led_var_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    KittCar_inst/delta_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   KittCar_inst/delta_mul_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y47   KittCar_inst/direction_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   KittCar_inst/delta_mul_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   KittCar_inst/delta_mul_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   KittCar_inst/delta_mul_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   KittCar_inst/delta_mul_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   KittCar_inst/leds_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   KittCar_inst/leds_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   KittCar_inst/leds_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y46   KittCar_inst/leds_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   KittCar_inst/leds_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   KittCar_inst/leds_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   KittCar_inst/leds_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   KittCar_inst/leds_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   KittCar_inst/leds_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   KittCar_inst/leds_reg_reg[15]/C



