--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A1<0>       |    2.504(R)|      SLOW  |    0.129(R)|      SLOW  |CLK_BUFGP         |   0.000|
A1<1>       |    3.047(R)|      SLOW  |   -0.243(R)|      SLOW  |CLK_BUFGP         |   0.000|
A1<2>       |    3.386(R)|      SLOW  |   -0.163(R)|      SLOW  |CLK_BUFGP         |   0.000|
A1<3>       |    3.226(R)|      SLOW  |   -0.290(R)|      SLOW  |CLK_BUFGP         |   0.000|
A2<0>       |    3.062(R)|      SLOW  |   -0.708(R)|      FAST  |CLK_BUFGP         |   0.000|
A2<1>       |    3.034(R)|      SLOW  |   -0.819(R)|      FAST  |CLK_BUFGP         |   0.000|
A2<2>       |    1.742(R)|      SLOW  |   -0.255(R)|      SLOW  |CLK_BUFGP         |   0.000|
A2<3>       |    1.738(R)|      SLOW  |   -0.488(R)|      FAST  |CLK_BUFGP         |   0.000|
D<0>        |    1.603(R)|      SLOW  |    0.027(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |    1.626(R)|      SLOW  |   -0.050(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |    1.563(R)|      SLOW  |    0.078(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |    1.808(R)|      SLOW  |    0.175(R)|      SLOW  |CLK_BUFGP         |   0.000|
WE          |    2.676(R)|      SLOW  |    0.338(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
B<0>        |         8.561(R)|      SLOW  |         3.468(R)|      FAST  |CLK_BUFGP         |   0.000|
B<1>        |         8.512(R)|      SLOW  |         3.419(R)|      FAST  |CLK_BUFGP         |   0.000|
B<2>        |         8.512(R)|      SLOW  |         3.426(R)|      FAST  |CLK_BUFGP         |   0.000|
B<3>        |         8.531(R)|      SLOW  |         3.460(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.885|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 12 14:46:14 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4585 MB



