/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     sample_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm1234_map.xml
 *     block_uri "file:../docs/rda/pm1001_reg.xml"
 *     block_part_number "PM1234"
 *     block_mnemonic "SAMPLE_MTSB"
 * 
 *****************************************************************************/
#ifndef _SAMPLE_MTSB_REGS_H
#define _SAMPLE_MTSB_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_SAMPLE_MTSB_REG_MTSB_CONFIG               0x00000000
#define PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG( N )       (0x00000100 + (N) * 0x4)
#define PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER( N )  (0x00001000 + (N) * 0x4)
#define PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER( N ) (0x00002000 + (N) * 0x4)
#define PMC_SAMPLE_MTSB_REG_OH_FF_INT_REG_0           0x00003000
#define PMC_SAMPLE_MTSB_REG_OH_FF_INT_REG_1           0x00003004
#define PMC_SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_0        0x00003008
#define PMC_SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_1        0x0000300c

/*---------------------------------.
 | Register 0x00000000 MTSB_CONFIG |
 +---------------------------------+
 | bit  0 R/W  CORE_ENABLE         |
 | bit  1 R/W  PMON_BUSY           |
 | bit  2 R/W  INT_EN              |
 +--------------------------------*/
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_CORE_ENABLE_MSK 0x00000001
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_CORE_ENABLE_OFF 0
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_PMON_BUSY_MSK   0x00000002
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_PMON_BUSY_OFF   1
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_INT_EN_MSK      0x00000004
#define SAMPLE_MTSB_REG_MTSB_CONFIG_BIT_INT_EN_OFF      2

/* index definitions for PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG */
#define PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG_INDEX_N_MIN          0
#define PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG_INDEX_N_MAX          511
#define PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG_INDEX_N_SIZE         512
#define PMC_SAMPLE_MTSB_REG_CHANNEL_CONFIG_INDEX_N_OFFSET       0x4

/*--------------------------------------------------.
 | Register (0x00000100 + (N) * 0x4) CHANNEL_CONFIG |
 +--------------------------------------------------+
 | bit  0     R/W  CHANNEL_ENABLE                   |
 | bit  8:1   R/W  CHANNEL_MAP                      |
 | bit  9     R/W  OH_INSERT_ENABLE                 |
 | bit  17:10 R/W  OH_INSERT_BYTE                   |
 | bit  25:18 R    OH_EXTRACT_BYTE                  |
 +-------------------------------------------------*/
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_CHANNEL_ENABLE_MSK   0x00000001
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_CHANNEL_ENABLE_OFF   0
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_CHANNEL_MAP_MSK      0x000001fe
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_CHANNEL_MAP_OFF      1
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_INSERT_ENABLE_MSK 0x00000200
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_INSERT_ENABLE_OFF 9
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_INSERT_BYTE_MSK   0x0003fc00
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_INSERT_BYTE_OFF   10
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_EXTRACT_BYTE_MSK  0x03fc0000
#define SAMPLE_MTSB_REG_CHANNEL_CONFIG_BIT_OH_EXTRACT_BYTE_OFF  18

/* index definitions for PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER */
#define PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_INDEX_N_MIN     0
#define PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_INDEX_N_MAX     511
#define PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_INDEX_N_SIZE    512
#define PMC_SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_INDEX_N_OFFSET  0x4

/*-------------------------------------------------------.
 | Register (0x00001000 + (N) * 0x4) CHANNEL_SOP_COUNTER |
 +-------------------------------------------------------+
 | bit  31:0 R  SOP_COUNTER                              |
 +------------------------------------------------------*/
#define SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_BIT_SOP_COUNTER_MSK 0xffffffff
#define SAMPLE_MTSB_REG_CHANNEL_SOP_COUNTER_BIT_SOP_COUNTER_OFF 0

/* index definitions for PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER */
#define PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_INDEX_N_MIN      0
#define PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_INDEX_N_MAX      511
#define PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_INDEX_N_SIZE     512
#define PMC_SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_INDEX_N_OFFSET   0x4

/*--------------------------------------------------------.
 | Register (0x00002000 + (N) * 0x4) CHANNEL_BYTE_COUNTER |
 +--------------------------------------------------------+
 | bit  31:0 R  BYTE_COUNTER                              |
 +-------------------------------------------------------*/
#define SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_BIT_BYTE_COUNTER_MSK 0xffffffff
#define SAMPLE_MTSB_REG_CHANNEL_BYTE_COUNTER_BIT_BYTE_COUNTER_OFF 0

/*-------------------------------------.
 | Register 0x00003000 OH_FF_INT_REG_0 |
 +-------------------------------------+
 | bit  31:0 R/W  OH_FF_I              |
 +------------------------------------*/
#define SAMPLE_MTSB_REG_OH_FF_INT_REG_0_BIT_OH_FF_I_MSK 0xffffffff
#define SAMPLE_MTSB_REG_OH_FF_INT_REG_0_BIT_OH_FF_I_OFF 0

/*-------------------------------------.
 | Register 0x00003004 OH_FF_INT_REG_1 |
 +-------------------------------------+
 | bit  31:0 R/W  OH_FF_I              |
 +------------------------------------*/
#define SAMPLE_MTSB_REG_OH_FF_INT_REG_1_BIT_OH_FF_I_MSK 0xffffffff
#define SAMPLE_MTSB_REG_OH_FF_INT_REG_1_BIT_OH_FF_I_OFF 0

/*----------------------------------------.
 | Register 0x00003008 OH_FF_INT_EN_REG_0 |
 +----------------------------------------+
 | bit  31:0 R/W  OH_FF_E                 |
 +---------------------------------------*/
#define SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_0_BIT_OH_FF_E_MSK 0xffffffff
#define SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_0_BIT_OH_FF_E_OFF 0

/*----------------------------------------.
 | Register 0x0000300c OH_FF_INT_EN_REG_1 |
 +----------------------------------------+
 | bit  31:0 R/W  OH_FF_E                 |
 +---------------------------------------*/
#define SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_1_BIT_OH_FF_E_MSK 0xffffffff
#define SAMPLE_MTSB_REG_OH_FF_INT_EN_REG_1_BIT_OH_FF_E_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _SAMPLE_MTSB_REGS_H */
