\hypertarget{class_reg_ser_par_1_1simple}{}\section{simple Architecture Reference}
\label{class_reg_ser_par_1_1simple}\index{simple@{simple}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}{C\+O\+M\+B}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a5b7b5dfa3fdd403b397fc3a20f75ec69}{Rx}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a69819e62c0ed2812974c0d7386530300}{L\+Dx}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_1_1simple_a85d3dc48bd9eeb0e6c914f3706ba9015}{Qp}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}{S\+E\+C}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_1_1simple_ad10a4e4c76feecd3a8553e7fa1d63a6f}{Qn}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}{C\+O\+M\+B}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a5b7b5dfa3fdd403b397fc3a20f75ec69}{Rx}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a69819e62c0ed2812974c0d7386530300}{L\+Dx}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_1_1simple_a85d3dc48bd9eeb0e6c914f3706ba9015}{Qp}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}{S\+E\+C}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_reg_ser_par_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_reg_ser_par_1_1simple_ad10a4e4c76feecd3a8553e7fa1d63a6f}{Qn}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_reg_ser_par_1_1simple_a85d3dc48bd9eeb0e6c914f3706ba9015}{Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_reg_ser_par_1_1simple_ad10a4e4c76feecd3a8553e7fa1d63a6f}{Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\hypertarget{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!C\+O\+M\+B@{C\+O\+M\+B}}
\index{C\+O\+M\+B@{C\+O\+M\+B}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{C\+O\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} C\+O\+M\+B(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf Rx}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf L\+Dx}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}
\hypertarget{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!C\+O\+M\+B@{C\+O\+M\+B}}
\index{C\+O\+M\+B@{C\+O\+M\+B}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{C\+O\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} C\+O\+M\+B(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf Rx}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf L\+Dx}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_reg_ser_par_1_1simple_a5a751a95b0d4554ad0182082fb6da350}
\hypertarget{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!S\+E\+C@{S\+E\+C}}
\index{S\+E\+C@{S\+E\+C}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{S\+E\+C}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} S\+E\+C(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf R\+S\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+K}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qn}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}
\hypertarget{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!S\+E\+C@{S\+E\+C}}
\index{S\+E\+C@{S\+E\+C}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{S\+E\+C}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} S\+E\+C(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf R\+S\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+K}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf Qn}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_reg_ser_par_1_1simple_ab8db662ccfd43b408e594140beb223d2}


\subsection{Member Data Documentation}
\hypertarget{class_reg_ser_par_1_1simple_ad10a4e4c76feecd3a8553e7fa1d63a6f}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!Qn@{Qn}}
\index{Qn@{Qn}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{Qn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_reg_ser_par_1_1simple_ad10a4e4c76feecd3a8553e7fa1d63a6f}
\hypertarget{class_reg_ser_par_1_1simple_a85d3dc48bd9eeb0e6c914f3706ba9015}{}\index{Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}!Qp@{Qp}}
\index{Qp@{Qp}!Reg\+Ser\+Par\+::simple@{Reg\+Ser\+Par\+::simple}}
\subsubsection[{Qp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_reg_ser_par_1_1simple_a85d3dc48bd9eeb0e6c914f3706ba9015}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Read/\hyperlink{regserpar_8vhd}{regserpar.\+vhd}\end{DoxyCompactItemize}
