
GestLink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055f8  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800577c  0800577c  0000677c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005820  08005820  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005820  08005820  00006820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005828  08005828  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005828  08005828  00006828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800582c  0800582c  0000682c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005830  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  20000068  08005898  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  08005898  000077a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c45  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a1  00000000  00000000  00017cd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  0001a278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b33  00000000  00000000  0001b0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e1a  00000000  00000000  0001bc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000120e1  00000000  00000000  0003da35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9c4f  00000000  00000000  0004fb16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119765  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044b0  00000000  00000000  001197a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0011dc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08005764 	.word	0x08005764

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	08005764 	.word	0x08005764

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <clear_all_leds>:
};
#define NUM_YELLOW_LEDS 2
/**
 * @brief Clears all 5 LEDs (sets them to the OFF state) by iterating through the mixed-port array.
 */
static void clear_all_leds(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	e00b      	b.n	800051c <clear_all_leds+0x24>
    	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_RESET);
 8000504:	4a09      	ldr	r2, [pc, #36]	@ (800052c <clear_all_leds+0x34>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	4807      	ldr	r0, [pc, #28]	@ (8000530 <clear_all_leds+0x38>)
 8000512:	f001 fe7b 	bl	800220c <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3301      	adds	r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b04      	cmp	r3, #4
 8000520:	ddf0      	ble.n	8000504 <clear_all_leds+0xc>
    }
}
 8000522:	bf00      	nop
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	080057bc 	.word	0x080057bc
 8000530:	40020c00 	.word	0x40020c00

08000534 <control_color_group>:

/**
 * @brief Controls the state of a specific color group.
 */
static void control_color_group(const uint16_t* pin_array, int num_pins, GPIO_PinState state) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	60b9      	str	r1, [r7, #8]
 800053e:	4613      	mov	r3, r2
 8000540:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < num_pins; i++) {
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]
 8000546:	e00c      	b.n	8000562 <control_color_group+0x2e>
        HAL_GPIO_WritePin(LED_GPIO_PORT, pin_array[i], state);
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	68fa      	ldr	r2, [r7, #12]
 800054e:	4413      	add	r3, r2
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	79fa      	ldrb	r2, [r7, #7]
 8000554:	4619      	mov	r1, r3
 8000556:	4807      	ldr	r0, [pc, #28]	@ (8000574 <control_color_group+0x40>)
 8000558:	f001 fe58 	bl	800220c <HAL_GPIO_WritePin>
    for (int i = 0; i < num_pins; i++) {
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	3301      	adds	r3, #1
 8000560:	617b      	str	r3, [r7, #20]
 8000562:	697a      	ldr	r2, [r7, #20]
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	429a      	cmp	r2, r3
 8000568:	dbee      	blt.n	8000548 <control_color_group+0x14>
    }

}
 800056a:	bf00      	nop
 800056c:	bf00      	nop
 800056e:	3718      	adds	r7, #24
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	40020c00 	.word	0x40020c00

08000578 <swipe_left_anim>:


/**
 * @brief Animates a swipe left (from L5 -> L1).
 */
static void swipe_left_anim(void) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
    // Starts at L5 (index 4) and goes down to L1 (index 0)
    for (int i = NUM_LEDS - 1; i >= 0; i--) {
 800057e:	2304      	movs	r3, #4
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	e010      	b.n	80005a6 <swipe_left_anim+0x2e>
        clear_all_leds();
 8000584:	f7ff ffb8 	bl	80004f8 <clear_all_leds>
        HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 8000588:	4a0b      	ldr	r2, [pc, #44]	@ (80005b8 <swipe_left_anim+0x40>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000590:	2201      	movs	r2, #1
 8000592:	4619      	mov	r1, r3
 8000594:	4809      	ldr	r0, [pc, #36]	@ (80005bc <swipe_left_anim+0x44>)
 8000596:	f001 fe39 	bl	800220c <HAL_GPIO_WritePin>
        HAL_Delay(SWIPE_ANIM_DELAY);
 800059a:	2032      	movs	r0, #50	@ 0x32
 800059c:	f000 ff10 	bl	80013c0 <HAL_Delay>
    for (int i = NUM_LEDS - 1; i >= 0; i--) {
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3b01      	subs	r3, #1
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	daeb      	bge.n	8000584 <swipe_left_anim+0xc>
    }
    clear_all_leds(); // Clear LEDs after animation completes
 80005ac:	f7ff ffa4 	bl	80004f8 <clear_all_leds>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	080057bc 	.word	0x080057bc
 80005bc:	40020c00 	.word	0x40020c00

080005c0 <swipe_right_anim>:

/**
 * @brief Animates a swipe right (from L1 -> L5).
 */
static void swipe_right_anim(void) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
    // Starts at L1 (index 0) and goes up to L5 (index 4)
    for (int i = 0; i < NUM_LEDS; i++) {
 80005c6:	2300      	movs	r3, #0
 80005c8:	607b      	str	r3, [r7, #4]
 80005ca:	e010      	b.n	80005ee <swipe_right_anim+0x2e>
        clear_all_leds();
 80005cc:	f7ff ff94 	bl	80004f8 <clear_all_leds>
        HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 80005d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000600 <swipe_right_anim+0x40>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005d8:	2201      	movs	r2, #1
 80005da:	4619      	mov	r1, r3
 80005dc:	4809      	ldr	r0, [pc, #36]	@ (8000604 <swipe_right_anim+0x44>)
 80005de:	f001 fe15 	bl	800220c <HAL_GPIO_WritePin>
        HAL_Delay(SWIPE_ANIM_DELAY);
 80005e2:	2032      	movs	r0, #50	@ 0x32
 80005e4:	f000 feec 	bl	80013c0 <HAL_Delay>
    for (int i = 0; i < NUM_LEDS; i++) {
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	3301      	adds	r3, #1
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2b04      	cmp	r3, #4
 80005f2:	ddeb      	ble.n	80005cc <swipe_right_anim+0xc>
    }
    clear_all_leds(); // Clear LEDs after animation completes
 80005f4:	f7ff ff80 	bl	80004f8 <clear_all_leds>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	080057bc 	.word	0x080057bc
 8000604:	40020c00 	.word	0x40020c00

08000608 <gesture_feedback>:

/**
 * @brief Implements static count feedback for gestures 1 through 5.
 * @param gesture_id The ID of the detected gesture (1-5 for counts).
 */
void gesture_feedback(uint8_t gesture_id) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]

	if (gesture_id == SWIPE_LEFT_ID) {
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	2b08      	cmp	r3, #8
 8000616:	d102      	bne.n	800061e <gesture_feedback+0x16>
	       swipe_left_anim();
 8000618:	f7ff ffae 	bl	8000578 <swipe_left_anim>
 800061c:	e052      	b.n	80006c4 <gesture_feedback+0xbc>
	    }

	    else if (gesture_id == SWIPE_RIGHT_ID){
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2b09      	cmp	r3, #9
 8000622:	d102      	bne.n	800062a <gesture_feedback+0x22>
	    	swipe_right_anim();
 8000624:	f7ff ffcc 	bl	80005c0 <swipe_right_anim>
 8000628:	e04c      	b.n	80006c4 <gesture_feedback+0xbc>
	   }
	    else if (gesture_id == THUMBS_UP_ID){
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2b0a      	cmp	r3, #10
 800062e:	d105      	bne.n	800063c <gesture_feedback+0x34>
	    	control_color_group(YELLOW_PINS, NUM_YELLOW_LEDS, GPIO_PIN_SET);
 8000630:	2201      	movs	r2, #1
 8000632:	2102      	movs	r1, #2
 8000634:	4828      	ldr	r0, [pc, #160]	@ (80006d8 <gesture_feedback+0xd0>)
 8000636:	f7ff ff7d 	bl	8000534 <control_color_group>
 800063a:	e043      	b.n	80006c4 <gesture_feedback+0xbc>
	    	//HAL_Delay(500);
	    	//control_color_group(YELLOW_PINS, NUM_YELLOW_LEDS, GPIO_PIN_RESET);
	    }
	    else if (gesture_id == THUMBS_DOWN_ID){
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	2b0b      	cmp	r3, #11
 8000640:	d105      	bne.n	800064e <gesture_feedback+0x46>
	    	control_color_group(RED_PINS, NUM_RED_LEDS, GPIO_PIN_SET);
 8000642:	2201      	movs	r2, #1
 8000644:	2103      	movs	r1, #3
 8000646:	4825      	ldr	r0, [pc, #148]	@ (80006dc <gesture_feedback+0xd4>)
 8000648:	f7ff ff74 	bl	8000534 <control_color_group>
 800064c:	e03a      	b.n	80006c4 <gesture_feedback+0xbc>
	    	//HAL_Delay(500);
	    	//control_color_group(RED_PINS, NUM_RED_LEDS, GPIO_PIN_RESET);
	    }
	    else if (gesture_id == CLOCKWISE_ID){
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b06      	cmp	r3, #6
 8000652:	d10b      	bne.n	800066c <gesture_feedback+0x64>
	    	for (int i = 0; i < CW_CCW_REPETITIONS; i++){
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]
 8000658:	e004      	b.n	8000664 <gesture_feedback+0x5c>
	    		swipe_right_anim();
 800065a:	f7ff ffb1 	bl	80005c0 <swipe_right_anim>
	    	for (int i = 0; i < CW_CCW_REPETITIONS; i++){
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	3301      	adds	r3, #1
 8000662:	617b      	str	r3, [r7, #20]
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	2b02      	cmp	r3, #2
 8000668:	ddf7      	ble.n	800065a <gesture_feedback+0x52>
 800066a:	e02b      	b.n	80006c4 <gesture_feedback+0xbc>
	    	}
	    }
	    else if (gesture_id == COUNTER_CLOCKWISE_ID){
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	2b07      	cmp	r3, #7
 8000670:	d10b      	bne.n	800068a <gesture_feedback+0x82>
	    	for (int i = 0; i < CW_CCW_REPETITIONS; i++){
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	e004      	b.n	8000682 <gesture_feedback+0x7a>
	    		swipe_left_anim();
 8000678:	f7ff ff7e 	bl	8000578 <swipe_left_anim>
	    	for (int i = 0; i < CW_CCW_REPETITIONS; i++){
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	3301      	adds	r3, #1
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	2b02      	cmp	r3, #2
 8000686:	ddf7      	ble.n	8000678 <gesture_feedback+0x70>
 8000688:	e01c      	b.n	80006c4 <gesture_feedback+0xbc>
	    	}
	    }

    // 2. Check for the static count gestures (ID 1 through 5)
	    else if (gesture_id >= 1 && gesture_id <= NUM_LEDS) {
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d019      	beq.n	80006c4 <gesture_feedback+0xbc>
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	2b05      	cmp	r3, #5
 8000694:	d816      	bhi.n	80006c4 <gesture_feedback+0xbc>

    	clear_all_leds();
 8000696:	f7ff ff2f 	bl	80004f8 <clear_all_leds>
        int leds_to_light = (int)gesture_id;
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	60bb      	str	r3, [r7, #8]

        // Loop only up to the required number of LEDs (e.g., if ID=3, loop runs for i=0, 1, 2)
        for (int i = 0; i < leds_to_light; i++) {
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	e00b      	b.n	80006bc <gesture_feedback+0xb4>

        	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 80006a4:	4a0e      	ldr	r2, [pc, #56]	@ (80006e0 <gesture_feedback+0xd8>)
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ac:	2201      	movs	r2, #1
 80006ae:	4619      	mov	r1, r3
 80006b0:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <gesture_feedback+0xdc>)
 80006b2:	f001 fdab 	bl	800220c <HAL_GPIO_WritePin>
        for (int i = 0; i < leds_to_light; i++) {
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbef      	blt.n	80006a4 <gesture_feedback+0x9c>
        }
	    }

     // HAL_Delay(500);
     if(gesture_id == 31){
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	2b1f      	cmp	r3, #31
 80006c8:	d101      	bne.n	80006ce <gesture_feedback+0xc6>
     clear_all_leds();
 80006ca:	f7ff ff15 	bl	80004f8 <clear_all_leds>
//        extern UART_HandleTypeDef huart3; // Access the handle defined in main.c
//        HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, len, HAL_MAX_DELAY);



}
 80006ce:	bf00      	nop
 80006d0:	3718      	adds	r7, #24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	080057d0 	.word	0x080057d0
 80006dc:	080057c8 	.word	0x080057c8
 80006e0:	080057bc 	.word	0x080057bc
 80006e4:	40020c00 	.word	0x40020c00

080006e8 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 100);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	2364      	movs	r3, #100	@ 0x64
 80006fa:	68b9      	ldr	r1, [r7, #8]
 80006fc:	4803      	ldr	r0, [pc, #12]	@ (800070c <_write+0x24>)
 80006fe:	f003 fbdb 	bl	8003eb8 <HAL_UART_Transmit>
	return len;
 8000702:	687b      	ldr	r3, [r7, #4]
}
 8000704:	4618      	mov	r0, r3
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000120 	.word	0x20000120

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000716:	f000 fde5 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071a:	f000 f875 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071e:	f000 f97f 	bl	8000a20 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000722:	f000 f929 	bl	8000978 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000726:	f000 f951 	bl	80009cc <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800072a:	f000 f8f7 	bl	800091c <MX_I2C1_Init>
  MX_ETH_Init();
 800072e:	f000 f8b3 	bl	8000898 <MX_ETH_Init>
  /* USER CODE BEGIN 2 */
  if (PAJ7660_Init(&hi2c1)) {
 8000732:	4831      	ldr	r0, [pc, #196]	@ (80007f8 <main+0xe8>)
 8000734:	f000 fac4 	bl	8000cc0 <PAJ7660_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d003      	beq.n	8000746 <main+0x36>
	  printf("PAJ7660 init success!");
 800073e:	482f      	ldr	r0, [pc, #188]	@ (80007fc <main+0xec>)
 8000740:	f004 f99a 	bl	8004a78 <iprintf>
 8000744:	e002      	b.n	800074c <main+0x3c>
  }
  else{
	  printf("PAJ7660 init failed");
 8000746:	482e      	ldr	r0, [pc, #184]	@ (8000800 <main+0xf0>)
 8000748:	f004 f996 	bl	8004a78 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t gesture_mode;
	  uint8_t gesture = PAJ7660_PollGesture();
 800074c:	f000 fae4 	bl	8000d18 <PAJ7660_PollGesture>
 8000750:	4603      	mov	r3, r0
 8000752:	71fb      	strb	r3, [r7, #7]
	  gesture_mode = PAJ7660_ReadGestureMode();
 8000754:	f000 fb00 	bl	8000d58 <PAJ7660_ReadGestureMode>
 8000758:	4603      	mov	r3, r0
 800075a:	71bb      	strb	r3, [r7, #6]
	  if(gesture_mode == MODE_COMBINED){
 800075c:	79bb      	ldrb	r3, [r7, #6]
 800075e:	2b05      	cmp	r3, #5
 8000760:	d1f4      	bne.n	800074c <main+0x3c>
		  if(gesture != GESTURE_NONE){
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d0f1      	beq.n	800074c <main+0x3c>
			  printf("Gesture code: %d\r\n", gesture);
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	4619      	mov	r1, r3
 800076c:	4825      	ldr	r0, [pc, #148]	@ (8000804 <main+0xf4>)
 800076e:	f004 f983 	bl	8004a78 <iprintf>

			  switch(gesture){
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	3b01      	subs	r3, #1
 8000776:	2b08      	cmp	r3, #8
 8000778:	d838      	bhi.n	80007ec <main+0xdc>
 800077a:	a201      	add	r2, pc, #4	@ (adr r2, 8000780 <main+0x70>)
 800077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000780:	080007a5 	.word	0x080007a5
 8000784:	080007ad 	.word	0x080007ad
 8000788:	080007b5 	.word	0x080007b5
 800078c:	080007bd 	.word	0x080007bd
 8000790:	080007c5 	.word	0x080007c5
 8000794:	080007dd 	.word	0x080007dd
 8000798:	080007e5 	.word	0x080007e5
 800079c:	080007cd 	.word	0x080007cd
 80007a0:	080007d5 	.word	0x080007d5
				  case GESTURE_1_FINGER:
					  gesture_feedback(GESTURE_1_FINGER);
 80007a4:	2001      	movs	r0, #1
 80007a6:	f7ff ff2f 	bl	8000608 <gesture_feedback>
					  break;
 80007aa:	e023      	b.n	80007f4 <main+0xe4>
				  case GESTURE_2_FINGER:
					  gesture_feedback(GESTURE_2_FINGER);
 80007ac:	2002      	movs	r0, #2
 80007ae:	f7ff ff2b 	bl	8000608 <gesture_feedback>
					  break;
 80007b2:	e01f      	b.n	80007f4 <main+0xe4>
				  case GESTURE_3_FINGER:
					  gesture_feedback(GESTURE_3_FINGER);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f7ff ff27 	bl	8000608 <gesture_feedback>
					  break;
 80007ba:	e01b      	b.n	80007f4 <main+0xe4>
				  case GESTURE_4_FINGER:
					  gesture_feedback(GESTURE_4_FINGER);
 80007bc:	2004      	movs	r0, #4
 80007be:	f7ff ff23 	bl	8000608 <gesture_feedback>
					  break;
 80007c2:	e017      	b.n	80007f4 <main+0xe4>
				  case GESTURE_5_FINGER:
					  gesture_feedback(GESTURE_5_FINGER);
 80007c4:	2005      	movs	r0, #5
 80007c6:	f7ff ff1f 	bl	8000608 <gesture_feedback>
					  break;
 80007ca:	e013      	b.n	80007f4 <main+0xe4>
				  case GESTURE_LEFT:
					  gesture_feedback(GESTURE_LEFT);
 80007cc:	2008      	movs	r0, #8
 80007ce:	f7ff ff1b 	bl	8000608 <gesture_feedback>
					  break;
 80007d2:	e00f      	b.n	80007f4 <main+0xe4>
				  case GESTURE_RIGHT:
					  gesture_feedback(GESTURE_RIGHT);
 80007d4:	2009      	movs	r0, #9
 80007d6:	f7ff ff17 	bl	8000608 <gesture_feedback>
					  break;
 80007da:	e00b      	b.n	80007f4 <main+0xe4>
				  case GESTURE_CW:
					  gesture_feedback(GESTURE_CW);
 80007dc:	2006      	movs	r0, #6
 80007de:	f7ff ff13 	bl	8000608 <gesture_feedback>
					  break;
 80007e2:	e007      	b.n	80007f4 <main+0xe4>
				  case GESTURE_CCW:
					  gesture_feedback(GESTURE_CCW);
 80007e4:	2007      	movs	r0, #7
 80007e6:	f7ff ff0f 	bl	8000608 <gesture_feedback>
					  break;
 80007ea:	e003      	b.n	80007f4 <main+0xe4>
//				  case FINGER_1_PUSH:
//					  PAJ7660_SetGestureMode(MODE_THUMB);
//					  break;
				  default:
					  gesture_feedback(31);
 80007ec:	201f      	movs	r0, #31
 80007ee:	f7ff ff0b 	bl	8000608 <gesture_feedback>
					  break;
 80007f2:	bf00      	nop
  {
 80007f4:	e7aa      	b.n	800074c <main+0x3c>
 80007f6:	bf00      	nop
 80007f8:	200000cc 	.word	0x200000cc
 80007fc:	0800577c 	.word	0x0800577c
 8000800:	08005794 	.word	0x08005794
 8000804:	080057a8 	.word	0x080057a8

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b092      	sub	sp, #72	@ 0x48
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0318 	add.w	r3, r7, #24
 8000812:	2230      	movs	r2, #48	@ 0x30
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f004 f983 	bl	8004b22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800082a:	2302      	movs	r3, #2
 800082c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800082e:	2301      	movs	r3, #1
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000832:	2310      	movs	r3, #16
 8000834:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000836:	2302      	movs	r3, #2
 8000838:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800083a:	2300      	movs	r3, #0
 800083c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 800083e:	230d      	movs	r3, #13
 8000840:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8000842:	23c3      	movs	r3, #195	@ 0xc3
 8000844:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800084a:	2305      	movs	r3, #5
 800084c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084e:	f107 0318 	add.w	r3, r7, #24
 8000852:	4618      	mov	r0, r3
 8000854:	f002 fe46 	bl	80034e4 <HAL_RCC_OscConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800085e:	f000 f9ef 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000862:	230f      	movs	r3, #15
 8000864:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000866:	2302      	movs	r3, #2
 8000868:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800086e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000872:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000874:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000878:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	2103      	movs	r1, #3
 800087e:	4618      	mov	r0, r3
 8000880:	f003 f884 	bl	800398c <HAL_RCC_ClockConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800088a:	f000 f9d9 	bl	8000c40 <Error_Handler>
  }
}
 800088e:	bf00      	nop
 8000890:	3748      	adds	r7, #72	@ 0x48
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800089c:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <MX_ETH_Init+0x78>)
 800089e:	4a1d      	ldr	r2, [pc, #116]	@ (8000914 <MX_ETH_Init+0x7c>)
 80008a0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80008a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_ETH_Init+0x78>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80008a8:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <MX_ETH_Init+0x78>)
 80008aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008ae:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80008b0:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_ETH_Init+0x78>)
 80008b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008b6:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_ETH_Init+0x78>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80008be:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_ETH_Init+0x80>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_ETH_Init+0x80>)
 80008c6:	2280      	movs	r2, #128	@ 0x80
 80008c8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ca:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_ETH_Init+0x80>)
 80008cc:	22e1      	movs	r2, #225	@ 0xe1
 80008ce:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_ETH_Init+0x80>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_ETH_Init+0x80>)
 80008d8:	2200      	movs	r2, #0
 80008da:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_ETH_Init+0x80>)
 80008de:	2200      	movs	r2, #0
 80008e0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <MX_ETH_Init+0x78>)
 80008e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000918 <MX_ETH_Init+0x80>)
 80008e6:	615a      	str	r2, [r3, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80008e8:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <MX_ETH_Init+0x78>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80008ee:	4b08      	ldr	r3, [pc, #32]	@ (8000910 <MX_ETH_Init+0x78>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <MX_ETH_Init+0x78>)
 80008f6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80008fa:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008fc:	4804      	ldr	r0, [pc, #16]	@ (8000910 <MX_ETH_Init+0x78>)
 80008fe:	f000 fe91 	bl	8001624 <HAL_ETH_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_ETH_Init+0x74>
  {
    Error_Handler();
 8000908:	f000 f99a 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000084 	.word	0x20000084
 8000914:	40028000 	.word	0x40028000
 8000918:	20000644 	.word	0x20000644

0800091c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000920:	4b12      	ldr	r3, [pc, #72]	@ (800096c <MX_I2C1_Init+0x50>)
 8000922:	4a13      	ldr	r2, [pc, #76]	@ (8000970 <MX_I2C1_Init+0x54>)
 8000924:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000926:	4b11      	ldr	r3, [pc, #68]	@ (800096c <MX_I2C1_Init+0x50>)
 8000928:	4a12      	ldr	r2, [pc, #72]	@ (8000974 <MX_I2C1_Init+0x58>)
 800092a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800092c:	4b0f      	ldr	r3, [pc, #60]	@ (800096c <MX_I2C1_Init+0x50>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000932:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <MX_I2C1_Init+0x50>)
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000938:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <MX_I2C1_Init+0x50>)
 800093a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800093e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000940:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <MX_I2C1_Init+0x50>)
 8000942:	2200      	movs	r2, #0
 8000944:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000946:	4b09      	ldr	r3, [pc, #36]	@ (800096c <MX_I2C1_Init+0x50>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800094c:	4b07      	ldr	r3, [pc, #28]	@ (800096c <MX_I2C1_Init+0x50>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <MX_I2C1_Init+0x50>)
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000958:	4804      	ldr	r0, [pc, #16]	@ (800096c <MX_I2C1_Init+0x50>)
 800095a:	f001 fc91 	bl	8002280 <HAL_I2C_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000964:	f000 f96c 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	200000cc 	.word	0x200000cc
 8000970:	40005400 	.word	0x40005400
 8000974:	00061a80 	.word	0x00061a80

08000978 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800097c:	4b11      	ldr	r3, [pc, #68]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800097e:	4a12      	ldr	r2, [pc, #72]	@ (80009c8 <MX_USART3_UART_Init+0x50>)
 8000980:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000982:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000984:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000988:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800098a:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000990:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000996:	4b0b      	ldr	r3, [pc, #44]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800099c:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800099e:	220c      	movs	r2, #12
 80009a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a2:	4b08      	ldr	r3, [pc, #32]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a8:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009ae:	4805      	ldr	r0, [pc, #20]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009b0:	f003 fa32 	bl	8003e18 <HAL_UART_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009ba:	f000 f941 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000120 	.word	0x20000120
 80009c8:	40004800 	.word	0x40004800

080009cc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80009d8:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009da:	2204      	movs	r2, #4
 80009dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009de:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009ec:	2202      	movs	r2, #2
 80009ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009fc:	4b07      	ldr	r3, [pc, #28]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000a0a:	f002 fc5c 	bl	80032c6 <HAL_PCD_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8000a14:	f000 f914 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000168 	.word	0x20000168

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08c      	sub	sp, #48	@ 0x30
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
 8000a3a:	4b7a      	ldr	r3, [pc, #488]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a79      	ldr	r2, [pc, #484]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a46:	4b77      	ldr	r3, [pc, #476]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	61bb      	str	r3, [r7, #24]
 8000a50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	4b73      	ldr	r3, [pc, #460]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	4a72      	ldr	r2, [pc, #456]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a62:	4b70      	ldr	r3, [pc, #448]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b6c      	ldr	r3, [pc, #432]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a6b      	ldr	r2, [pc, #428]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b69      	ldr	r3, [pc, #420]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	4b65      	ldr	r3, [pc, #404]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a64      	ldr	r2, [pc, #400]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b62      	ldr	r3, [pc, #392]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	4b5e      	ldr	r3, [pc, #376]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a5d      	ldr	r2, [pc, #372]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b5b      	ldr	r3, [pc, #364]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	4b57      	ldr	r3, [pc, #348]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a56      	ldr	r2, [pc, #344]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000acc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b54      	ldr	r3, [pc, #336]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	4b50      	ldr	r3, [pc, #320]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a4f      	ldr	r2, [pc, #316]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000ae8:	f043 0310 	orr.w	r3, r3, #16
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b4d      	ldr	r3, [pc, #308]	@ (8000c24 <MX_GPIO_Init+0x204>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0310 	and.w	r3, r3, #16
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	210d      	movs	r1, #13
 8000afe:	484a      	ldr	r0, [pc, #296]	@ (8000c28 <MX_GPIO_Init+0x208>)
 8000b00:	f001 fb84 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	2118      	movs	r1, #24
 8000b08:	4848      	ldr	r0, [pc, #288]	@ (8000c2c <MX_GPIO_Init+0x20c>)
 8000b0a:	f001 fb7f 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_14|LD2_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b14:	4846      	ldr	r0, [pc, #280]	@ (8000c30 <MX_GPIO_Init+0x210>)
 8000b16:	f001 fb79 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2140      	movs	r1, #64	@ 0x40
 8000b1e:	4845      	ldr	r0, [pc, #276]	@ (8000c34 <MX_GPIO_Init+0x214>)
 8000b20:	f001 fb74 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000b24:	2200      	movs	r2, #0
 8000b26:	213e      	movs	r1, #62	@ 0x3e
 8000b28:	4843      	ldr	r0, [pc, #268]	@ (8000c38 <MX_GPIO_Init+0x218>)
 8000b2a:	f001 fb6f 	bl	800220c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b34:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b3e:	f107 031c 	add.w	r3, r7, #28
 8000b42:	4619      	mov	r1, r3
 8000b44:	4838      	ldr	r0, [pc, #224]	@ (8000c28 <MX_GPIO_Init+0x208>)
 8000b46:	f001 f9c3 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000b4a:	230d      	movs	r3, #13
 8000b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4831      	ldr	r0, [pc, #196]	@ (8000c28 <MX_GPIO_Init+0x208>)
 8000b62:	f001 f9b5 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000b66:	2318      	movs	r3, #24
 8000b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	f107 031c 	add.w	r3, r7, #28
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	482b      	ldr	r0, [pc, #172]	@ (8000c2c <MX_GPIO_Init+0x20c>)
 8000b7e:	f001 f9a7 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB14 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_14|LD2_Pin;
 8000b82:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000b86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4825      	ldr	r0, [pc, #148]	@ (8000c30 <MX_GPIO_Init+0x210>)
 8000b9c:	f001 f998 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ba0:	2340      	movs	r3, #64	@ 0x40
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f107 031c 	add.w	r3, r7, #28
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	481f      	ldr	r0, [pc, #124]	@ (8000c34 <MX_GPIO_Init+0x214>)
 8000bb8:	f001 f98a 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4819      	ldr	r0, [pc, #100]	@ (8000c34 <MX_GPIO_Init+0x214>)
 8000bd0:	f001 f97e 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4
                           PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000bd4:	233e      	movs	r3, #62	@ 0x3e
 8000bd6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	4813      	ldr	r0, [pc, #76]	@ (8000c38 <MX_GPIO_Init+0x218>)
 8000bec:	f001 f970 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bf4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	4619      	mov	r1, r3
 8000c04:	480d      	ldr	r0, [pc, #52]	@ (8000c3c <MX_GPIO_Init+0x21c>)
 8000c06:	f001 f963 	bl	8001ed0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2028      	movs	r0, #40	@ 0x28
 8000c10:	f000 fcd1 	bl	80015b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c14:	2028      	movs	r0, #40	@ 0x28
 8000c16:	f000 fcea 	bl	80015ee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c1a:	bf00      	nop
 8000c1c:	3730      	adds	r7, #48	@ 0x30
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020800 	.word	0x40020800
 8000c2c:	40020000 	.word	0x40020000
 8000c30:	40020400 	.word	0x40020400
 8000c34:	40021800 	.word	0x40021800
 8000c38:	40020c00 	.word	0x40020c00
 8000c3c:	40021000 	.word	0x40021000

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <PAJ_Write>:
static I2C_HandleTypeDef *paj_i2c;

// --- Private Helper Functions ---

// Write 1 byte to a register
static void PAJ_Write(uint8_t reg, uint8_t value) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af04      	add	r7, sp, #16
 8000c52:	4603      	mov	r3, r0
 8000c54:	460a      	mov	r2, r1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	4613      	mov	r3, r2
 8000c5a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <PAJ_Write+0x34>)
 8000c5e:	6818      	ldr	r0, [r3, #0]
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	2364      	movs	r3, #100	@ 0x64
 8000c66:	9302      	str	r3, [sp, #8]
 8000c68:	2301      	movs	r3, #1
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	1dbb      	adds	r3, r7, #6
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2301      	movs	r3, #1
 8000c72:	21d0      	movs	r1, #208	@ 0xd0
 8000c74:	f001 fc48 	bl	8002508 <HAL_I2C_Mem_Write>
}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	2000064c 	.word	0x2000064c

08000c84 <PAJ_Read>:

// Read 1 byte from a register
static uint8_t PAJ_Read(uint8_t reg) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b088      	sub	sp, #32
 8000c88:	af04      	add	r7, sp, #16
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <PAJ_Read+0x38>)
 8000c94:	6818      	ldr	r0, [r3, #0]
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	2364      	movs	r3, #100	@ 0x64
 8000c9c:	9302      	str	r3, [sp, #8]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	9301      	str	r3, [sp, #4]
 8000ca2:	f107 030f 	add.w	r3, r7, #15
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	21d0      	movs	r1, #208	@ 0xd0
 8000cac:	f001 fd26 	bl	80026fc <HAL_I2C_Mem_Read>
    return value;
 8000cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2000064c 	.word	0x2000064c

08000cc0 <PAJ7660_Init>:
/**
 * @brief  Initializes the PAJ7660 Sensor
 * @param  hi2c Pointer to the I2C handle (e.g., &hi2c1)
 * @retval 1 if success, 0 if failure
 */
uint8_t PAJ7660_Init(I2C_HandleTypeDef *hi2c) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    paj_i2c = hi2c;
 8000cc8:	4a12      	ldr	r2, [pc, #72]	@ (8000d14 <PAJ7660_Init+0x54>)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6013      	str	r3, [r2, #0]


    // 0. Wait for power stabilization
    HAL_Delay(30);
 8000cce:	201e      	movs	r0, #30
 8000cd0:	f000 fb76 	bl	80013c0 <HAL_Delay>

    // 1. Check Connection (Read Part ID) - Optional but good practice
    // Note: We skip the return check here since we rely on the Status check below,
    // but reading it clears any bus glitches.
    PAJ_Read(PAJ7660_REG_PARTID_L);
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	f7ff ffd5 	bl	8000c84 <PAJ_Read>


    // 2. Set Operation Mode to Gesture (0x04) [cite: 1430]
    PAJ_Write(PAJ7660_REG_OP_MODE, 0x04);
 8000cda:	2104      	movs	r1, #4
 8000cdc:	2010      	movs	r0, #16
 8000cde:	f7ff ffb5 	bl	8000c4c <PAJ_Write>

    // 3. Enable CPU (0x01) [cite: 1418]
    PAJ_Write(PAJ7660_REG_CPU_EN, 0x01);
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	200a      	movs	r0, #10
 8000ce6:	f7ff ffb1 	bl	8000c4c <PAJ_Write>

    // 4. CRITICAL WAIT: Firmware load from ROM to RAM
    HAL_Delay(250);
 8000cea:	20fa      	movs	r0, #250	@ 0xfa
 8000cec:	f000 fb68 	bl	80013c0 <HAL_Delay>

    // 5. Verify Sensor Woke Up (Check Bit 0 of Status Reg) [cite: 1417]
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000cf0:	2004      	movs	r0, #4
 8000cf2:	f7ff ffc7 	bl	8000c84 <PAJ_Read>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	73fb      	strb	r3, [r7, #15]

    if (status & 0x01) {
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <PAJ7660_Init+0x48>
        return 1; // Success: PowerOn Ready Bit is High
 8000d04:	2301      	movs	r3, #1
 8000d06:	e000      	b.n	8000d0a <PAJ7660_Init+0x4a>
    }

    return 0; // Failure: Sensor is sleeping or not connected
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	2000064c 	.word	0x2000064c

08000d18 <PAJ7660_PollGesture>:

/**
 * @brief  Polls the sensor for a new gesture
 * @retval Gesture Code (e.g., GESTURE_1_FINGER) or 0 if none
 */
uint8_t PAJ7660_PollGesture(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
    uint8_t gesture_code = GESTURE_NONE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	71fb      	strb	r3, [r7, #7]

    // 1. Read Status Register
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000d22:	2004      	movs	r0, #4
 8000d24:	f7ff ffae 	bl	8000c84 <PAJ_Read>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	71bb      	strb	r3, [r7, #6]

    // 2. Check Bit 1 (Frame Ready) [cite: 1417]
    if (status & 0x02) {
 8000d2c:	79bb      	ldrb	r3, [r7, #6]
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00b      	beq.n	8000d4e <PAJ7660_PollGesture+0x36>

        // 3. Read Raw Gesture Data (Register 0x57)
        uint8_t raw = PAJ_Read(PAJ7660_REG_GESTURE);
 8000d36:	2057      	movs	r0, #87	@ 0x57
 8000d38:	f7ff ffa4 	bl	8000c84 <PAJ_Read>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	717b      	strb	r3, [r7, #5]

        // 4. Decode: The valid data is in Bits 7:3 [cite: 1667]
        gesture_code = (raw >> 3) & 0x1F;
 8000d40:	797b      	ldrb	r3, [r7, #5]
 8000d42:	08db      	lsrs	r3, r3, #3
 8000d44:	71fb      	strb	r3, [r7, #7]

        // 5. CRITICAL: Clear the Interrupt Flag [cite: 458]
        // We must write 0 to Reg 0x04 to tell sensor we read the data
        PAJ_Write(PAJ7660_REG_STATUS, 0x00);
 8000d46:	2100      	movs	r1, #0
 8000d48:	2004      	movs	r0, #4
 8000d4a:	f7ff ff7f 	bl	8000c4c <PAJ_Write>
    }

    return gesture_code;
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <PAJ7660_ReadGestureMode>:

void PAJ7660_SetGestureMode(uint8_t mode){
	PAJ_Write(PAJ7660_REG_GESTURE_MODE, mode);
}

uint8_t PAJ7660_ReadGestureMode(void){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	return PAJ_Read(PAJ7660_REG_GESTURE_MODE);
 8000d5c:	2022      	movs	r0, #34	@ 0x22
 8000d5e:	f7ff ff91 	bl	8000c84 <PAJ_Read>
 8000d62:	4603      	mov	r3, r0
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d76:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	603b      	str	r3, [r7, #0]
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d92:	4a07      	ldr	r2, [pc, #28]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d9a:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <HAL_MspInit+0x48>)
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40023800 	.word	0x40023800

08000db4 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08e      	sub	sp, #56	@ 0x38
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a55      	ldr	r2, [pc, #340]	@ (8000f28 <HAL_ETH_MspInit+0x174>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f040 80a4 	bne.w	8000f20 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000dd8:	2300      	movs	r3, #0
 8000dda:	623b      	str	r3, [r7, #32]
 8000ddc:	4b53      	ldr	r3, [pc, #332]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de0:	4a52      	ldr	r2, [pc, #328]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000de2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000de6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de8:	4b50      	ldr	r3, [pc, #320]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000df0:	623b      	str	r3, [r7, #32]
 8000df2:	6a3b      	ldr	r3, [r7, #32]
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
 8000df8:	4b4c      	ldr	r3, [pc, #304]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfc:	4a4b      	ldr	r2, [pc, #300]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000dfe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e02:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e04:	4b49      	ldr	r3, [pc, #292]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e0c:	61fb      	str	r3, [r7, #28]
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	4b45      	ldr	r3, [pc, #276]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	4a44      	ldr	r2, [pc, #272]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e20:	4b42      	ldr	r3, [pc, #264]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e28:	61bb      	str	r3, [r7, #24]
 8000e2a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	4b3e      	ldr	r3, [pc, #248]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	4a3d      	ldr	r2, [pc, #244]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e48:	2300      	movs	r3, #0
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	4b37      	ldr	r3, [pc, #220]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e50:	4a36      	ldr	r2, [pc, #216]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e58:	4b34      	ldr	r3, [pc, #208]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	4b30      	ldr	r3, [pc, #192]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e6e:	f043 0302 	orr.w	r3, r3, #2
 8000e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e74:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e80:	2300      	movs	r3, #0
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	4b29      	ldr	r3, [pc, #164]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e88:	4a28      	ldr	r2, [pc, #160]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e90:	4b26      	ldr	r3, [pc, #152]	@ (8000f2c <HAL_ETH_MspInit+0x178>)
 8000e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e9c:	2332      	movs	r3, #50	@ 0x32
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eac:	230b      	movs	r3, #11
 8000eae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	481e      	ldr	r0, [pc, #120]	@ (8000f30 <HAL_ETH_MspInit+0x17c>)
 8000eb8:	f001 f80a 	bl	8001ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ebc:	2386      	movs	r3, #134	@ 0x86
 8000ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ecc:	230b      	movs	r3, #11
 8000ece:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4817      	ldr	r0, [pc, #92]	@ (8000f34 <HAL_ETH_MspInit+0x180>)
 8000ed8:	f000 fffa 	bl	8001ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000edc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eea:	2303      	movs	r3, #3
 8000eec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eee:	230b      	movs	r3, #11
 8000ef0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480f      	ldr	r0, [pc, #60]	@ (8000f38 <HAL_ETH_MspInit+0x184>)
 8000efa:	f000 ffe9 	bl	8001ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000efe:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f04:	2302      	movs	r3, #2
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f10:	230b      	movs	r3, #11
 8000f12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4808      	ldr	r0, [pc, #32]	@ (8000f3c <HAL_ETH_MspInit+0x188>)
 8000f1c:	f000 ffd8 	bl	8001ed0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000f20:	bf00      	nop
 8000f22:	3738      	adds	r7, #56	@ 0x38
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40028000 	.word	0x40028000
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40020800 	.word	0x40020800
 8000f34:	40020000 	.word	0x40020000
 8000f38:	40020400 	.word	0x40020400
 8000f3c:	40021800 	.word	0x40021800

08000f40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	@ 0x28
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a19      	ldr	r2, [pc, #100]	@ (8000fc4 <HAL_I2C_MspInit+0x84>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d12c      	bne.n	8000fbc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a17      	ldr	r2, [pc, #92]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000f6c:	f043 0302 	orr.w	r3, r3, #2
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f7e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f84:	2312      	movs	r3, #18
 8000f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f90:	2304      	movs	r3, #4
 8000f92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <HAL_I2C_MspInit+0x8c>)
 8000f9c:	f000 ff98 	bl	8001ed0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa8:	4a07      	ldr	r2, [pc, #28]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000faa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_I2C_MspInit+0x88>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fbc:	bf00      	nop
 8000fbe:	3728      	adds	r7, #40	@ 0x28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40005400 	.word	0x40005400
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020400 	.word	0x40020400

08000fd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b08a      	sub	sp, #40	@ 0x28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a19      	ldr	r2, [pc, #100]	@ (8001054 <HAL_UART_MspInit+0x84>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d12c      	bne.n	800104c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	4a17      	ldr	r2, [pc, #92]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8000ffc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001000:	6413      	str	r3, [r2, #64]	@ 0x40
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	4a10      	ldr	r2, [pc, #64]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001018:	f043 0308 	orr.w	r3, r3, #8
 800101c:	6313      	str	r3, [r2, #48]	@ 0x30
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <HAL_UART_MspInit+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	f003 0308 	and.w	r3, r3, #8
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800102a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800102e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001038:	2303      	movs	r3, #3
 800103a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800103c:	2307      	movs	r3, #7
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4619      	mov	r1, r3
 8001046:	4805      	ldr	r0, [pc, #20]	@ (800105c <HAL_UART_MspInit+0x8c>)
 8001048:	f000 ff42 	bl	8001ed0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800104c:	bf00      	nop
 800104e:	3728      	adds	r7, #40	@ 0x28
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40004800 	.word	0x40004800
 8001058:	40023800 	.word	0x40023800
 800105c:	40020c00 	.word	0x40020c00

08001060 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	@ 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001080:	d13f      	bne.n	8001102 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	4b21      	ldr	r3, [pc, #132]	@ (800110c <HAL_PCD_MspInit+0xac>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a20      	ldr	r2, [pc, #128]	@ (800110c <HAL_PCD_MspInit+0xac>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b1e      	ldr	r3, [pc, #120]	@ (800110c <HAL_PCD_MspInit+0xac>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800109e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80010a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010b0:	230a      	movs	r3, #10
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	4815      	ldr	r0, [pc, #84]	@ (8001110 <HAL_PCD_MspInit+0xb0>)
 80010bc:	f000 ff08 	bl	8001ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80010c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	480e      	ldr	r0, [pc, #56]	@ (8001110 <HAL_PCD_MspInit+0xb0>)
 80010d6:	f000 fefb 	bl	8001ed0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010da:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <HAL_PCD_MspInit+0xac>)
 80010dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010de:	4a0b      	ldr	r2, [pc, #44]	@ (800110c <HAL_PCD_MspInit+0xac>)
 80010e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e4:	6353      	str	r3, [r2, #52]	@ 0x34
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	4b08      	ldr	r3, [pc, #32]	@ (800110c <HAL_PCD_MspInit+0xac>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	4a07      	ldr	r2, [pc, #28]	@ (800110c <HAL_PCD_MspInit+0xac>)
 80010f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010f6:	4b05      	ldr	r3, [pc, #20]	@ (800110c <HAL_PCD_MspInit+0xac>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	@ 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800
 8001110:	40020000 	.word	0x40020000

08001114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <NMI_Handler+0x4>

0800111c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <HardFault_Handler+0x4>

08001124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <MemManage_Handler+0x4>

0800112c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <BusFault_Handler+0x4>

08001134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <UsageFault_Handler+0x4>

0800113c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr

08001148 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr

08001160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001164:	f000 f910 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}

0800116c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001170:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001174:	f001 f862 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}

0800117c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	e00a      	b.n	80011a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800118e:	f3af 8000 	nop.w
 8001192:	4601      	mov	r1, r0
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	60ba      	str	r2, [r7, #8]
 800119a:	b2ca      	uxtb	r2, r1
 800119c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	dbf0      	blt.n	800118e <_read+0x12>
  }

  return len;
 80011ac:	687b      	ldr	r3, [r7, #4]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011dc:	605a      	str	r2, [r3, #4]
  return 0;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <_isatty>:

int _isatty(int file)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011fe:	b480      	push	{r7}
 8001200:	b085      	sub	sp, #20
 8001202:	af00      	add	r7, sp, #0
 8001204:	60f8      	str	r0, [r7, #12]
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3714      	adds	r7, #20
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr
	...

08001218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001220:	4a14      	ldr	r2, [pc, #80]	@ (8001274 <_sbrk+0x5c>)
 8001222:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <_sbrk+0x60>)
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800122c:	4b13      	ldr	r3, [pc, #76]	@ (800127c <_sbrk+0x64>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001234:	4b11      	ldr	r3, [pc, #68]	@ (800127c <_sbrk+0x64>)
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <_sbrk+0x68>)
 8001238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	429a      	cmp	r2, r3
 8001246:	d207      	bcs.n	8001258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001248:	f003 fcba 	bl	8004bc0 <__errno>
 800124c:	4603      	mov	r3, r0
 800124e:	220c      	movs	r2, #12
 8001250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001252:	f04f 33ff 	mov.w	r3, #4294967295
 8001256:	e009      	b.n	800126c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001258:	4b08      	ldr	r3, [pc, #32]	@ (800127c <_sbrk+0x64>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800125e:	4b07      	ldr	r3, [pc, #28]	@ (800127c <_sbrk+0x64>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	4a05      	ldr	r2, [pc, #20]	@ (800127c <_sbrk+0x64>)
 8001268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800126a:	68fb      	ldr	r3, [r7, #12]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20020000 	.word	0x20020000
 8001278:	00000400 	.word	0x00000400
 800127c:	20000650 	.word	0x20000650
 8001280:	200007a8 	.word	0x200007a8

08001284 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001290:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001294:	f7ff fff6 	bl	8001284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129a:	490d      	ldr	r1, [pc, #52]	@ (80012d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800129c:	4a0d      	ldr	r2, [pc, #52]	@ (80012d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a0:	e002      	b.n	80012a8 <LoopCopyDataInit>

080012a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a6:	3304      	adds	r3, #4

080012a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ac:	d3f9      	bcc.n	80012a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b0:	4c0a      	ldr	r4, [pc, #40]	@ (80012dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b4:	e001      	b.n	80012ba <LoopFillZerobss>

080012b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b8:	3204      	adds	r2, #4

080012ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012bc:	d3fb      	bcc.n	80012b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012be:	f003 fc85 	bl	8004bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c2:	f7ff fa25 	bl	8000710 <main>
  bx  lr
 80012c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012d4:	08005830 	.word	0x08005830
  ldr r2, =_sbss
 80012d8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012dc:	200007a4 	.word	0x200007a4

080012e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC_IRQHandler>
	...

080012e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <HAL_Init+0x40>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001324 <HAL_Init+0x40>)
 80012ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80012f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <HAL_Init+0x40>)
 80012fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001300:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <HAL_Init+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a07      	ldr	r2, [pc, #28]	@ (8001324 <HAL_Init+0x40>)
 8001306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800130a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130c:	2003      	movs	r0, #3
 800130e:	f000 f947 	bl	80015a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001312:	2000      	movs	r0, #0
 8001314:	f000 f808 	bl	8001328 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001318:	f7ff fd26 	bl	8000d68 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023c00 	.word	0x40023c00

08001328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001330:	4b12      	ldr	r3, [pc, #72]	@ (800137c <HAL_InitTick+0x54>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <HAL_InitTick+0x58>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800133e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f95f 	bl	800160a <HAL_SYSTICK_Config>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e00e      	b.n	8001374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b0f      	cmp	r3, #15
 800135a:	d80a      	bhi.n	8001372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135c:	2200      	movs	r2, #0
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 f927 	bl	80015b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001368:	4a06      	ldr	r2, [pc, #24]	@ (8001384 <HAL_InitTick+0x5c>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000000 	.word	0x20000000
 8001380:	20000008 	.word	0x20000008
 8001384:	20000004 	.word	0x20000004

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <HAL_IncTick+0x1c>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <HAL_IncTick+0x20>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a03      	ldr	r2, [pc, #12]	@ (80013a8 <HAL_IncTick+0x20>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000654 	.word	0x20000654

080013ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return uwTick;
 80013b0:	4b02      	ldr	r3, [pc, #8]	@ (80013bc <HAL_GetTick+0x10>)
 80013b2:	681b      	ldr	r3, [r3, #0]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000654 	.word	0x20000654

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff fff0 	bl	80013ac <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d005      	beq.n	80013e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_Delay+0x44>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e6:	bf00      	nop
 80013e8:	f7ff ffe0 	bl	80013ac <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f7      	bhi.n	80013e8 <HAL_Delay+0x28>
  {
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000008 	.word	0x20000008

08001408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001424:	4013      	ands	r3, r2
 8001426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001430:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143a:	4a04      	ldr	r2, [pc, #16]	@ (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	60d3      	str	r3, [r2, #12]
}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <__NVIC_GetPriorityGrouping+0x18>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	0a1b      	lsrs	r3, r3, #8
 800145a:	f003 0307 	and.w	r3, r3, #7
}
 800145e:	4618      	mov	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	2b00      	cmp	r3, #0
 800147c:	db0b      	blt.n	8001496 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	f003 021f 	and.w	r2, r3, #31
 8001484:	4906      	ldr	r1, [pc, #24]	@ (80014a0 <__NVIC_EnableIRQ+0x34>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	095b      	lsrs	r3, r3, #5
 800148c:	2001      	movs	r0, #1
 800148e:	fa00 f202 	lsl.w	r2, r0, r2
 8001492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	db0a      	blt.n	80014ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	490c      	ldr	r1, [pc, #48]	@ (80014f0 <__NVIC_SetPriority+0x4c>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	440b      	add	r3, r1
 80014c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014cc:	e00a      	b.n	80014e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4908      	ldr	r1, [pc, #32]	@ (80014f4 <__NVIC_SetPriority+0x50>)
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	3b04      	subs	r3, #4
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	440b      	add	r3, r1
 80014e2:	761a      	strb	r2, [r3, #24]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000e100 	.word	0xe000e100
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b089      	sub	sp, #36	@ 0x24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	f1c3 0307 	rsb	r3, r3, #7
 8001512:	2b04      	cmp	r3, #4
 8001514:	bf28      	it	cs
 8001516:	2304      	movcs	r3, #4
 8001518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	3304      	adds	r3, #4
 800151e:	2b06      	cmp	r3, #6
 8001520:	d902      	bls.n	8001528 <NVIC_EncodePriority+0x30>
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3b03      	subs	r3, #3
 8001526:	e000      	b.n	800152a <NVIC_EncodePriority+0x32>
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	f04f 32ff 	mov.w	r2, #4294967295
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43da      	mvns	r2, r3
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	401a      	ands	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001540:	f04f 31ff 	mov.w	r1, #4294967295
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	43d9      	mvns	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	4313      	orrs	r3, r2
         );
}
 8001552:	4618      	mov	r0, r3
 8001554:	3724      	adds	r7, #36	@ 0x24
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800156c:	d301      	bcc.n	8001572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800156e:	2301      	movs	r3, #1
 8001570:	e00f      	b.n	8001592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001572:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <SysTick_Config+0x40>)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3b01      	subs	r3, #1
 8001578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800157a:	210f      	movs	r1, #15
 800157c:	f04f 30ff 	mov.w	r0, #4294967295
 8001580:	f7ff ff90 	bl	80014a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001584:	4b05      	ldr	r3, [pc, #20]	@ (800159c <SysTick_Config+0x40>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800158a:	4b04      	ldr	r3, [pc, #16]	@ (800159c <SysTick_Config+0x40>)
 800158c:	2207      	movs	r2, #7
 800158e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	e000e010 	.word	0xe000e010

080015a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff ff2d 	bl	8001408 <__NVIC_SetPriorityGrouping>
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b086      	sub	sp, #24
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
 80015c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015c8:	f7ff ff42 	bl	8001450 <__NVIC_GetPriorityGrouping>
 80015cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	6978      	ldr	r0, [r7, #20]
 80015d4:	f7ff ff90 	bl	80014f8 <NVIC_EncodePriority>
 80015d8:	4602      	mov	r2, r0
 80015da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015de:	4611      	mov	r1, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ff5f 	bl	80014a4 <__NVIC_SetPriority>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff ff35 	bl	800146c <__NVIC_EnableIRQ>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ffa2 	bl	800155c <SysTick_Config>
 8001618:	4603      	mov	r3, r0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8001634:	4ba3      	ldr	r3, [pc, #652]	@ (80018c4 <HAL_ETH_Init+0x2a0>)
 8001636:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e173      	b.n	8001932 <HAL_ETH_Init+0x30e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d106      	bne.n	8001664 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7ff fba8 	bl	8000db4 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001664:	2300      	movs	r3, #0
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	4b97      	ldr	r3, [pc, #604]	@ (80018c8 <HAL_ETH_Init+0x2a4>)
 800166a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166c:	4a96      	ldr	r2, [pc, #600]	@ (80018c8 <HAL_ETH_Init+0x2a4>)
 800166e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001672:	6453      	str	r3, [r2, #68]	@ 0x44
 8001674:	4b94      	ldr	r3, [pc, #592]	@ (80018c8 <HAL_ETH_Init+0x2a4>)
 8001676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001680:	4b92      	ldr	r3, [pc, #584]	@ (80018cc <HAL_ETH_Init+0x2a8>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	4a91      	ldr	r2, [pc, #580]	@ (80018cc <HAL_ETH_Init+0x2a8>)
 8001686:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800168a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800168c:	4b8f      	ldr	r3, [pc, #572]	@ (80018cc <HAL_ETH_Init+0x2a8>)
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	498d      	ldr	r1, [pc, #564]	@ (80018cc <HAL_ETH_Init+0x2a8>)
 8001696:	4313      	orrs	r3, r2
 8001698:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6812      	ldr	r2, [r2, #0]
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016b0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016b2:	f7ff fe7b 	bl	80013ac <HAL_GetTick>
 80016b6:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80016b8:	e011      	b.n	80016de <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80016ba:	f7ff fe77 	bl	80013ac <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016c8:	d909      	bls.n	80016de <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2203      	movs	r2, #3
 80016ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e129      	b.n	8001932 <HAL_ETH_Init+0x30e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1e4      	bne.n	80016ba <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f023 031c 	bic.w	r3, r3, #28
 80016fe:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001700:	f002 fb3c 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8001704:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	4a71      	ldr	r2, [pc, #452]	@ (80018d0 <HAL_ETH_Init+0x2ac>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d908      	bls.n	8001720 <HAL_ETH_Init+0xfc>
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	4a70      	ldr	r2, [pc, #448]	@ (80018d4 <HAL_ETH_Init+0x2b0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d804      	bhi.n	8001720 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	f043 0308 	orr.w	r3, r3, #8
 800171c:	61fb      	str	r3, [r7, #28]
 800171e:	e01a      	b.n	8001756 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	4a6c      	ldr	r2, [pc, #432]	@ (80018d4 <HAL_ETH_Init+0x2b0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d908      	bls.n	800173a <HAL_ETH_Init+0x116>
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4a66      	ldr	r2, [pc, #408]	@ (80018c4 <HAL_ETH_Init+0x2a0>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d204      	bcs.n	800173a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f043 030c 	orr.w	r3, r3, #12
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	e00d      	b.n	8001756 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	4a61      	ldr	r2, [pc, #388]	@ (80018c4 <HAL_ETH_Init+0x2a0>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d303      	bcc.n	800174a <HAL_ETH_Init+0x126>
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	4a64      	ldr	r2, [pc, #400]	@ (80018d8 <HAL_ETH_Init+0x2b4>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d904      	bls.n	8001754 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	e000      	b.n	8001756 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001754:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	69fa      	ldr	r2, [r7, #28]
 800175c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800175e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001762:	2100      	movs	r1, #0
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 f951 	bl	8001a0c <HAL_ETH_WritePHYRegister>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d00b      	beq.n	8001788 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001774:	6939      	ldr	r1, [r7, #16]
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 f9ae 	bl	8001ad8 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0d4      	b.n	8001932 <HAL_ETH_Init+0x30e>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8001788:	20ff      	movs	r0, #255	@ 0xff
 800178a:	f7ff fe19 	bl	80013c0 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 80a2 	beq.w	80018dc <HAL_ETH_Init+0x2b8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001798:	f7ff fe08 	bl	80013ac <HAL_GetTick>
 800179c:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	461a      	mov	r2, r3
 80017a4:	2101      	movs	r1, #1
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 f8c8 	bl	800193c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80017ac:	f7ff fdfe 	bl	80013ac <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d90f      	bls.n	80017de <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80017c2:	6939      	ldr	r1, [r7, #16]
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f987 	bl	8001ad8 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e0a9      	b.n	8001932 <HAL_ETH_Init+0x30e>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0da      	beq.n	800179e <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80017e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017ec:	2100      	movs	r1, #0
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 f90c 	bl	8001a0c <HAL_ETH_WritePHYRegister>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00b      	beq.n	8001812 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80017fe:	6939      	ldr	r1, [r7, #16]
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f969 	bl	8001ad8 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e08f      	b.n	8001932 <HAL_ETH_Init+0x30e>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8001812:	f7ff fdcb 	bl	80013ac <HAL_GetTick>
 8001816:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	461a      	mov	r2, r3
 800181e:	2101      	movs	r1, #1
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f000 f88b 	bl	800193c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001826:	f7ff fdc1 	bl	80013ac <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d90f      	bls.n	8001858 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800183c:	6939      	ldr	r1, [r7, #16]
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f94a 	bl	8001ad8 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e06c      	b.n	8001932 <HAL_ETH_Init+0x30e>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 0320 	and.w	r3, r3, #32
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0da      	beq.n	8001818 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	461a      	mov	r2, r3
 8001868:	2110      	movs	r1, #16
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 f866 	bl	800193c <HAL_ETH_ReadPHYRegister>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00b      	beq.n	800188e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800187a:	6939      	ldr	r1, [r7, #16]
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f92b 	bl	8001ad8 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e051      	b.n	8001932 <HAL_ETH_Init+0x30e>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	2b00      	cmp	r3, #0
 8001896:	d004      	beq.n	80018a2 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800189e:	60da      	str	r2, [r3, #12]
 80018a0:	e002      	b.n	80018a8 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	e032      	b.n	8001920 <HAL_ETH_Init+0x2fc>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	e02d      	b.n	8001920 <HAL_ETH_Init+0x2fc>
 80018c4:	03938700 	.word	0x03938700
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40013800 	.word	0x40013800
 80018d0:	01312cff 	.word	0x01312cff
 80018d4:	02160ebf 	.word	0x02160ebf
 80018d8:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	08db      	lsrs	r3, r3, #3
 80018e2:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	085b      	lsrs	r3, r3, #1
 80018ea:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80018ec:	4313      	orrs	r3, r2
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	461a      	mov	r2, r3
 80018f2:	2100      	movs	r1, #0
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f000 f889 	bl	8001a0c <HAL_ETH_WritePHYRegister>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00b      	beq.n	8001918 <HAL_ETH_Init+0x2f4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001904:	6939      	ldr	r1, [r7, #16]
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 f8e6 	bl	8001ad8 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2201      	movs	r2, #1
 8001910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e00c      	b.n	8001932 <HAL_ETH_Init+0x30e>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8001918:	f640 70ff 	movw	r0, #4095	@ 0xfff
 800191c:	f7ff fd50 	bl	80013c0 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8001920:	6939      	ldr	r1, [r7, #16]
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f8d8 	bl	8001ad8 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop

0800193c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	460b      	mov	r3, r1
 8001946:	607a      	str	r2, [r7, #4]
 8001948:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b82      	cmp	r3, #130	@ 0x82
 800195c:	d101      	bne.n	8001962 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800195e:	2302      	movs	r3, #2
 8001960:	e050      	b.n	8001a04 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2282      	movs	r2, #130	@ 0x82
 8001966:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f003 031c 	and.w	r3, r3, #28
 8001978:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8a1b      	ldrh	r3, [r3, #16]
 800197e:	02db      	lsls	r3, r3, #11
 8001980:	b29b      	uxth	r3, r3
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	4313      	orrs	r3, r2
 8001986:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8001988:	897b      	ldrh	r3, [r7, #10]
 800198a:	019b      	lsls	r3, r3, #6
 800198c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	4313      	orrs	r3, r2
 8001994:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f023 0302 	bic.w	r3, r3, #2
 800199c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019ae:	f7ff fcfd 	bl	80013ac <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80019b4:	e015      	b.n	80019e2 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80019b6:	f7ff fcf9 	bl	80013ac <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019c4:	d309      	bcc.n	80019da <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e014      	b.n	8001a04 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1e4      	bne.n	80019b6 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2201      	movs	r2, #1
 80019fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	460b      	mov	r3, r1
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b42      	cmp	r3, #66	@ 0x42
 8001a2c:	d101      	bne.n	8001a32 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	e04e      	b.n	8001ad0 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2242      	movs	r2, #66	@ 0x42
 8001a36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f003 031c 	and.w	r3, r3, #28
 8001a48:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8a1b      	ldrh	r3, [r3, #16]
 8001a4e:	02db      	lsls	r3, r3, #11
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8001a58:	897b      	ldrh	r3, [r7, #10]
 8001a5a:	019b      	lsls	r3, r3, #6
 8001a5c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a88:	f7ff fc90 	bl	80013ac <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a8e:	e015      	b.n	8001abc <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8001a90:	f7ff fc8c 	bl	80013ac <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a9e:	d309      	bcc.n	8001ab4 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e00d      	b.n	8001ad0 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1e4      	bne.n	8001a90 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b0b0      	sub	sp, #192	@ 0xc0
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d007      	beq.n	8001afe <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001af4:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001afc:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8001b06:	2300      	movs	r3, #0
 8001b08:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d103      	bne.n	8001b26 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8001b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b22:	663b      	str	r3, [r7, #96]	@ 0x60
 8001b24:	e001      	b.n	8001b2a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001b26:	2300      	movs	r3, #0
 8001b28:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001b2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b2e:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001b34:	2300      	movs	r3, #0
 8001b36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001b44:	2340      	movs	r3, #64	@ 0x40
 8001b46:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001b60:	2300      	movs	r3, #0
 8001b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001b78:	2380      	movs	r3, #128	@ 0x80
 8001b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001b96:	2300      	movs	r3, #0
 8001b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001bac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001bb0:	4baa      	ldr	r3, [pc, #680]	@ (8001e5c <ETH_MACDMAConfig+0x384>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001bb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                        macinit.Jabber |
 8001bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001bbc:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8001bbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        macinit.Jabber |
 8001bc0:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8001bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                        macinit.InterFrameGap |
 8001bc4:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8001bca:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8001bcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                        (heth->Init).Speed |
 8001bce:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8001bd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                        macinit.ReceiveOwn |
 8001bd2:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8001bd8:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8001bda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                        (heth->Init).DuplexMode |
 8001bdc:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8001bde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                        macinit.ChecksumOffload |
 8001be0:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8001be2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                        macinit.RetryTransmission |
 8001be4:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8001be6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                        macinit.AutomaticPadCRCStrip |
 8001be8:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8001bea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                        macinit.BackOffLimit |
 8001bec:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001bee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c00:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f7ff fbd7 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c1a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001c1c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 8001c1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001c20:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001c22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 8001c24:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8001c26:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 8001c2a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001c2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception |
 8001c30:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001c32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 8001c36:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001c38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 8001c3c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001c40:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001c48:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001c4a:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c56:	2001      	movs	r0, #1
 8001c58:	f7ff fbb2 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c64:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001c6e:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001c78:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001c84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c88:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001c92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c96:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001c98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001c9c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001c9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 8001ca2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8001ca4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 8001ca8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect |
 8001cae:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8001cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 8001cb4:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001cb6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001cc8:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	f7ff fb73 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001ce2:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001ce4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                           macinit.VLANTagIdentifier);
 8001ce8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f7ff fb5e 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001d0c:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8001d12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d16:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8001d1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d20:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8001d32:	2304      	movs	r3, #4
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001d36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001d3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d40:	633b      	str	r3, [r7, #48]	@ 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001d42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8001d4e:	2380      	movs	r3, #128	@ 0x80
 8001d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	643b      	str	r3, [r7, #64]	@ 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001d56:	2300      	movs	r3, #0
 8001d58:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001d68:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001d6c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e60 <ETH_MACDMAConfig+0x388>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001d74:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8001d76:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001d78:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8001d7a:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8001d7c:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8001d7e:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8001d80:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8001d82:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8001d84:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8001d86:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8001d88:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8001d8c:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8001d90:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8001d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                        dmainit.ReceiveThresholdControl |
 8001d94:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001d96:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001da8:	461a      	mov	r2, r3
 8001daa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001dae:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f7ff fafe 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001dd2:	6193      	str	r3, [r2, #24]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001dd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
                                        dmainit.FixedBurst |
 8001dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001dd8:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                        dmainit.FixedBurst |
 8001ddc:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8001dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001de0:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8001de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                        dmainit.TxDMABurstLength |
 8001de4:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001de8:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8001dea:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8001dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001dee:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001df8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dfc:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	f7ff fad7 	bl	80013c0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e20:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d10d      	bne.n	8001e46 <ETH_MACDMAConfig+0x36e>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6812      	ldr	r2, [r2, #0]
 8001e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e40:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e44:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f808 	bl	8001e64 <ETH_MACAddressConfig>
}
 8001e54:	bf00      	nop
 8001e56:	37c0      	adds	r7, #192	@ 0xc0
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	ff20810f 	.word	0xff20810f
 8001e60:	f8de3f23 	.word	0xf8de3f23

08001e64 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3305      	adds	r3, #5
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	021b      	lsls	r3, r3, #8
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	3204      	adds	r2, #4
 8001e7c:	7812      	ldrb	r2, [r2, #0]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <ETH_MACAddressConfig+0x64>)
 8001e86:	4413      	add	r3, r2
 8001e88:	461a      	mov	r2, r3
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3303      	adds	r3, #3
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	061a      	lsls	r2, r3, #24
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3302      	adds	r3, #2
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	041b      	lsls	r3, r3, #16
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	7812      	ldrb	r2, [r2, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <ETH_MACAddressConfig+0x68>)
 8001eb6:	4413      	add	r3, r2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	6013      	str	r3, [r2, #0]
}
 8001ebe:	bf00      	nop
 8001ec0:	371c      	adds	r7, #28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40028040 	.word	0x40028040
 8001ecc:	40028044 	.word	0x40028044

08001ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b087      	sub	sp, #28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ede:	e16f      	b.n	80021c0 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eec:	4013      	ands	r3, r2
 8001eee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 8161 	beq.w	80021ba <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d005      	beq.n	8001f10 <HAL_GPIO_Init+0x40>
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d130      	bne.n	8001f72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	68da      	ldr	r2, [r3, #12]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f46:	2201      	movs	r2, #1
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	091b      	lsrs	r3, r3, #4
 8001f5c:	f003 0201 	and.w	r2, r3, #1
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d017      	beq.n	8001fae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	2203      	movs	r2, #3
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d123      	bne.n	8002002 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	08da      	lsrs	r2, r3, #3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3208      	adds	r2, #8
 8001fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	220f      	movs	r2, #15
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	691a      	ldr	r2, [r3, #16]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	08da      	lsrs	r2, r3, #3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3208      	adds	r2, #8
 8001ffc:	6939      	ldr	r1, [r7, #16]
 8001ffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	2203      	movs	r2, #3
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f003 0203 	and.w	r2, r3, #3
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80bb 	beq.w	80021ba <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	4b64      	ldr	r3, [pc, #400]	@ (80021dc <HAL_GPIO_Init+0x30c>)
 800204a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204c:	4a63      	ldr	r2, [pc, #396]	@ (80021dc <HAL_GPIO_Init+0x30c>)
 800204e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002052:	6453      	str	r3, [r2, #68]	@ 0x44
 8002054:	4b61      	ldr	r3, [pc, #388]	@ (80021dc <HAL_GPIO_Init+0x30c>)
 8002056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002060:	4a5f      	ldr	r2, [pc, #380]	@ (80021e0 <HAL_GPIO_Init+0x310>)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	089b      	lsrs	r3, r3, #2
 8002066:	3302      	adds	r3, #2
 8002068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	220f      	movs	r2, #15
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a57      	ldr	r2, [pc, #348]	@ (80021e4 <HAL_GPIO_Init+0x314>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d031      	beq.n	80020f0 <HAL_GPIO_Init+0x220>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a56      	ldr	r2, [pc, #344]	@ (80021e8 <HAL_GPIO_Init+0x318>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d02b      	beq.n	80020ec <HAL_GPIO_Init+0x21c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a55      	ldr	r2, [pc, #340]	@ (80021ec <HAL_GPIO_Init+0x31c>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d025      	beq.n	80020e8 <HAL_GPIO_Init+0x218>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a54      	ldr	r2, [pc, #336]	@ (80021f0 <HAL_GPIO_Init+0x320>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d01f      	beq.n	80020e4 <HAL_GPIO_Init+0x214>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a53      	ldr	r2, [pc, #332]	@ (80021f4 <HAL_GPIO_Init+0x324>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d019      	beq.n	80020e0 <HAL_GPIO_Init+0x210>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a52      	ldr	r2, [pc, #328]	@ (80021f8 <HAL_GPIO_Init+0x328>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d013      	beq.n	80020dc <HAL_GPIO_Init+0x20c>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a51      	ldr	r2, [pc, #324]	@ (80021fc <HAL_GPIO_Init+0x32c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d00d      	beq.n	80020d8 <HAL_GPIO_Init+0x208>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a50      	ldr	r2, [pc, #320]	@ (8002200 <HAL_GPIO_Init+0x330>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d007      	beq.n	80020d4 <HAL_GPIO_Init+0x204>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a4f      	ldr	r2, [pc, #316]	@ (8002204 <HAL_GPIO_Init+0x334>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d101      	bne.n	80020d0 <HAL_GPIO_Init+0x200>
 80020cc:	2308      	movs	r3, #8
 80020ce:	e010      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020d0:	2309      	movs	r3, #9
 80020d2:	e00e      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020d4:	2307      	movs	r3, #7
 80020d6:	e00c      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020d8:	2306      	movs	r3, #6
 80020da:	e00a      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020dc:	2305      	movs	r3, #5
 80020de:	e008      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020e0:	2304      	movs	r3, #4
 80020e2:	e006      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020e4:	2303      	movs	r3, #3
 80020e6:	e004      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e002      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <HAL_GPIO_Init+0x222>
 80020f0:	2300      	movs	r3, #0
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	f002 0203 	and.w	r2, r2, #3
 80020f8:	0092      	lsls	r2, r2, #2
 80020fa:	4093      	lsls	r3, r2
 80020fc:	461a      	mov	r2, r3
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002104:	4936      	ldr	r1, [pc, #216]	@ (80021e0 <HAL_GPIO_Init+0x310>)
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	089b      	lsrs	r3, r3, #2
 800210a:	3302      	adds	r3, #2
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002112:	4b3d      	ldr	r3, [pc, #244]	@ (8002208 <HAL_GPIO_Init+0x338>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	43db      	mvns	r3, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4013      	ands	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002136:	4a34      	ldr	r2, [pc, #208]	@ (8002208 <HAL_GPIO_Init+0x338>)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800213c:	4b32      	ldr	r3, [pc, #200]	@ (8002208 <HAL_GPIO_Init+0x338>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002160:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <HAL_GPIO_Init+0x338>)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002166:	4b28      	ldr	r3, [pc, #160]	@ (8002208 <HAL_GPIO_Init+0x338>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	4313      	orrs	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800218a:	4a1f      	ldr	r2, [pc, #124]	@ (8002208 <HAL_GPIO_Init+0x338>)
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002190:	4b1d      	ldr	r3, [pc, #116]	@ (8002208 <HAL_GPIO_Init+0x338>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	43db      	mvns	r3, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4013      	ands	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021b4:	4a14      	ldr	r2, [pc, #80]	@ (8002208 <HAL_GPIO_Init+0x338>)
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	3301      	adds	r3, #1
 80021be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f47f ae88 	bne.w	8001ee0 <HAL_GPIO_Init+0x10>
  }
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40013800 	.word	0x40013800
 80021e4:	40020000 	.word	0x40020000
 80021e8:	40020400 	.word	0x40020400
 80021ec:	40020800 	.word	0x40020800
 80021f0:	40020c00 	.word	0x40020c00
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40021400 	.word	0x40021400
 80021fc:	40021800 	.word	0x40021800
 8002200:	40021c00 	.word	0x40021c00
 8002204:	40022000 	.word	0x40022000
 8002208:	40013c00 	.word	0x40013c00

0800220c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
 8002218:	4613      	mov	r3, r2
 800221a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800221c:	787b      	ldrb	r3, [r7, #1]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002228:	e003      	b.n	8002232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	041a      	lsls	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	619a      	str	r2, [r3, #24]
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002246:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002248:	695a      	ldr	r2, [r3, #20]
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	4013      	ands	r3, r2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d006      	beq.n	8002260 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002252:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f806 	bl	800226c <HAL_GPIO_EXTI_Callback>
  }
}
 8002260:	bf00      	nop
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40013c00 	.word	0x40013c00

0800226c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e12b      	b.n	80024ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe fe4a 	bl	8000f40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2224      	movs	r2, #36	@ 0x24
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 0201 	bic.w	r2, r2, #1
 80022c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022e4:	f001 fd54 	bl	8003d90 <HAL_RCC_GetPCLK1Freq>
 80022e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	4a81      	ldr	r2, [pc, #516]	@ (80024f4 <HAL_I2C_Init+0x274>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d807      	bhi.n	8002304 <HAL_I2C_Init+0x84>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4a80      	ldr	r2, [pc, #512]	@ (80024f8 <HAL_I2C_Init+0x278>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	bf94      	ite	ls
 80022fc:	2301      	movls	r3, #1
 80022fe:	2300      	movhi	r3, #0
 8002300:	b2db      	uxtb	r3, r3
 8002302:	e006      	b.n	8002312 <HAL_I2C_Init+0x92>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4a7d      	ldr	r2, [pc, #500]	@ (80024fc <HAL_I2C_Init+0x27c>)
 8002308:	4293      	cmp	r3, r2
 800230a:	bf94      	ite	ls
 800230c:	2301      	movls	r3, #1
 800230e:	2300      	movhi	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e0e7      	b.n	80024ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4a78      	ldr	r2, [pc, #480]	@ (8002500 <HAL_I2C_Init+0x280>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	0c9b      	lsrs	r3, r3, #18
 8002324:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	430a      	orrs	r2, r1
 8002338:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a6a      	ldr	r2, [pc, #424]	@ (80024f4 <HAL_I2C_Init+0x274>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d802      	bhi.n	8002354 <HAL_I2C_Init+0xd4>
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	3301      	adds	r3, #1
 8002352:	e009      	b.n	8002368 <HAL_I2C_Init+0xe8>
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800235a:	fb02 f303 	mul.w	r3, r2, r3
 800235e:	4a69      	ldr	r2, [pc, #420]	@ (8002504 <HAL_I2C_Init+0x284>)
 8002360:	fba2 2303 	umull	r2, r3, r2, r3
 8002364:	099b      	lsrs	r3, r3, #6
 8002366:	3301      	adds	r3, #1
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	430b      	orrs	r3, r1
 800236e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800237a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	495c      	ldr	r1, [pc, #368]	@ (80024f4 <HAL_I2C_Init+0x274>)
 8002384:	428b      	cmp	r3, r1
 8002386:	d819      	bhi.n	80023bc <HAL_I2C_Init+0x13c>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1e59      	subs	r1, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fbb1 f3f3 	udiv	r3, r1, r3
 8002396:	1c59      	adds	r1, r3, #1
 8002398:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800239c:	400b      	ands	r3, r1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <HAL_I2C_Init+0x138>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1e59      	subs	r1, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80023b0:	3301      	adds	r3, #1
 80023b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b6:	e051      	b.n	800245c <HAL_I2C_Init+0x1dc>
 80023b8:	2304      	movs	r3, #4
 80023ba:	e04f      	b.n	800245c <HAL_I2C_Init+0x1dc>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d111      	bne.n	80023e8 <HAL_I2C_Init+0x168>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1e58      	subs	r0, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	440b      	add	r3, r1
 80023d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023d6:	3301      	adds	r3, #1
 80023d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	e012      	b.n	800240e <HAL_I2C_Init+0x18e>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1e58      	subs	r0, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6859      	ldr	r1, [r3, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	0099      	lsls	r1, r3, #2
 80023f8:	440b      	add	r3, r1
 80023fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80023fe:	3301      	adds	r3, #1
 8002400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002404:	2b00      	cmp	r3, #0
 8002406:	bf0c      	ite	eq
 8002408:	2301      	moveq	r3, #1
 800240a:	2300      	movne	r3, #0
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Init+0x196>
 8002412:	2301      	movs	r3, #1
 8002414:	e022      	b.n	800245c <HAL_I2C_Init+0x1dc>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10e      	bne.n	800243c <HAL_I2C_Init+0x1bc>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1e58      	subs	r0, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6859      	ldr	r1, [r3, #4]
 8002426:	460b      	mov	r3, r1
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	440b      	add	r3, r1
 800242c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002430:	3301      	adds	r3, #1
 8002432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800243a:	e00f      	b.n	800245c <HAL_I2C_Init+0x1dc>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	1e58      	subs	r0, r3, #1
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6859      	ldr	r1, [r3, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	0099      	lsls	r1, r3, #2
 800244c:	440b      	add	r3, r1
 800244e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002452:	3301      	adds	r3, #1
 8002454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002458:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	6809      	ldr	r1, [r1, #0]
 8002460:	4313      	orrs	r3, r2
 8002462:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800248a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6911      	ldr	r1, [r2, #16]
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	68d2      	ldr	r2, [r2, #12]
 8002496:	4311      	orrs	r1, r2
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	6812      	ldr	r2, [r2, #0]
 800249c:	430b      	orrs	r3, r1
 800249e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	695a      	ldr	r2, [r3, #20]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2220      	movs	r2, #32
 80024d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	000186a0 	.word	0x000186a0
 80024f8:	001e847f 	.word	0x001e847f
 80024fc:	003d08ff 	.word	0x003d08ff
 8002500:	431bde83 	.word	0x431bde83
 8002504:	10624dd3 	.word	0x10624dd3

08002508 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af02      	add	r7, sp, #8
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	4608      	mov	r0, r1
 8002512:	4611      	mov	r1, r2
 8002514:	461a      	mov	r2, r3
 8002516:	4603      	mov	r3, r0
 8002518:	817b      	strh	r3, [r7, #10]
 800251a:	460b      	mov	r3, r1
 800251c:	813b      	strh	r3, [r7, #8]
 800251e:	4613      	mov	r3, r2
 8002520:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002522:	f7fe ff43 	bl	80013ac <HAL_GetTick>
 8002526:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b20      	cmp	r3, #32
 8002532:	f040 80d9 	bne.w	80026e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2319      	movs	r3, #25
 800253c:	2201      	movs	r2, #1
 800253e:	496d      	ldr	r1, [pc, #436]	@ (80026f4 <HAL_I2C_Mem_Write+0x1ec>)
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 fc8b 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800254c:	2302      	movs	r3, #2
 800254e:	e0cc      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_I2C_Mem_Write+0x56>
 800255a:	2302      	movs	r3, #2
 800255c:	e0c5      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b01      	cmp	r3, #1
 8002572:	d007      	beq.n	8002584 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0201 	orr.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002592:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2221      	movs	r2, #33	@ 0x21
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2240      	movs	r2, #64	@ 0x40
 80025a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80025b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4a4d      	ldr	r2, [pc, #308]	@ (80026f8 <HAL_I2C_Mem_Write+0x1f0>)
 80025c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025c6:	88f8      	ldrh	r0, [r7, #6]
 80025c8:	893a      	ldrh	r2, [r7, #8]
 80025ca:	8979      	ldrh	r1, [r7, #10]
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	9301      	str	r3, [sp, #4]
 80025d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	4603      	mov	r3, r0
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fac2 	bl	8002b60 <I2C_RequestMemoryWrite>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d052      	beq.n	8002688 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e081      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 fd50 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00d      	beq.n	8002612 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d107      	bne.n	800260e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800260c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e06b      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002616:	781a      	ldrb	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	1c5a      	adds	r2, r3, #1
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262c:	3b01      	subs	r3, #1
 800262e:	b29a      	uxth	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002638:	b29b      	uxth	r3, r3
 800263a:	3b01      	subs	r3, #1
 800263c:	b29a      	uxth	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b04      	cmp	r3, #4
 800264e:	d11b      	bne.n	8002688 <HAL_I2C_Mem_Write+0x180>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002654:	2b00      	cmp	r3, #0
 8002656:	d017      	beq.n	8002688 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	781a      	ldrb	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002668:	1c5a      	adds	r2, r3, #1
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800267e:	b29b      	uxth	r3, r3
 8002680:	3b01      	subs	r3, #1
 8002682:	b29a      	uxth	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1aa      	bne.n	80025e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fd43 	bl	8003120 <I2C_WaitOnBTFFlagUntilTimeout>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00d      	beq.n	80026bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d107      	bne.n	80026b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e016      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	e000      	b.n	80026ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
  }
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3718      	adds	r7, #24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	00100002 	.word	0x00100002
 80026f8:	ffff0000 	.word	0xffff0000

080026fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08c      	sub	sp, #48	@ 0x30
 8002700:	af02      	add	r7, sp, #8
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	4608      	mov	r0, r1
 8002706:	4611      	mov	r1, r2
 8002708:	461a      	mov	r2, r3
 800270a:	4603      	mov	r3, r0
 800270c:	817b      	strh	r3, [r7, #10]
 800270e:	460b      	mov	r3, r1
 8002710:	813b      	strh	r3, [r7, #8]
 8002712:	4613      	mov	r3, r2
 8002714:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002716:	f7fe fe49 	bl	80013ac <HAL_GetTick>
 800271a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b20      	cmp	r3, #32
 8002726:	f040 8214 	bne.w	8002b52 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2319      	movs	r3, #25
 8002730:	2201      	movs	r2, #1
 8002732:	497b      	ldr	r1, [pc, #492]	@ (8002920 <HAL_I2C_Mem_Read+0x224>)
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f000 fb91 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002740:	2302      	movs	r3, #2
 8002742:	e207      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_I2C_Mem_Read+0x56>
 800274e:	2302      	movs	r3, #2
 8002750:	e200      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d007      	beq.n	8002778 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002786:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2222      	movs	r2, #34	@ 0x22
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2240      	movs	r2, #64	@ 0x40
 8002794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80027a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4a5b      	ldr	r2, [pc, #364]	@ (8002924 <HAL_I2C_Mem_Read+0x228>)
 80027b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027ba:	88f8      	ldrh	r0, [r7, #6]
 80027bc:	893a      	ldrh	r2, [r7, #8]
 80027be:	8979      	ldrh	r1, [r7, #10]
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	4603      	mov	r3, r0
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fa5e 	bl	8002c8c <I2C_RequestMemoryRead>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e1bc      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d113      	bne.n	800280a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695b      	ldr	r3, [r3, #20]
 80027ec:	623b      	str	r3, [r7, #32]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	623b      	str	r3, [r7, #32]
 80027f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	e190      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800280e:	2b01      	cmp	r3, #1
 8002810:	d11b      	bne.n	800284a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002820:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	61fb      	str	r3, [r7, #28]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	e170      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800284e:	2b02      	cmp	r3, #2
 8002850:	d11b      	bne.n	800288a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002860:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002870:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	61bb      	str	r3, [r7, #24]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	e150      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800288a:	2300      	movs	r3, #0
 800288c:	617b      	str	r3, [r7, #20]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80028a0:	e144      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	f200 80f1 	bhi.w	8002a8e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d123      	bne.n	80028fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 fc79 	bl	80031b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e145      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	691a      	ldr	r2, [r3, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028fa:	e117      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002900:	2b02      	cmp	r3, #2
 8002902:	d14e      	bne.n	80029a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800290a:	2200      	movs	r2, #0
 800290c:	4906      	ldr	r1, [pc, #24]	@ (8002928 <HAL_I2C_Mem_Read+0x22c>)
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 faa4 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e11a      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
 800291e:	bf00      	nop
 8002920:	00100002 	.word	0x00100002
 8002924:	ffff0000 	.word	0xffff0000
 8002928:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294e:	1c5a      	adds	r2, r3, #1
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002964:	b29b      	uxth	r3, r3
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800298a:	3b01      	subs	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002996:	b29b      	uxth	r3, r3
 8002998:	3b01      	subs	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029a0:	e0c4      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	9300      	str	r3, [sp, #0]
 80029a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a8:	2200      	movs	r2, #0
 80029aa:	496c      	ldr	r1, [pc, #432]	@ (8002b5c <HAL_I2C_Mem_Read+0x460>)
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 fa55 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0cb      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	691a      	ldr	r2, [r3, #16]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d6:	b2d2      	uxtb	r2, r2
 80029d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	3b01      	subs	r3, #1
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a04:	2200      	movs	r2, #0
 8002a06:	4955      	ldr	r1, [pc, #340]	@ (8002b5c <HAL_I2C_Mem_Read+0x460>)
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 fa27 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e09d      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	691a      	ldr	r2, [r3, #16]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3a:	1c5a      	adds	r2, r3, #1
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a8c:	e04e      	b.n	8002b2c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fb8c 	bl	80031b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e058      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	2b04      	cmp	r3, #4
 8002ae0:	d124      	bne.n	8002b2c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d107      	bne.n	8002afa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	691a      	ldr	r2, [r3, #16]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	3b01      	subs	r3, #1
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f47f aeb6 	bne.w	80028a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e000      	b.n	8002b54 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
  }
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3728      	adds	r7, #40	@ 0x28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	00010004 	.word	0x00010004

08002b60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b088      	sub	sp, #32
 8002b64:	af02      	add	r7, sp, #8
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	4608      	mov	r0, r1
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4603      	mov	r3, r0
 8002b70:	817b      	strh	r3, [r7, #10]
 8002b72:	460b      	mov	r3, r1
 8002b74:	813b      	strh	r3, [r7, #8]
 8002b76:	4613      	mov	r3, r2
 8002b78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 f960 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00d      	beq.n	8002bbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bb0:	d103      	bne.n	8002bba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e05f      	b.n	8002c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bbe:	897b      	ldrh	r3, [r7, #10]
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bcc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	6a3a      	ldr	r2, [r7, #32]
 8002bd2:	492d      	ldr	r1, [pc, #180]	@ (8002c88 <I2C_RequestMemoryWrite+0x128>)
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 f9bb 	bl	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e04c      	b.n	8002c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002be4:	2300      	movs	r3, #0
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bfc:	6a39      	ldr	r1, [r7, #32]
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fa46 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00d      	beq.n	8002c26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d107      	bne.n	8002c22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e02b      	b.n	8002c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d105      	bne.n	8002c38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c2c:	893b      	ldrh	r3, [r7, #8]
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	611a      	str	r2, [r3, #16]
 8002c36:	e021      	b.n	8002c7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c38:	893b      	ldrh	r3, [r7, #8]
 8002c3a:	0a1b      	lsrs	r3, r3, #8
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c48:	6a39      	ldr	r1, [r7, #32]
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 fa20 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00d      	beq.n	8002c72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d107      	bne.n	8002c6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e005      	b.n	8002c7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c72:	893b      	ldrh	r3, [r7, #8]
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	00010002 	.word	0x00010002

08002c8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	4608      	mov	r0, r1
 8002c96:	4611      	mov	r1, r2
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	817b      	strh	r3, [r7, #10]
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	813b      	strh	r3, [r7, #8]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002cb4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 f8c2 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00d      	beq.n	8002cfa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cec:	d103      	bne.n	8002cf6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cf4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e0aa      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cfa:	897b      	ldrh	r3, [r7, #10]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	6a3a      	ldr	r2, [r7, #32]
 8002d0e:	4952      	ldr	r1, [pc, #328]	@ (8002e58 <I2C_RequestMemoryRead+0x1cc>)
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 f91d 	bl	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e097      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d38:	6a39      	ldr	r1, [r7, #32]
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 f9a8 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00d      	beq.n	8002d62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d107      	bne.n	8002d5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e076      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d62:	88fb      	ldrh	r3, [r7, #6]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d68:	893b      	ldrh	r3, [r7, #8]
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	611a      	str	r2, [r3, #16]
 8002d72:	e021      	b.n	8002db8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d74:	893b      	ldrh	r3, [r7, #8]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	b2da      	uxtb	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d84:	6a39      	ldr	r1, [r7, #32]
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f000 f982 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00d      	beq.n	8002dae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d96:	2b04      	cmp	r3, #4
 8002d98:	d107      	bne.n	8002daa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e050      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002dae:	893b      	ldrh	r3, [r7, #8]
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dba:	6a39      	ldr	r1, [r7, #32]
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 f967 	bl	8003090 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00d      	beq.n	8002de4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d107      	bne.n	8002de0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dde:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e035      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002df2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f82b 	bl	8002e5c <I2C_WaitOnFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e1a:	d103      	bne.n	8002e24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e013      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e28:	897b      	ldrh	r3, [r7, #10]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3a:	6a3a      	ldr	r2, [r7, #32]
 8002e3c:	4906      	ldr	r1, [pc, #24]	@ (8002e58 <I2C_RequestMemoryRead+0x1cc>)
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f886 	bl	8002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	00010002 	.word	0x00010002

08002e5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e6c:	e048      	b.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d044      	beq.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e76:	f7fe fa99 	bl	80013ac <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d302      	bcc.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d139      	bne.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	0c1b      	lsrs	r3, r3, #16
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10d      	bne.n	8002eb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	43da      	mvns	r2, r3
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	bf0c      	ite	eq
 8002ea8:	2301      	moveq	r3, #1
 8002eaa:	2300      	movne	r3, #0
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	461a      	mov	r2, r3
 8002eb0:	e00c      	b.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0x70>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	43da      	mvns	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	461a      	mov	r2, r3
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d116      	bne.n	8002f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	f043 0220 	orr.w	r2, r3, #32
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e023      	b.n	8002f48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	0c1b      	lsrs	r3, r3, #16
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10d      	bne.n	8002f26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	43da      	mvns	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	4013      	ands	r3, r2
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf0c      	ite	eq
 8002f1c:	2301      	moveq	r3, #1
 8002f1e:	2300      	movne	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	461a      	mov	r2, r3
 8002f24:	e00c      	b.n	8002f40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	43da      	mvns	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	4013      	ands	r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	461a      	mov	r2, r3
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d093      	beq.n	8002e6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f5e:	e071      	b.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6e:	d123      	bne.n	8002fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	f043 0204 	orr.w	r2, r3, #4
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e067      	b.n	8003088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fbe:	d041      	beq.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc0:	f7fe f9f4 	bl	80013ac <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d302      	bcc.n	8002fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d136      	bne.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d10c      	bne.n	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4013      	ands	r3, r2
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	bf14      	ite	ne
 8002ff2:	2301      	movne	r3, #1
 8002ff4:	2300      	moveq	r3, #0
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	e00b      	b.n	8003012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	43da      	mvns	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	4013      	ands	r3, r2
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf14      	ite	ne
 800300c:	2301      	movne	r3, #1
 800300e:	2300      	moveq	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d016      	beq.n	8003044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	f043 0220 	orr.w	r2, r3, #32
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e021      	b.n	8003088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	0c1b      	lsrs	r3, r3, #16
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b01      	cmp	r3, #1
 800304c:	d10c      	bne.n	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	43da      	mvns	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	4013      	ands	r3, r2
 800305a:	b29b      	uxth	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	bf14      	ite	ne
 8003060:	2301      	movne	r3, #1
 8003062:	2300      	moveq	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	e00b      	b.n	8003080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	4013      	ands	r3, r2
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	bf14      	ite	ne
 800307a:	2301      	movne	r3, #1
 800307c:	2300      	moveq	r3, #0
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	f47f af6d 	bne.w	8002f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800309c:	e034      	b.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 f8e3 	bl	800326a <I2C_IsAcknowledgeFailed>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e034      	b.n	8003118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d028      	beq.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	f7fe f979 	bl	80013ac <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d302      	bcc.n	80030cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d11d      	bne.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d6:	2b80      	cmp	r3, #128	@ 0x80
 80030d8:	d016      	beq.n	8003108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f4:	f043 0220 	orr.w	r2, r3, #32
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e007      	b.n	8003118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003112:	2b80      	cmp	r3, #128	@ 0x80
 8003114:	d1c3      	bne.n	800309e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800312c:	e034      	b.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f89b 	bl	800326a <I2C_IsAcknowledgeFailed>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e034      	b.n	80031a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003144:	d028      	beq.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003146:	f7fe f931 	bl	80013ac <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	429a      	cmp	r2, r3
 8003154:	d302      	bcc.n	800315c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d11d      	bne.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	2b04      	cmp	r3, #4
 8003168:	d016      	beq.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e007      	b.n	80031a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f003 0304 	and.w	r3, r3, #4
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d1c3      	bne.n	800312e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031bc:	e049      	b.n	8003252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b10      	cmp	r3, #16
 80031ca:	d119      	bne.n	8003200 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f06f 0210 	mvn.w	r2, #16
 80031d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e030      	b.n	8003262 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003200:	f7fe f8d4 	bl	80013ac <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	429a      	cmp	r2, r3
 800320e:	d302      	bcc.n	8003216 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d11d      	bne.n	8003252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003220:	2b40      	cmp	r3, #64	@ 0x40
 8003222:	d016      	beq.n	8003252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f043 0220 	orr.w	r2, r3, #32
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e007      	b.n	8003262 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325c:	2b40      	cmp	r3, #64	@ 0x40
 800325e:	d1ae      	bne.n	80031be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800327c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003280:	d11b      	bne.n	80032ba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800328a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	f043 0204 	orr.w	r2, r3, #4
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b086      	sub	sp, #24
 80032ca:	af02      	add	r7, sp, #8
 80032cc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e101      	b.n	80034dc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fd feb4 	bl	8001060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2203      	movs	r2, #3
 80032fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003306:	d102      	bne.n	800330e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f001 f859 	bl	80043ca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	7c1a      	ldrb	r2, [r3, #16]
 8003320:	f88d 2000 	strb.w	r2, [sp]
 8003324:	3304      	adds	r3, #4
 8003326:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003328:	f000 fff6 	bl	8004318 <USB_CoreInit>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2202      	movs	r2, #2
 8003336:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e0ce      	b.n	80034dc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2100      	movs	r1, #0
 8003344:	4618      	mov	r0, r3
 8003346:	f001 f850 	bl	80043ea <USB_SetCurrentMode>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d005      	beq.n	800335c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2202      	movs	r2, #2
 8003354:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0bf      	b.n	80034dc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800335c:	2300      	movs	r3, #0
 800335e:	73fb      	strb	r3, [r7, #15]
 8003360:	e04a      	b.n	80033f8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003362:	7bfa      	ldrb	r2, [r7, #15]
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	4613      	mov	r3, r2
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4413      	add	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	440b      	add	r3, r1
 8003370:	3315      	adds	r3, #21
 8003372:	2201      	movs	r2, #1
 8003374:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003376:	7bfa      	ldrb	r2, [r7, #15]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	3314      	adds	r3, #20
 8003386:	7bfa      	ldrb	r2, [r7, #15]
 8003388:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800338a:	7bfa      	ldrb	r2, [r7, #15]
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	b298      	uxth	r0, r3
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	4413      	add	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	332e      	adds	r3, #46	@ 0x2e
 800339e:	4602      	mov	r2, r0
 80033a0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033a2:	7bfa      	ldrb	r2, [r7, #15]
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	4613      	mov	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	3318      	adds	r3, #24
 80033b2:	2200      	movs	r2, #0
 80033b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80033b6:	7bfa      	ldrb	r2, [r7, #15]
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	331c      	adds	r3, #28
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80033ca:	7bfa      	ldrb	r2, [r7, #15]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	3320      	adds	r3, #32
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80033de:	7bfa      	ldrb	r2, [r7, #15]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	4413      	add	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	3324      	adds	r3, #36	@ 0x24
 80033ee:	2200      	movs	r2, #0
 80033f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f2:	7bfb      	ldrb	r3, [r7, #15]
 80033f4:	3301      	adds	r3, #1
 80033f6:	73fb      	strb	r3, [r7, #15]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	791b      	ldrb	r3, [r3, #4]
 80033fc:	7bfa      	ldrb	r2, [r7, #15]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d3af      	bcc.n	8003362 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003402:	2300      	movs	r3, #0
 8003404:	73fb      	strb	r3, [r7, #15]
 8003406:	e044      	b.n	8003492 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003408:	7bfa      	ldrb	r2, [r7, #15]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800341e:	7bfa      	ldrb	r2, [r7, #15]
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4613      	mov	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003430:	7bfa      	ldrb	r2, [r7, #15]
 8003432:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003434:	7bfa      	ldrb	r2, [r7, #15]
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800344a:	7bfa      	ldrb	r2, [r7, #15]
 800344c:	6879      	ldr	r1, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	4413      	add	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	440b      	add	r3, r1
 8003458:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003460:	7bfa      	ldrb	r2, [r7, #15]
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003476:	7bfa      	ldrb	r2, [r7, #15]
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	3301      	adds	r3, #1
 8003490:	73fb      	strb	r3, [r7, #15]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	791b      	ldrb	r3, [r3, #4]
 8003496:	7bfa      	ldrb	r2, [r7, #15]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3b5      	bcc.n	8003408 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6818      	ldr	r0, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	7c1a      	ldrb	r2, [r3, #16]
 80034a4:	f88d 2000 	strb.w	r2, [sp]
 80034a8:	3304      	adds	r3, #4
 80034aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034ac:	f000 ffea 	bl	8004484 <USB_DevInit>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d005      	beq.n	80034c2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2202      	movs	r2, #2
 80034ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e00c      	b.n	80034dc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f001 f9af 	bl	8004838 <USB_DevDisconnect>

  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08a      	sub	sp, #40	@ 0x28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e23b      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d050      	beq.n	80035a4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003502:	4b9e      	ldr	r3, [pc, #632]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
 800350a:	2b04      	cmp	r3, #4
 800350c:	d00c      	beq.n	8003528 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800350e:	4b9b      	ldr	r3, [pc, #620]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003516:	2b08      	cmp	r3, #8
 8003518:	d112      	bne.n	8003540 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800351a:	4b98      	ldr	r3, [pc, #608]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003522:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003526:	d10b      	bne.n	8003540 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003528:	4b94      	ldr	r3, [pc, #592]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d036      	beq.n	80035a2 <HAL_RCC_OscConfig+0xbe>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d132      	bne.n	80035a2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e216      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	4b8e      	ldr	r3, [pc, #568]	@ (8003780 <HAL_RCC_OscConfig+0x29c>)
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d013      	beq.n	800357a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003552:	f7fd ff2b 	bl	80013ac <HAL_GetTick>
 8003556:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800355a:	f7fd ff27 	bl	80013ac <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b64      	cmp	r3, #100	@ 0x64
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e200      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800356c:	4b83      	ldr	r3, [pc, #524]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x76>
 8003578:	e014      	b.n	80035a4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fd ff17 	bl	80013ac <HAL_GetTick>
 800357e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003582:	f7fd ff13 	bl	80013ac <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b64      	cmp	r3, #100	@ 0x64
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e1ec      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003594:	4b79      	ldr	r3, [pc, #484]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f0      	bne.n	8003582 <HAL_RCC_OscConfig+0x9e>
 80035a0:	e000      	b.n	80035a4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d077      	beq.n	80036a0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035b0:	4b72      	ldr	r3, [pc, #456]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 030c 	and.w	r3, r3, #12
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00b      	beq.n	80035d4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035bc:	4b6f      	ldr	r3, [pc, #444]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d126      	bne.n	8003616 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035c8:	4b6c      	ldr	r3, [pc, #432]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d120      	bne.n	8003616 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035d4:	4b69      	ldr	r3, [pc, #420]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <HAL_RCC_OscConfig+0x108>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d001      	beq.n	80035ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e1c0      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ec:	4b63      	ldr	r3, [pc, #396]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	21f8      	movs	r1, #248	@ 0xf8
 80035fa:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fc:	68f9      	ldr	r1, [r7, #12]
 80035fe:	fa91 f1a1 	rbit	r1, r1
 8003602:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003604:	6939      	ldr	r1, [r7, #16]
 8003606:	fab1 f181 	clz	r1, r1
 800360a:	b2c9      	uxtb	r1, r1
 800360c:	408b      	lsls	r3, r1
 800360e:	495b      	ldr	r1, [pc, #364]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003610:	4313      	orrs	r3, r2
 8003612:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003614:	e044      	b.n	80036a0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d02a      	beq.n	8003674 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800361e:	4b59      	ldr	r3, [pc, #356]	@ (8003784 <HAL_RCC_OscConfig+0x2a0>)
 8003620:	2201      	movs	r2, #1
 8003622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003624:	f7fd fec2 	bl	80013ac <HAL_GetTick>
 8003628:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800362c:	f7fd febe 	bl	80013ac <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e197      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800363e:	4b4f      	ldr	r3, [pc, #316]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800364a:	4b4c      	ldr	r3, [pc, #304]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	21f8      	movs	r1, #248	@ 0xf8
 8003658:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365a:	6979      	ldr	r1, [r7, #20]
 800365c:	fa91 f1a1 	rbit	r1, r1
 8003660:	61b9      	str	r1, [r7, #24]
  return result;
 8003662:	69b9      	ldr	r1, [r7, #24]
 8003664:	fab1 f181 	clz	r1, r1
 8003668:	b2c9      	uxtb	r1, r1
 800366a:	408b      	lsls	r3, r1
 800366c:	4943      	ldr	r1, [pc, #268]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 800366e:	4313      	orrs	r3, r2
 8003670:	600b      	str	r3, [r1, #0]
 8003672:	e015      	b.n	80036a0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003674:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <HAL_RCC_OscConfig+0x2a0>)
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367a:	f7fd fe97 	bl	80013ac <HAL_GetTick>
 800367e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003682:	f7fd fe93 	bl	80013ac <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	6a3b      	ldr	r3, [r7, #32]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e16c      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003694:	4b39      	ldr	r3, [pc, #228]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1f0      	bne.n	8003682 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d030      	beq.n	800370e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d016      	beq.n	80036e2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b4:	4b34      	ldr	r3, [pc, #208]	@ (8003788 <HAL_RCC_OscConfig+0x2a4>)
 80036b6:	2201      	movs	r2, #1
 80036b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ba:	f7fd fe77 	bl	80013ac <HAL_GetTick>
 80036be:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036c2:	f7fd fe73 	bl	80013ac <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e14c      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d4:	4b29      	ldr	r3, [pc, #164]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 80036d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0f0      	beq.n	80036c2 <HAL_RCC_OscConfig+0x1de>
 80036e0:	e015      	b.n	800370e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e2:	4b29      	ldr	r3, [pc, #164]	@ (8003788 <HAL_RCC_OscConfig+0x2a4>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e8:	f7fd fe60 	bl	80013ac <HAL_GetTick>
 80036ec:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036f0:	f7fd fe5c 	bl	80013ac <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e135      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003702:	4b1e      	ldr	r3, [pc, #120]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f0      	bne.n	80036f0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8087 	beq.w	800382a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 800371c:	2300      	movs	r3, #0
 800371e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003722:	4b16      	ldr	r3, [pc, #88]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d110      	bne.n	8003750 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800372e:	2300      	movs	r3, #0
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	4b12      	ldr	r3, [pc, #72]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003736:	4a11      	ldr	r2, [pc, #68]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800373c:	6413      	str	r3, [r2, #64]	@ 0x40
 800373e:	4b0f      	ldr	r3, [pc, #60]	@ (800377c <HAL_RCC_OscConfig+0x298>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374a:	2301      	movs	r3, #1
 800374c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003750:	4b0e      	ldr	r3, [pc, #56]	@ (800378c <HAL_RCC_OscConfig+0x2a8>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a0d      	ldr	r2, [pc, #52]	@ (800378c <HAL_RCC_OscConfig+0x2a8>)
 8003756:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800375a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375c:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <HAL_RCC_OscConfig+0x2a8>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003764:	2b00      	cmp	r3, #0
 8003766:	d122      	bne.n	80037ae <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003768:	4b08      	ldr	r3, [pc, #32]	@ (800378c <HAL_RCC_OscConfig+0x2a8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a07      	ldr	r2, [pc, #28]	@ (800378c <HAL_RCC_OscConfig+0x2a8>)
 800376e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003772:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003774:	f7fd fe1a 	bl	80013ac <HAL_GetTick>
 8003778:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377a:	e012      	b.n	80037a2 <HAL_RCC_OscConfig+0x2be>
 800377c:	40023800 	.word	0x40023800
 8003780:	40023802 	.word	0x40023802
 8003784:	42470000 	.word	0x42470000
 8003788:	42470e80 	.word	0x42470e80
 800378c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003790:	f7fd fe0c 	bl	80013ac <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	6a3b      	ldr	r3, [r7, #32]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e0e5      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a2:	4b75      	ldr	r3, [pc, #468]	@ (8003978 <HAL_RCC_OscConfig+0x494>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0f0      	beq.n	8003790 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	4b72      	ldr	r3, [pc, #456]	@ (800397c <HAL_RCC_OscConfig+0x498>)
 80037b4:	b2d2      	uxtb	r2, r2
 80037b6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d015      	beq.n	80037ec <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c0:	f7fd fdf4 	bl	80013ac <HAL_GetTick>
 80037c4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c6:	e00a      	b.n	80037de <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037c8:	f7fd fdf0 	bl	80013ac <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e0c7      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037de:	4b68      	ldr	r3, [pc, #416]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 80037e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0ee      	beq.n	80037c8 <HAL_RCC_OscConfig+0x2e4>
 80037ea:	e014      	b.n	8003816 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ec:	f7fd fdde 	bl	80013ac <HAL_GetTick>
 80037f0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f2:	e00a      	b.n	800380a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037f4:	f7fd fdda 	bl	80013ac <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003802:	4293      	cmp	r3, r2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e0b1      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800380a:	4b5d      	ldr	r3, [pc, #372]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 800380c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1ee      	bne.n	80037f4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003816:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800381a:	2b01      	cmp	r3, #1
 800381c:	d105      	bne.n	800382a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800381e:	4b58      	ldr	r3, [pc, #352]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	4a57      	ldr	r2, [pc, #348]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 8003824:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003828:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 809c 	beq.w	800396c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003834:	4b52      	ldr	r3, [pc, #328]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d061      	beq.n	8003904 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d146      	bne.n	80038d6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003848:	4b4e      	ldr	r3, [pc, #312]	@ (8003984 <HAL_RCC_OscConfig+0x4a0>)
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384e:	f7fd fdad 	bl	80013ac <HAL_GetTick>
 8003852:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003856:	f7fd fda9 	bl	80013ac <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b64      	cmp	r3, #100	@ 0x64
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e082      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003868:	4b45      	ldr	r3, [pc, #276]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1f0      	bne.n	8003856 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003874:	4b42      	ldr	r3, [pc, #264]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	4b43      	ldr	r3, [pc, #268]	@ (8003988 <HAL_RCC_OscConfig+0x4a4>)
 800387a:	4013      	ands	r3, r2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	69d1      	ldr	r1, [r2, #28]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6a12      	ldr	r2, [r2, #32]
 8003884:	4311      	orrs	r1, r2
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800388a:	0192      	lsls	r2, r2, #6
 800388c:	4311      	orrs	r1, r2
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003892:	0612      	lsls	r2, r2, #24
 8003894:	4311      	orrs	r1, r2
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800389a:	0852      	lsrs	r2, r2, #1
 800389c:	3a01      	subs	r2, #1
 800389e:	0412      	lsls	r2, r2, #16
 80038a0:	430a      	orrs	r2, r1
 80038a2:	4937      	ldr	r1, [pc, #220]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a8:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <HAL_RCC_OscConfig+0x4a0>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ae:	f7fd fd7d 	bl	80013ac <HAL_GetTick>
 80038b2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b4:	e008      	b.n	80038c8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b6:	f7fd fd79 	bl	80013ac <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	6a3b      	ldr	r3, [r7, #32]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b64      	cmp	r3, #100	@ 0x64
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e052      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0f0      	beq.n	80038b6 <HAL_RCC_OscConfig+0x3d2>
 80038d4:	e04a      	b.n	800396c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d6:	4b2b      	ldr	r3, [pc, #172]	@ (8003984 <HAL_RCC_OscConfig+0x4a0>)
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7fd fd66 	bl	80013ac <HAL_GetTick>
 80038e0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e4:	f7fd fd62 	bl	80013ac <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b64      	cmp	r3, #100	@ 0x64
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e03b      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038f6:	4b22      	ldr	r3, [pc, #136]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x400>
 8003902:	e033      	b.n	800396c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e02e      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8003910:	4b1b      	ldr	r3, [pc, #108]	@ (8003980 <HAL_RCC_OscConfig+0x49c>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	429a      	cmp	r2, r3
 8003922:	d121      	bne.n	8003968 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392e:	429a      	cmp	r2, r3
 8003930:	d11a      	bne.n	8003968 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003938:	4013      	ands	r3, r2
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800393e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003940:	4293      	cmp	r3, r2
 8003942:	d111      	bne.n	8003968 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	085b      	lsrs	r3, r3, #1
 8003950:	3b01      	subs	r3, #1
 8003952:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003954:	429a      	cmp	r2, r3
 8003956:	d107      	bne.n	8003968 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e000      	b.n	800396e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3728      	adds	r7, #40	@ 0x28
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40007000 	.word	0x40007000
 800397c:	40023870 	.word	0x40023870
 8003980:	40023800 	.word	0x40023800
 8003984:	42470060 	.word	0x42470060
 8003988:	f0bc8000 	.word	0xf0bc8000

0800398c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e0d2      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 030f 	and.w	r3, r3, #15
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d90c      	bls.n	80039c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ae:	4b68      	ldr	r3, [pc, #416]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b6:	4b66      	ldr	r3, [pc, #408]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0be      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d020      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039e0:	4b5c      	ldr	r3, [pc, #368]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	4a5b      	ldr	r2, [pc, #364]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 80039e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80039f8:	4b56      	ldr	r3, [pc, #344]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	4a55      	ldr	r2, [pc, #340]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 80039fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a04:	4b53      	ldr	r3, [pc, #332]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	4950      	ldr	r1, [pc, #320]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d040      	beq.n	8003aa4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d115      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e085      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a42:	4b44      	ldr	r3, [pc, #272]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e079      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a52:	4b40      	ldr	r3, [pc, #256]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e071      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a62:	4b3c      	ldr	r3, [pc, #240]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f023 0203 	bic.w	r2, r3, #3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	4939      	ldr	r1, [pc, #228]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a74:	f7fd fc9a 	bl	80013ac <HAL_GetTick>
 8003a78:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a7c:	f7fd fc96 	bl	80013ac <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e059      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a92:	4b30      	ldr	r3, [pc, #192]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 020c 	and.w	r2, r3, #12
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d1eb      	bne.n	8003a7c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d20c      	bcs.n	8003acc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b27      	ldr	r3, [pc, #156]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aba:	4b25      	ldr	r3, [pc, #148]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c4>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d001      	beq.n	8003acc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e03c      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	491b      	ldr	r1, [pc, #108]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003af6:	4b17      	ldr	r3, [pc, #92]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	4913      	ldr	r1, [pc, #76]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003b0a:	f000 f82b 	bl	8003b64 <HAL_RCC_GetSysClockFreq>
 8003b0e:	4601      	mov	r1, r0
 8003b10:	4b10      	ldr	r3, [pc, #64]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c8>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b18:	22f0      	movs	r2, #240	@ 0xf0
 8003b1a:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	fa92 f2a2 	rbit	r2, r2
 8003b22:	613a      	str	r2, [r7, #16]
  return result;
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	fab2 f282 	clz	r2, r2
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	40d3      	lsrs	r3, r2
 8003b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b58 <HAL_RCC_ClockConfig+0x1cc>)
 8003b30:	5cd3      	ldrb	r3, [r2, r3]
 8003b32:	fa21 f303 	lsr.w	r3, r1, r3
 8003b36:	4a09      	ldr	r2, [pc, #36]	@ (8003b5c <HAL_RCC_ClockConfig+0x1d0>)
 8003b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b3a:	4b09      	ldr	r3, [pc, #36]	@ (8003b60 <HAL_RCC_ClockConfig+0x1d4>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd fbf2 	bl	8001328 <HAL_InitTick>

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40023c00 	.word	0x40023c00
 8003b54:	40023800 	.word	0x40023800
 8003b58:	080057d4 	.word	0x080057d4
 8003b5c:	20000000 	.word	0x20000000
 8003b60:	20000004 	.word	0x20000004

08003b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b68:	b094      	sub	sp, #80	@ 0x50
 8003b6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b70:	2300      	movs	r3, #0
 8003b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b74:	2300      	movs	r3, #0
 8003b76:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b7c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 030c 	and.w	r3, r3, #12
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d00d      	beq.n	8003ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	f200 80e7 	bhi.w	8003d5c <HAL_RCC_GetSysClockFreq+0x1f8>
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d002      	beq.n	8003b98 <HAL_RCC_GetSysClockFreq+0x34>
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d003      	beq.n	8003b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8003b96:	e0e1      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b98:	4b76      	ldr	r3, [pc, #472]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x210>)
 8003b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003b9c:	e0e1      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b9e:	4b76      	ldr	r3, [pc, #472]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x214>)
 8003ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba2:	e0de      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ba4:	4b72      	ldr	r3, [pc, #456]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bac:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bae:	4b70      	ldr	r3, [pc, #448]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d065      	beq.n	8003c86 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bba:	4b6d      	ldr	r3, [pc, #436]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	099b      	lsrs	r3, r3, #6
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bc4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bce:	2300      	movs	r3, #0
 8003bd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bd2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003bd6:	4622      	mov	r2, r4
 8003bd8:	462b      	mov	r3, r5
 8003bda:	f04f 0000 	mov.w	r0, #0
 8003bde:	f04f 0100 	mov.w	r1, #0
 8003be2:	0159      	lsls	r1, r3, #5
 8003be4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be8:	0150      	lsls	r0, r2, #5
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4621      	mov	r1, r4
 8003bf0:	1a51      	subs	r1, r2, r1
 8003bf2:	6139      	str	r1, [r7, #16]
 8003bf4:	4629      	mov	r1, r5
 8003bf6:	eb63 0301 	sbc.w	r3, r3, r1
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c08:	4659      	mov	r1, fp
 8003c0a:	018b      	lsls	r3, r1, #6
 8003c0c:	4651      	mov	r1, sl
 8003c0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c12:	4651      	mov	r1, sl
 8003c14:	018a      	lsls	r2, r1, #6
 8003c16:	46d4      	mov	ip, sl
 8003c18:	ebb2 080c 	subs.w	r8, r2, ip
 8003c1c:	4659      	mov	r1, fp
 8003c1e:	eb63 0901 	sbc.w	r9, r3, r1
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c36:	4690      	mov	r8, r2
 8003c38:	4699      	mov	r9, r3
 8003c3a:	4623      	mov	r3, r4
 8003c3c:	eb18 0303 	adds.w	r3, r8, r3
 8003c40:	60bb      	str	r3, [r7, #8]
 8003c42:	462b      	mov	r3, r5
 8003c44:	eb49 0303 	adc.w	r3, r9, r3
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	f04f 0300 	mov.w	r3, #0
 8003c52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c56:	4629      	mov	r1, r5
 8003c58:	024b      	lsls	r3, r1, #9
 8003c5a:	4620      	mov	r0, r4
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	4604      	mov	r4, r0
 8003c60:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003c64:	4601      	mov	r1, r0
 8003c66:	024a      	lsls	r2, r1, #9
 8003c68:	4610      	mov	r0, r2
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c6e:	2200      	movs	r2, #0
 8003c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c78:	f7fc faa4 	bl	80001c4 <__aeabi_uldivmod>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4613      	mov	r3, r2
 8003c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c84:	e05c      	b.n	8003d40 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c86:	4b3a      	ldr	r3, [pc, #232]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	099b      	lsrs	r3, r3, #6
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	4611      	mov	r1, r2
 8003c92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c96:	623b      	str	r3, [r7, #32]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ca0:	4642      	mov	r2, r8
 8003ca2:	464b      	mov	r3, r9
 8003ca4:	f04f 0000 	mov.w	r0, #0
 8003ca8:	f04f 0100 	mov.w	r1, #0
 8003cac:	0159      	lsls	r1, r3, #5
 8003cae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cb2:	0150      	lsls	r0, r2, #5
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	46c4      	mov	ip, r8
 8003cba:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003cbe:	4640      	mov	r0, r8
 8003cc0:	4649      	mov	r1, r9
 8003cc2:	468c      	mov	ip, r1
 8003cc4:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003cd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003cd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003cdc:	ebb2 040a 	subs.w	r4, r2, sl
 8003ce0:	eb63 050b 	sbc.w	r5, r3, fp
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	00eb      	lsls	r3, r5, #3
 8003cee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cf2:	00e2      	lsls	r2, r4, #3
 8003cf4:	4614      	mov	r4, r2
 8003cf6:	461d      	mov	r5, r3
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	18e3      	adds	r3, r4, r3
 8003cfc:	603b      	str	r3, [r7, #0]
 8003cfe:	460b      	mov	r3, r1
 8003d00:	eb45 0303 	adc.w	r3, r5, r3
 8003d04:	607b      	str	r3, [r7, #4]
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d12:	4629      	mov	r1, r5
 8003d14:	028b      	lsls	r3, r1, #10
 8003d16:	4620      	mov	r0, r4
 8003d18:	4629      	mov	r1, r5
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003d20:	4601      	mov	r1, r0
 8003d22:	028a      	lsls	r2, r1, #10
 8003d24:	4610      	mov	r0, r2
 8003d26:	4619      	mov	r1, r3
 8003d28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	61bb      	str	r3, [r7, #24]
 8003d2e:	61fa      	str	r2, [r7, #28]
 8003d30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d34:	f7fc fa46 	bl	80001c4 <__aeabi_uldivmod>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d40:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	0c1b      	lsrs	r3, r3, #16
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003d50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d5a:	e002      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d5c:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x210>)
 8003d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3750      	adds	r7, #80	@ 0x50
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	00f42400 	.word	0x00f42400
 8003d78:	007a1200 	.word	0x007a1200

08003d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d80:	4b02      	ldr	r3, [pc, #8]	@ (8003d8c <HAL_RCC_GetHCLKFreq+0x10>)
 8003d82:	681b      	ldr	r3, [r3, #0]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr
 8003d8c:	20000000 	.word	0x20000000

08003d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003d96:	f7ff fff1 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003d9a:	4601      	mov	r1, r0
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003da4:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8003da8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	fa92 f2a2 	rbit	r2, r2
 8003db0:	603a      	str	r2, [r7, #0]
  return result;
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	fab2 f282 	clz	r2, r2
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	40d3      	lsrs	r3, r2
 8003dbc:	4a04      	ldr	r2, [pc, #16]	@ (8003dd0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003dbe:	5cd3      	ldrb	r3, [r2, r3]
 8003dc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	080057e4 	.word	0x080057e4

08003dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003dda:	f7ff ffcf 	bl	8003d7c <HAL_RCC_GetHCLKFreq>
 8003dde:	4601      	mov	r1, r0
 8003de0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e10 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003de8:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003dec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	fa92 f2a2 	rbit	r2, r2
 8003df4:	603a      	str	r2, [r7, #0]
  return result;
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	fab2 f282 	clz	r2, r2
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	40d3      	lsrs	r3, r2
 8003e00:	4a04      	ldr	r2, [pc, #16]	@ (8003e14 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e02:	5cd3      	ldrb	r3, [r2, r3]
 8003e04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40023800 	.word	0x40023800
 8003e14:	080057e4 	.word	0x080057e4

08003e18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e042      	b.n	8003eb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d106      	bne.n	8003e44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fd f8c6 	bl	8000fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2224      	movs	r2, #36	@ 0x24
 8003e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68da      	ldr	r2, [r3, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f971 	bl	8004144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691a      	ldr	r2, [r3, #16]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695a      	ldr	r2, [r3, #20]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b08a      	sub	sp, #40	@ 0x28
 8003ebc:	af02      	add	r7, sp, #8
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d175      	bne.n	8003fc4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_UART_Transmit+0x2c>
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d101      	bne.n	8003ee8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e06e      	b.n	8003fc6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2221      	movs	r2, #33	@ 0x21
 8003ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ef6:	f7fd fa59 	bl	80013ac <HAL_GetTick>
 8003efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	88fa      	ldrh	r2, [r7, #6]
 8003f00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	88fa      	ldrh	r2, [r7, #6]
 8003f06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f10:	d108      	bne.n	8003f24 <HAL_UART_Transmit+0x6c>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d104      	bne.n	8003f24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	61bb      	str	r3, [r7, #24]
 8003f22:	e003      	b.n	8003f2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f2c:	e02e      	b.n	8003f8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	2180      	movs	r1, #128	@ 0x80
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f848 	bl	8003fce <UART_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e03a      	b.n	8003fc6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10b      	bne.n	8003f6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	3302      	adds	r3, #2
 8003f6a:	61bb      	str	r3, [r7, #24]
 8003f6c:	e007      	b.n	8003f7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	781a      	ldrb	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1cb      	bne.n	8003f2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	2140      	movs	r1, #64	@ 0x40
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 f814 	bl	8003fce <UART_WaitOnFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d005      	beq.n	8003fb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e006      	b.n	8003fc6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e000      	b.n	8003fc6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003fc4:	2302      	movs	r3, #2
  }
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3720      	adds	r7, #32
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b086      	sub	sp, #24
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	60f8      	str	r0, [r7, #12]
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	603b      	str	r3, [r7, #0]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fde:	e03b      	b.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
 8003fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe6:	d037      	beq.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe8:	f7fd f9e0 	bl	80013ac <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	6a3a      	ldr	r2, [r7, #32]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d302      	bcc.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x30>
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e03a      	b.n	8004078 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	d023      	beq.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b80      	cmp	r3, #128	@ 0x80
 8004014:	d020      	beq.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b40      	cmp	r3, #64	@ 0x40
 800401a:	d01d      	beq.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b08      	cmp	r3, #8
 8004028:	d116      	bne.n	8004058 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 f81d 	bl	8004080 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2208      	movs	r2, #8
 800404a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e00f      	b.n	8004078 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	4013      	ands	r3, r2
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	429a      	cmp	r2, r3
 8004066:	bf0c      	ite	eq
 8004068:	2301      	moveq	r3, #1
 800406a:	2300      	movne	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	429a      	cmp	r2, r3
 8004074:	d0b4      	beq.n	8003fe0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3718      	adds	r7, #24
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004080:	b480      	push	{r7}
 8004082:	b095      	sub	sp, #84	@ 0x54
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	330c      	adds	r3, #12
 800408e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004092:	e853 3f00 	ldrex	r3, [r3]
 8004096:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800409e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80040aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040b0:	e841 2300 	strex	r3, r2, [r1]
 80040b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1e5      	bne.n	8004088 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	3314      	adds	r3, #20
 80040c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	e853 3f00 	ldrex	r3, [r3]
 80040ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	3314      	adds	r3, #20
 80040da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040e4:	e841 2300 	strex	r3, r2, [r1]
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1e5      	bne.n	80040bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d119      	bne.n	800412c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	330c      	adds	r3, #12
 80040fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	e853 3f00 	ldrex	r3, [r3]
 8004106:	60bb      	str	r3, [r7, #8]
   return(result);
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f023 0310 	bic.w	r3, r3, #16
 800410e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	330c      	adds	r3, #12
 8004116:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004118:	61ba      	str	r2, [r7, #24]
 800411a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411c:	6979      	ldr	r1, [r7, #20]
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	e841 2300 	strex	r3, r2, [r1]
 8004124:	613b      	str	r3, [r7, #16]
   return(result);
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1e5      	bne.n	80040f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800413a:	bf00      	nop
 800413c:	3754      	adds	r7, #84	@ 0x54
 800413e:	46bd      	mov	sp, r7
 8004140:	bc80      	pop	{r7}
 8004142:	4770      	bx	lr

08004144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	430a      	orrs	r2, r1
 8004160:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	4313      	orrs	r3, r2
 8004178:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004184:	f023 030c 	bic.w	r3, r3, #12
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6812      	ldr	r2, [r2, #0]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	430b      	orrs	r3, r1
 8004190:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699a      	ldr	r2, [r3, #24]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a57      	ldr	r2, [pc, #348]	@ (800430c <UART_SetConfig+0x1c8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d004      	beq.n	80041bc <UART_SetConfig+0x78>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a56      	ldr	r2, [pc, #344]	@ (8004310 <UART_SetConfig+0x1cc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d103      	bne.n	80041c4 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80041bc:	f7ff fe0a 	bl	8003dd4 <HAL_RCC_GetPCLK2Freq>
 80041c0:	60f8      	str	r0, [r7, #12]
 80041c2:	e002      	b.n	80041ca <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80041c4:	f7ff fde4 	bl	8003d90 <HAL_RCC_GetPCLK1Freq>
 80041c8:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041d2:	d14c      	bne.n	800426e <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009a      	lsls	r2, r3, #2
 80041de:	441a      	add	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004314 <UART_SetConfig+0x1d0>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	095b      	lsrs	r3, r3, #5
 80041f2:	0119      	lsls	r1, r3, #4
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	009a      	lsls	r2, r3, #2
 80041fe:	441a      	add	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	fbb2 f2f3 	udiv	r2, r2, r3
 800420a:	4b42      	ldr	r3, [pc, #264]	@ (8004314 <UART_SetConfig+0x1d0>)
 800420c:	fba3 0302 	umull	r0, r3, r3, r2
 8004210:	095b      	lsrs	r3, r3, #5
 8004212:	2064      	movs	r0, #100	@ 0x64
 8004214:	fb00 f303 	mul.w	r3, r0, r3
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	3332      	adds	r3, #50	@ 0x32
 800421e:	4a3d      	ldr	r2, [pc, #244]	@ (8004314 <UART_SetConfig+0x1d0>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	095b      	lsrs	r3, r3, #5
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800422c:	4419      	add	r1, r3
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	009a      	lsls	r2, r3, #2
 8004238:	441a      	add	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	fbb2 f2f3 	udiv	r2, r2, r3
 8004244:	4b33      	ldr	r3, [pc, #204]	@ (8004314 <UART_SetConfig+0x1d0>)
 8004246:	fba3 0302 	umull	r0, r3, r3, r2
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	2064      	movs	r0, #100	@ 0x64
 800424e:	fb00 f303 	mul.w	r3, r0, r3
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	3332      	adds	r3, #50	@ 0x32
 8004258:	4a2e      	ldr	r2, [pc, #184]	@ (8004314 <UART_SetConfig+0x1d0>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	f003 0207 	and.w	r2, r3, #7
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	440a      	add	r2, r1
 800426a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800426c:	e04a      	b.n	8004304 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	009a      	lsls	r2, r3, #2
 8004278:	441a      	add	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	fbb2 f3f3 	udiv	r3, r2, r3
 8004284:	4a23      	ldr	r2, [pc, #140]	@ (8004314 <UART_SetConfig+0x1d0>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	0119      	lsls	r1, r3, #4
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009a      	lsls	r2, r3, #2
 8004298:	441a      	add	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004314 <UART_SetConfig+0x1d0>)
 80042a6:	fba3 0302 	umull	r0, r3, r3, r2
 80042aa:	095b      	lsrs	r3, r3, #5
 80042ac:	2064      	movs	r0, #100	@ 0x64
 80042ae:	fb00 f303 	mul.w	r3, r0, r3
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	3332      	adds	r3, #50	@ 0x32
 80042b8:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <UART_SetConfig+0x1d0>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	095b      	lsrs	r3, r3, #5
 80042c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042c4:	4419      	add	r1, r3
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4613      	mov	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	009a      	lsls	r2, r3, #2
 80042d0:	441a      	add	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80042dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <UART_SetConfig+0x1d0>)
 80042de:	fba3 0302 	umull	r0, r3, r3, r2
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	2064      	movs	r0, #100	@ 0x64
 80042e6:	fb00 f303 	mul.w	r3, r0, r3
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	3332      	adds	r3, #50	@ 0x32
 80042f0:	4a08      	ldr	r2, [pc, #32]	@ (8004314 <UART_SetConfig+0x1d0>)
 80042f2:	fba2 2303 	umull	r2, r3, r2, r3
 80042f6:	095b      	lsrs	r3, r3, #5
 80042f8:	f003 020f 	and.w	r2, r3, #15
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	440a      	add	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
}
 8004304:	bf00      	nop
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	40011000 	.word	0x40011000
 8004310:	40011400 	.word	0x40011400
 8004314:	51eb851f 	.word	0x51eb851f

08004318 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004318:	b084      	sub	sp, #16
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
 8004322:	f107 001c 	add.w	r0, r7, #28
 8004326:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800432a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800432e:	2b01      	cmp	r3, #1
 8004330:	d123      	bne.n	800437a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004336:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004346:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800435a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800435e:	2b01      	cmp	r3, #1
 8004360:	d105      	bne.n	800436e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 fa8f 	bl	8004892 <USB_CoreReset>
 8004374:	4603      	mov	r3, r0
 8004376:	73fb      	strb	r3, [r7, #15]
 8004378:	e010      	b.n	800439c <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fa83 	bl	8004892 <USB_CoreReset>
 800438c:	4603      	mov	r3, r0
 800438e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004394:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800439c:	7fbb      	ldrb	r3, [r7, #30]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d10b      	bne.n	80043ba <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f043 0206 	orr.w	r2, r3, #6
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f043 0220 	orr.w	r2, r3, #32
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043c6:	b004      	add	sp, #16
 80043c8:	4770      	bx	lr

080043ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f023 0201 	bic.w	r2, r3, #1
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr

080043ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	460b      	mov	r3, r1
 80043f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004406:	78fb      	ldrb	r3, [r7, #3]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d115      	bne.n	8004438 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004418:	200a      	movs	r0, #10
 800441a:	f7fc ffd1 	bl	80013c0 <HAL_Delay>
      ms += 10U;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	330a      	adds	r3, #10
 8004422:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 fa27 	bl	8004878 <USB_GetMode>
 800442a:	4603      	mov	r3, r0
 800442c:	2b01      	cmp	r3, #1
 800442e:	d01e      	beq.n	800446e <USB_SetCurrentMode+0x84>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2bc7      	cmp	r3, #199	@ 0xc7
 8004434:	d9f0      	bls.n	8004418 <USB_SetCurrentMode+0x2e>
 8004436:	e01a      	b.n	800446e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d115      	bne.n	800446a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800444a:	200a      	movs	r0, #10
 800444c:	f7fc ffb8 	bl	80013c0 <HAL_Delay>
      ms += 10U;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	330a      	adds	r3, #10
 8004454:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fa0e 	bl	8004878 <USB_GetMode>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d005      	beq.n	800446e <USB_SetCurrentMode+0x84>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2bc7      	cmp	r3, #199	@ 0xc7
 8004466:	d9f0      	bls.n	800444a <USB_SetCurrentMode+0x60>
 8004468:	e001      	b.n	800446e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e005      	b.n	800447a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2bc8      	cmp	r3, #200	@ 0xc8
 8004472:	d101      	bne.n	8004478 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004484:	b084      	sub	sp, #16
 8004486:	b580      	push	{r7, lr}
 8004488:	b086      	sub	sp, #24
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
 800448e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004492:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004496:	2300      	movs	r3, #0
 8004498:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800449e:	2300      	movs	r3, #0
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	e009      	b.n	80044b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	3340      	adds	r3, #64	@ 0x40
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	2200      	movs	r2, #0
 80044b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	3301      	adds	r3, #1
 80044b6:	613b      	str	r3, [r7, #16]
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	2b0e      	cmp	r3, #14
 80044bc:	d9f2      	bls.n	80044a4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80044be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d11c      	bne.n	8004500 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044d4:	f043 0302 	orr.w	r3, r3, #2
 80044d8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80044fe:	e00b      	b.n	8004518 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004504:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800451e:	461a      	mov	r2, r3
 8004520:	2300      	movs	r3, #0
 8004522:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004524:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004528:	2b01      	cmp	r3, #1
 800452a:	d10d      	bne.n	8004548 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800452c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004530:	2b00      	cmp	r3, #0
 8004532:	d104      	bne.n	800453e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004534:	2100      	movs	r1, #0
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f966 	bl	8004808 <USB_SetDevSpeed>
 800453c:	e008      	b.n	8004550 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800453e:	2101      	movs	r1, #1
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f961 	bl	8004808 <USB_SetDevSpeed>
 8004546:	e003      	b.n	8004550 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004548:	2103      	movs	r1, #3
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f95c 	bl	8004808 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004550:	2110      	movs	r1, #16
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f8fa 	bl	800474c <USB_FlushTxFifo>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f923 	bl	80047ae <USB_FlushRxFifo>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004578:	461a      	mov	r2, r3
 800457a:	2300      	movs	r3, #0
 800457c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004584:	461a      	mov	r2, r3
 8004586:	2300      	movs	r3, #0
 8004588:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004590:	461a      	mov	r2, r3
 8004592:	2300      	movs	r3, #0
 8004594:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004596:	2300      	movs	r3, #0
 8004598:	613b      	str	r3, [r7, #16]
 800459a:	e043      	b.n	8004624 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	015a      	lsls	r2, r3, #5
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4413      	add	r3, r2
 80045a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045b2:	d118      	bne.n	80045e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10a      	bne.n	80045d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c6:	461a      	mov	r2, r3
 80045c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045cc:	6013      	str	r3, [r2, #0]
 80045ce:	e013      	b.n	80045f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045dc:	461a      	mov	r2, r3
 80045de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	e008      	b.n	80045f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	015a      	lsls	r2, r3, #5
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f2:	461a      	mov	r2, r3
 80045f4:	2300      	movs	r3, #0
 80045f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004604:	461a      	mov	r2, r3
 8004606:	2300      	movs	r3, #0
 8004608:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	015a      	lsls	r2, r3, #5
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	4413      	add	r3, r2
 8004612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004616:	461a      	mov	r2, r3
 8004618:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800461c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	3301      	adds	r3, #1
 8004622:	613b      	str	r3, [r7, #16]
 8004624:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004628:	461a      	mov	r2, r3
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	4293      	cmp	r3, r2
 800462e:	d3b5      	bcc.n	800459c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004630:	2300      	movs	r3, #0
 8004632:	613b      	str	r3, [r7, #16]
 8004634:	e043      	b.n	80046be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	4413      	add	r3, r2
 800463e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004648:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800464c:	d118      	bne.n	8004680 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10a      	bne.n	800466a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004660:	461a      	mov	r2, r3
 8004662:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	e013      	b.n	8004692 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004676:	461a      	mov	r2, r3
 8004678:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	e008      	b.n	8004692 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	015a      	lsls	r2, r3, #5
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800468c:	461a      	mov	r2, r3
 800468e:	2300      	movs	r3, #0
 8004690:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800469e:	461a      	mov	r2, r3
 80046a0:	2300      	movs	r3, #0
 80046a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046b0:	461a      	mov	r2, r3
 80046b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	3301      	adds	r3, #1
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80046c2:	461a      	mov	r2, r3
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d3b5      	bcc.n	8004636 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80046ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80046ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d105      	bne.n	8004700 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	f043 0210 	orr.w	r2, r3, #16
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699a      	ldr	r2, [r3, #24]
 8004704:	4b10      	ldr	r3, [pc, #64]	@ (8004748 <USB_DevInit+0x2c4>)
 8004706:	4313      	orrs	r3, r2
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800470c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004710:	2b00      	cmp	r3, #0
 8004712:	d005      	beq.n	8004720 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	f043 0208 	orr.w	r2, r3, #8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004720:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004724:	2b01      	cmp	r3, #1
 8004726:	d107      	bne.n	8004738 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004730:	f043 0304 	orr.w	r3, r3, #4
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004744:	b004      	add	sp, #16
 8004746:	4770      	bx	lr
 8004748:	803c3800 	.word	0x803c3800

0800474c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3301      	adds	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004766:	d901      	bls.n	800476c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e01b      	b.n	80047a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	2b00      	cmp	r3, #0
 8004772:	daf2      	bge.n	800475a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	019b      	lsls	r3, r3, #6
 800477c:	f043 0220 	orr.w	r2, r3, #32
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3301      	adds	r3, #1
 8004788:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004790:	d901      	bls.n	8004796 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e006      	b.n	80047a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d0f0      	beq.n	8004784 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b085      	sub	sp, #20
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	3301      	adds	r3, #1
 80047be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047c6:	d901      	bls.n	80047cc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e018      	b.n	80047fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	daf2      	bge.n	80047ba <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2210      	movs	r2, #16
 80047dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	3301      	adds	r3, #1
 80047e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047ea:	d901      	bls.n	80047f0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e006      	b.n	80047fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b10      	cmp	r3, #16
 80047fa:	d0f0      	beq.n	80047de <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr

08004808 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	68f9      	ldr	r1, [r7, #12]
 8004824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	bc80      	pop	{r7}
 8004836:	4770      	bx	lr

08004838 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004852:	f023 0303 	bic.w	r3, r3, #3
 8004856:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004866:	f043 0302 	orr.w	r3, r3, #2
 800486a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	bc80      	pop	{r7}
 8004876:	4770      	bx	lr

08004878 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f003 0301 	and.w	r3, r3, #1
}
 8004888:	4618      	mov	r0, r3
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	bc80      	pop	{r7}
 8004890:	4770      	bx	lr

08004892 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004892:	b480      	push	{r7}
 8004894:	b085      	sub	sp, #20
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	3301      	adds	r3, #1
 80048a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048aa:	d901      	bls.n	80048b0 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e01b      	b.n	80048e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	daf2      	bge.n	800489e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80048b8:	2300      	movs	r3, #0
 80048ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	f043 0201 	orr.w	r2, r3, #1
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	3301      	adds	r3, #1
 80048cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048d4:	d901      	bls.n	80048da <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e006      	b.n	80048e8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d0f0      	beq.n	80048c8 <USB_CoreReset+0x36>

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
	...

080048f4 <std>:
 80048f4:	2300      	movs	r3, #0
 80048f6:	b510      	push	{r4, lr}
 80048f8:	4604      	mov	r4, r0
 80048fa:	e9c0 3300 	strd	r3, r3, [r0]
 80048fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004902:	6083      	str	r3, [r0, #8]
 8004904:	8181      	strh	r1, [r0, #12]
 8004906:	6643      	str	r3, [r0, #100]	@ 0x64
 8004908:	81c2      	strh	r2, [r0, #14]
 800490a:	6183      	str	r3, [r0, #24]
 800490c:	4619      	mov	r1, r3
 800490e:	2208      	movs	r2, #8
 8004910:	305c      	adds	r0, #92	@ 0x5c
 8004912:	f000 f906 	bl	8004b22 <memset>
 8004916:	4b0d      	ldr	r3, [pc, #52]	@ (800494c <std+0x58>)
 8004918:	6224      	str	r4, [r4, #32]
 800491a:	6263      	str	r3, [r4, #36]	@ 0x24
 800491c:	4b0c      	ldr	r3, [pc, #48]	@ (8004950 <std+0x5c>)
 800491e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004920:	4b0c      	ldr	r3, [pc, #48]	@ (8004954 <std+0x60>)
 8004922:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004924:	4b0c      	ldr	r3, [pc, #48]	@ (8004958 <std+0x64>)
 8004926:	6323      	str	r3, [r4, #48]	@ 0x30
 8004928:	4b0c      	ldr	r3, [pc, #48]	@ (800495c <std+0x68>)
 800492a:	429c      	cmp	r4, r3
 800492c:	d006      	beq.n	800493c <std+0x48>
 800492e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004932:	4294      	cmp	r4, r2
 8004934:	d002      	beq.n	800493c <std+0x48>
 8004936:	33d0      	adds	r3, #208	@ 0xd0
 8004938:	429c      	cmp	r4, r3
 800493a:	d105      	bne.n	8004948 <std+0x54>
 800493c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004944:	f000 b966 	b.w	8004c14 <__retarget_lock_init_recursive>
 8004948:	bd10      	pop	{r4, pc}
 800494a:	bf00      	nop
 800494c:	08004a9d 	.word	0x08004a9d
 8004950:	08004abf 	.word	0x08004abf
 8004954:	08004af7 	.word	0x08004af7
 8004958:	08004b1b 	.word	0x08004b1b
 800495c:	20000658 	.word	0x20000658

08004960 <stdio_exit_handler>:
 8004960:	4a02      	ldr	r2, [pc, #8]	@ (800496c <stdio_exit_handler+0xc>)
 8004962:	4903      	ldr	r1, [pc, #12]	@ (8004970 <stdio_exit_handler+0x10>)
 8004964:	4803      	ldr	r0, [pc, #12]	@ (8004974 <stdio_exit_handler+0x14>)
 8004966:	f000 b869 	b.w	8004a3c <_fwalk_sglue>
 800496a:	bf00      	nop
 800496c:	2000000c 	.word	0x2000000c
 8004970:	080054a9 	.word	0x080054a9
 8004974:	2000001c 	.word	0x2000001c

08004978 <cleanup_stdio>:
 8004978:	6841      	ldr	r1, [r0, #4]
 800497a:	4b0c      	ldr	r3, [pc, #48]	@ (80049ac <cleanup_stdio+0x34>)
 800497c:	b510      	push	{r4, lr}
 800497e:	4299      	cmp	r1, r3
 8004980:	4604      	mov	r4, r0
 8004982:	d001      	beq.n	8004988 <cleanup_stdio+0x10>
 8004984:	f000 fd90 	bl	80054a8 <_fflush_r>
 8004988:	68a1      	ldr	r1, [r4, #8]
 800498a:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <cleanup_stdio+0x38>)
 800498c:	4299      	cmp	r1, r3
 800498e:	d002      	beq.n	8004996 <cleanup_stdio+0x1e>
 8004990:	4620      	mov	r0, r4
 8004992:	f000 fd89 	bl	80054a8 <_fflush_r>
 8004996:	68e1      	ldr	r1, [r4, #12]
 8004998:	4b06      	ldr	r3, [pc, #24]	@ (80049b4 <cleanup_stdio+0x3c>)
 800499a:	4299      	cmp	r1, r3
 800499c:	d004      	beq.n	80049a8 <cleanup_stdio+0x30>
 800499e:	4620      	mov	r0, r4
 80049a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a4:	f000 bd80 	b.w	80054a8 <_fflush_r>
 80049a8:	bd10      	pop	{r4, pc}
 80049aa:	bf00      	nop
 80049ac:	20000658 	.word	0x20000658
 80049b0:	200006c0 	.word	0x200006c0
 80049b4:	20000728 	.word	0x20000728

080049b8 <global_stdio_init.part.0>:
 80049b8:	b510      	push	{r4, lr}
 80049ba:	4b0b      	ldr	r3, [pc, #44]	@ (80049e8 <global_stdio_init.part.0+0x30>)
 80049bc:	4c0b      	ldr	r4, [pc, #44]	@ (80049ec <global_stdio_init.part.0+0x34>)
 80049be:	4a0c      	ldr	r2, [pc, #48]	@ (80049f0 <global_stdio_init.part.0+0x38>)
 80049c0:	4620      	mov	r0, r4
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	2104      	movs	r1, #4
 80049c6:	2200      	movs	r2, #0
 80049c8:	f7ff ff94 	bl	80048f4 <std>
 80049cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049d0:	2201      	movs	r2, #1
 80049d2:	2109      	movs	r1, #9
 80049d4:	f7ff ff8e 	bl	80048f4 <std>
 80049d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049dc:	2202      	movs	r2, #2
 80049de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049e2:	2112      	movs	r1, #18
 80049e4:	f7ff bf86 	b.w	80048f4 <std>
 80049e8:	20000790 	.word	0x20000790
 80049ec:	20000658 	.word	0x20000658
 80049f0:	08004961 	.word	0x08004961

080049f4 <__sfp_lock_acquire>:
 80049f4:	4801      	ldr	r0, [pc, #4]	@ (80049fc <__sfp_lock_acquire+0x8>)
 80049f6:	f000 b90e 	b.w	8004c16 <__retarget_lock_acquire_recursive>
 80049fa:	bf00      	nop
 80049fc:	20000799 	.word	0x20000799

08004a00 <__sfp_lock_release>:
 8004a00:	4801      	ldr	r0, [pc, #4]	@ (8004a08 <__sfp_lock_release+0x8>)
 8004a02:	f000 b909 	b.w	8004c18 <__retarget_lock_release_recursive>
 8004a06:	bf00      	nop
 8004a08:	20000799 	.word	0x20000799

08004a0c <__sinit>:
 8004a0c:	b510      	push	{r4, lr}
 8004a0e:	4604      	mov	r4, r0
 8004a10:	f7ff fff0 	bl	80049f4 <__sfp_lock_acquire>
 8004a14:	6a23      	ldr	r3, [r4, #32]
 8004a16:	b11b      	cbz	r3, 8004a20 <__sinit+0x14>
 8004a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1c:	f7ff bff0 	b.w	8004a00 <__sfp_lock_release>
 8004a20:	4b04      	ldr	r3, [pc, #16]	@ (8004a34 <__sinit+0x28>)
 8004a22:	6223      	str	r3, [r4, #32]
 8004a24:	4b04      	ldr	r3, [pc, #16]	@ (8004a38 <__sinit+0x2c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f5      	bne.n	8004a18 <__sinit+0xc>
 8004a2c:	f7ff ffc4 	bl	80049b8 <global_stdio_init.part.0>
 8004a30:	e7f2      	b.n	8004a18 <__sinit+0xc>
 8004a32:	bf00      	nop
 8004a34:	08004979 	.word	0x08004979
 8004a38:	20000790 	.word	0x20000790

08004a3c <_fwalk_sglue>:
 8004a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a40:	4607      	mov	r7, r0
 8004a42:	4688      	mov	r8, r1
 8004a44:	4614      	mov	r4, r2
 8004a46:	2600      	movs	r6, #0
 8004a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a50:	d505      	bpl.n	8004a5e <_fwalk_sglue+0x22>
 8004a52:	6824      	ldr	r4, [r4, #0]
 8004a54:	2c00      	cmp	r4, #0
 8004a56:	d1f7      	bne.n	8004a48 <_fwalk_sglue+0xc>
 8004a58:	4630      	mov	r0, r6
 8004a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a5e:	89ab      	ldrh	r3, [r5, #12]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d907      	bls.n	8004a74 <_fwalk_sglue+0x38>
 8004a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	d003      	beq.n	8004a74 <_fwalk_sglue+0x38>
 8004a6c:	4629      	mov	r1, r5
 8004a6e:	4638      	mov	r0, r7
 8004a70:	47c0      	blx	r8
 8004a72:	4306      	orrs	r6, r0
 8004a74:	3568      	adds	r5, #104	@ 0x68
 8004a76:	e7e9      	b.n	8004a4c <_fwalk_sglue+0x10>

08004a78 <iprintf>:
 8004a78:	b40f      	push	{r0, r1, r2, r3}
 8004a7a:	b507      	push	{r0, r1, r2, lr}
 8004a7c:	4906      	ldr	r1, [pc, #24]	@ (8004a98 <iprintf+0x20>)
 8004a7e:	ab04      	add	r3, sp, #16
 8004a80:	6808      	ldr	r0, [r1, #0]
 8004a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a86:	6881      	ldr	r1, [r0, #8]
 8004a88:	9301      	str	r3, [sp, #4]
 8004a8a:	f000 f9e5 	bl	8004e58 <_vfiprintf_r>
 8004a8e:	b003      	add	sp, #12
 8004a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a94:	b004      	add	sp, #16
 8004a96:	4770      	bx	lr
 8004a98:	20000018 	.word	0x20000018

08004a9c <__sread>:
 8004a9c:	b510      	push	{r4, lr}
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa4:	f000 f868 	bl	8004b78 <_read_r>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	bfab      	itete	ge
 8004aac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004aae:	89a3      	ldrhlt	r3, [r4, #12]
 8004ab0:	181b      	addge	r3, r3, r0
 8004ab2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ab6:	bfac      	ite	ge
 8004ab8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004aba:	81a3      	strhlt	r3, [r4, #12]
 8004abc:	bd10      	pop	{r4, pc}

08004abe <__swrite>:
 8004abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac2:	461f      	mov	r7, r3
 8004ac4:	898b      	ldrh	r3, [r1, #12]
 8004ac6:	4605      	mov	r5, r0
 8004ac8:	05db      	lsls	r3, r3, #23
 8004aca:	460c      	mov	r4, r1
 8004acc:	4616      	mov	r6, r2
 8004ace:	d505      	bpl.n	8004adc <__swrite+0x1e>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad8:	f000 f83c 	bl	8004b54 <_lseek_r>
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	4632      	mov	r2, r6
 8004ae0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ae4:	81a3      	strh	r3, [r4, #12]
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	463b      	mov	r3, r7
 8004aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004af2:	f000 b853 	b.w	8004b9c <_write_r>

08004af6 <__sseek>:
 8004af6:	b510      	push	{r4, lr}
 8004af8:	460c      	mov	r4, r1
 8004afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afe:	f000 f829 	bl	8004b54 <_lseek_r>
 8004b02:	1c43      	adds	r3, r0, #1
 8004b04:	89a3      	ldrh	r3, [r4, #12]
 8004b06:	bf15      	itete	ne
 8004b08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b12:	81a3      	strheq	r3, [r4, #12]
 8004b14:	bf18      	it	ne
 8004b16:	81a3      	strhne	r3, [r4, #12]
 8004b18:	bd10      	pop	{r4, pc}

08004b1a <__sclose>:
 8004b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1e:	f000 b809 	b.w	8004b34 <_close_r>

08004b22 <memset>:
 8004b22:	4603      	mov	r3, r0
 8004b24:	4402      	add	r2, r0
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d100      	bne.n	8004b2c <memset+0xa>
 8004b2a:	4770      	bx	lr
 8004b2c:	f803 1b01 	strb.w	r1, [r3], #1
 8004b30:	e7f9      	b.n	8004b26 <memset+0x4>
	...

08004b34 <_close_r>:
 8004b34:	b538      	push	{r3, r4, r5, lr}
 8004b36:	2300      	movs	r3, #0
 8004b38:	4d05      	ldr	r5, [pc, #20]	@ (8004b50 <_close_r+0x1c>)
 8004b3a:	4604      	mov	r4, r0
 8004b3c:	4608      	mov	r0, r1
 8004b3e:	602b      	str	r3, [r5, #0]
 8004b40:	f7fc fb39 	bl	80011b6 <_close>
 8004b44:	1c43      	adds	r3, r0, #1
 8004b46:	d102      	bne.n	8004b4e <_close_r+0x1a>
 8004b48:	682b      	ldr	r3, [r5, #0]
 8004b4a:	b103      	cbz	r3, 8004b4e <_close_r+0x1a>
 8004b4c:	6023      	str	r3, [r4, #0]
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	20000794 	.word	0x20000794

08004b54 <_lseek_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4604      	mov	r4, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	4d05      	ldr	r5, [pc, #20]	@ (8004b74 <_lseek_r+0x20>)
 8004b60:	602a      	str	r2, [r5, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f7fc fb4b 	bl	80011fe <_lseek>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d102      	bne.n	8004b72 <_lseek_r+0x1e>
 8004b6c:	682b      	ldr	r3, [r5, #0]
 8004b6e:	b103      	cbz	r3, 8004b72 <_lseek_r+0x1e>
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	bd38      	pop	{r3, r4, r5, pc}
 8004b74:	20000794 	.word	0x20000794

08004b78 <_read_r>:
 8004b78:	b538      	push	{r3, r4, r5, lr}
 8004b7a:	4604      	mov	r4, r0
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	4611      	mov	r1, r2
 8004b80:	2200      	movs	r2, #0
 8004b82:	4d05      	ldr	r5, [pc, #20]	@ (8004b98 <_read_r+0x20>)
 8004b84:	602a      	str	r2, [r5, #0]
 8004b86:	461a      	mov	r2, r3
 8004b88:	f7fc faf8 	bl	800117c <_read>
 8004b8c:	1c43      	adds	r3, r0, #1
 8004b8e:	d102      	bne.n	8004b96 <_read_r+0x1e>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	b103      	cbz	r3, 8004b96 <_read_r+0x1e>
 8004b94:	6023      	str	r3, [r4, #0]
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
 8004b98:	20000794 	.word	0x20000794

08004b9c <_write_r>:
 8004b9c:	b538      	push	{r3, r4, r5, lr}
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	4608      	mov	r0, r1
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	4d05      	ldr	r5, [pc, #20]	@ (8004bbc <_write_r+0x20>)
 8004ba8:	602a      	str	r2, [r5, #0]
 8004baa:	461a      	mov	r2, r3
 8004bac:	f7fb fd9c 	bl	80006e8 <_write>
 8004bb0:	1c43      	adds	r3, r0, #1
 8004bb2:	d102      	bne.n	8004bba <_write_r+0x1e>
 8004bb4:	682b      	ldr	r3, [r5, #0]
 8004bb6:	b103      	cbz	r3, 8004bba <_write_r+0x1e>
 8004bb8:	6023      	str	r3, [r4, #0]
 8004bba:	bd38      	pop	{r3, r4, r5, pc}
 8004bbc:	20000794 	.word	0x20000794

08004bc0 <__errno>:
 8004bc0:	4b01      	ldr	r3, [pc, #4]	@ (8004bc8 <__errno+0x8>)
 8004bc2:	6818      	ldr	r0, [r3, #0]
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	20000018 	.word	0x20000018

08004bcc <__libc_init_array>:
 8004bcc:	b570      	push	{r4, r5, r6, lr}
 8004bce:	2600      	movs	r6, #0
 8004bd0:	4d0c      	ldr	r5, [pc, #48]	@ (8004c04 <__libc_init_array+0x38>)
 8004bd2:	4c0d      	ldr	r4, [pc, #52]	@ (8004c08 <__libc_init_array+0x3c>)
 8004bd4:	1b64      	subs	r4, r4, r5
 8004bd6:	10a4      	asrs	r4, r4, #2
 8004bd8:	42a6      	cmp	r6, r4
 8004bda:	d109      	bne.n	8004bf0 <__libc_init_array+0x24>
 8004bdc:	f000 fdc2 	bl	8005764 <_init>
 8004be0:	2600      	movs	r6, #0
 8004be2:	4d0a      	ldr	r5, [pc, #40]	@ (8004c0c <__libc_init_array+0x40>)
 8004be4:	4c0a      	ldr	r4, [pc, #40]	@ (8004c10 <__libc_init_array+0x44>)
 8004be6:	1b64      	subs	r4, r4, r5
 8004be8:	10a4      	asrs	r4, r4, #2
 8004bea:	42a6      	cmp	r6, r4
 8004bec:	d105      	bne.n	8004bfa <__libc_init_array+0x2e>
 8004bee:	bd70      	pop	{r4, r5, r6, pc}
 8004bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf4:	4798      	blx	r3
 8004bf6:	3601      	adds	r6, #1
 8004bf8:	e7ee      	b.n	8004bd8 <__libc_init_array+0xc>
 8004bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bfe:	4798      	blx	r3
 8004c00:	3601      	adds	r6, #1
 8004c02:	e7f2      	b.n	8004bea <__libc_init_array+0x1e>
 8004c04:	08005828 	.word	0x08005828
 8004c08:	08005828 	.word	0x08005828
 8004c0c:	08005828 	.word	0x08005828
 8004c10:	0800582c 	.word	0x0800582c

08004c14 <__retarget_lock_init_recursive>:
 8004c14:	4770      	bx	lr

08004c16 <__retarget_lock_acquire_recursive>:
 8004c16:	4770      	bx	lr

08004c18 <__retarget_lock_release_recursive>:
 8004c18:	4770      	bx	lr
	...

08004c1c <_free_r>:
 8004c1c:	b538      	push	{r3, r4, r5, lr}
 8004c1e:	4605      	mov	r5, r0
 8004c20:	2900      	cmp	r1, #0
 8004c22:	d040      	beq.n	8004ca6 <_free_r+0x8a>
 8004c24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c28:	1f0c      	subs	r4, r1, #4
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	bfb8      	it	lt
 8004c2e:	18e4      	addlt	r4, r4, r3
 8004c30:	f000 f8de 	bl	8004df0 <__malloc_lock>
 8004c34:	4a1c      	ldr	r2, [pc, #112]	@ (8004ca8 <_free_r+0x8c>)
 8004c36:	6813      	ldr	r3, [r2, #0]
 8004c38:	b933      	cbnz	r3, 8004c48 <_free_r+0x2c>
 8004c3a:	6063      	str	r3, [r4, #4]
 8004c3c:	6014      	str	r4, [r2, #0]
 8004c3e:	4628      	mov	r0, r5
 8004c40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c44:	f000 b8da 	b.w	8004dfc <__malloc_unlock>
 8004c48:	42a3      	cmp	r3, r4
 8004c4a:	d908      	bls.n	8004c5e <_free_r+0x42>
 8004c4c:	6820      	ldr	r0, [r4, #0]
 8004c4e:	1821      	adds	r1, r4, r0
 8004c50:	428b      	cmp	r3, r1
 8004c52:	bf01      	itttt	eq
 8004c54:	6819      	ldreq	r1, [r3, #0]
 8004c56:	685b      	ldreq	r3, [r3, #4]
 8004c58:	1809      	addeq	r1, r1, r0
 8004c5a:	6021      	streq	r1, [r4, #0]
 8004c5c:	e7ed      	b.n	8004c3a <_free_r+0x1e>
 8004c5e:	461a      	mov	r2, r3
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	b10b      	cbz	r3, 8004c68 <_free_r+0x4c>
 8004c64:	42a3      	cmp	r3, r4
 8004c66:	d9fa      	bls.n	8004c5e <_free_r+0x42>
 8004c68:	6811      	ldr	r1, [r2, #0]
 8004c6a:	1850      	adds	r0, r2, r1
 8004c6c:	42a0      	cmp	r0, r4
 8004c6e:	d10b      	bne.n	8004c88 <_free_r+0x6c>
 8004c70:	6820      	ldr	r0, [r4, #0]
 8004c72:	4401      	add	r1, r0
 8004c74:	1850      	adds	r0, r2, r1
 8004c76:	4283      	cmp	r3, r0
 8004c78:	6011      	str	r1, [r2, #0]
 8004c7a:	d1e0      	bne.n	8004c3e <_free_r+0x22>
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	4408      	add	r0, r1
 8004c82:	6010      	str	r0, [r2, #0]
 8004c84:	6053      	str	r3, [r2, #4]
 8004c86:	e7da      	b.n	8004c3e <_free_r+0x22>
 8004c88:	d902      	bls.n	8004c90 <_free_r+0x74>
 8004c8a:	230c      	movs	r3, #12
 8004c8c:	602b      	str	r3, [r5, #0]
 8004c8e:	e7d6      	b.n	8004c3e <_free_r+0x22>
 8004c90:	6820      	ldr	r0, [r4, #0]
 8004c92:	1821      	adds	r1, r4, r0
 8004c94:	428b      	cmp	r3, r1
 8004c96:	bf01      	itttt	eq
 8004c98:	6819      	ldreq	r1, [r3, #0]
 8004c9a:	685b      	ldreq	r3, [r3, #4]
 8004c9c:	1809      	addeq	r1, r1, r0
 8004c9e:	6021      	streq	r1, [r4, #0]
 8004ca0:	6063      	str	r3, [r4, #4]
 8004ca2:	6054      	str	r4, [r2, #4]
 8004ca4:	e7cb      	b.n	8004c3e <_free_r+0x22>
 8004ca6:	bd38      	pop	{r3, r4, r5, pc}
 8004ca8:	200007a0 	.word	0x200007a0

08004cac <sbrk_aligned>:
 8004cac:	b570      	push	{r4, r5, r6, lr}
 8004cae:	4e0f      	ldr	r6, [pc, #60]	@ (8004cec <sbrk_aligned+0x40>)
 8004cb0:	460c      	mov	r4, r1
 8004cb2:	6831      	ldr	r1, [r6, #0]
 8004cb4:	4605      	mov	r5, r0
 8004cb6:	b911      	cbnz	r1, 8004cbe <sbrk_aligned+0x12>
 8004cb8:	f000 fcb2 	bl	8005620 <_sbrk_r>
 8004cbc:	6030      	str	r0, [r6, #0]
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f000 fcad 	bl	8005620 <_sbrk_r>
 8004cc6:	1c43      	adds	r3, r0, #1
 8004cc8:	d103      	bne.n	8004cd2 <sbrk_aligned+0x26>
 8004cca:	f04f 34ff 	mov.w	r4, #4294967295
 8004cce:	4620      	mov	r0, r4
 8004cd0:	bd70      	pop	{r4, r5, r6, pc}
 8004cd2:	1cc4      	adds	r4, r0, #3
 8004cd4:	f024 0403 	bic.w	r4, r4, #3
 8004cd8:	42a0      	cmp	r0, r4
 8004cda:	d0f8      	beq.n	8004cce <sbrk_aligned+0x22>
 8004cdc:	1a21      	subs	r1, r4, r0
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f000 fc9e 	bl	8005620 <_sbrk_r>
 8004ce4:	3001      	adds	r0, #1
 8004ce6:	d1f2      	bne.n	8004cce <sbrk_aligned+0x22>
 8004ce8:	e7ef      	b.n	8004cca <sbrk_aligned+0x1e>
 8004cea:	bf00      	nop
 8004cec:	2000079c 	.word	0x2000079c

08004cf0 <_malloc_r>:
 8004cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cf4:	1ccd      	adds	r5, r1, #3
 8004cf6:	f025 0503 	bic.w	r5, r5, #3
 8004cfa:	3508      	adds	r5, #8
 8004cfc:	2d0c      	cmp	r5, #12
 8004cfe:	bf38      	it	cc
 8004d00:	250c      	movcc	r5, #12
 8004d02:	2d00      	cmp	r5, #0
 8004d04:	4606      	mov	r6, r0
 8004d06:	db01      	blt.n	8004d0c <_malloc_r+0x1c>
 8004d08:	42a9      	cmp	r1, r5
 8004d0a:	d904      	bls.n	8004d16 <_malloc_r+0x26>
 8004d0c:	230c      	movs	r3, #12
 8004d0e:	6033      	str	r3, [r6, #0]
 8004d10:	2000      	movs	r0, #0
 8004d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004dec <_malloc_r+0xfc>
 8004d1a:	f000 f869 	bl	8004df0 <__malloc_lock>
 8004d1e:	f8d8 3000 	ldr.w	r3, [r8]
 8004d22:	461c      	mov	r4, r3
 8004d24:	bb44      	cbnz	r4, 8004d78 <_malloc_r+0x88>
 8004d26:	4629      	mov	r1, r5
 8004d28:	4630      	mov	r0, r6
 8004d2a:	f7ff ffbf 	bl	8004cac <sbrk_aligned>
 8004d2e:	1c43      	adds	r3, r0, #1
 8004d30:	4604      	mov	r4, r0
 8004d32:	d158      	bne.n	8004de6 <_malloc_r+0xf6>
 8004d34:	f8d8 4000 	ldr.w	r4, [r8]
 8004d38:	4627      	mov	r7, r4
 8004d3a:	2f00      	cmp	r7, #0
 8004d3c:	d143      	bne.n	8004dc6 <_malloc_r+0xd6>
 8004d3e:	2c00      	cmp	r4, #0
 8004d40:	d04b      	beq.n	8004dda <_malloc_r+0xea>
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	4639      	mov	r1, r7
 8004d46:	4630      	mov	r0, r6
 8004d48:	eb04 0903 	add.w	r9, r4, r3
 8004d4c:	f000 fc68 	bl	8005620 <_sbrk_r>
 8004d50:	4581      	cmp	r9, r0
 8004d52:	d142      	bne.n	8004dda <_malloc_r+0xea>
 8004d54:	6821      	ldr	r1, [r4, #0]
 8004d56:	4630      	mov	r0, r6
 8004d58:	1a6d      	subs	r5, r5, r1
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	f7ff ffa6 	bl	8004cac <sbrk_aligned>
 8004d60:	3001      	adds	r0, #1
 8004d62:	d03a      	beq.n	8004dda <_malloc_r+0xea>
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	442b      	add	r3, r5
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	bb62      	cbnz	r2, 8004dcc <_malloc_r+0xdc>
 8004d72:	f8c8 7000 	str.w	r7, [r8]
 8004d76:	e00f      	b.n	8004d98 <_malloc_r+0xa8>
 8004d78:	6822      	ldr	r2, [r4, #0]
 8004d7a:	1b52      	subs	r2, r2, r5
 8004d7c:	d420      	bmi.n	8004dc0 <_malloc_r+0xd0>
 8004d7e:	2a0b      	cmp	r2, #11
 8004d80:	d917      	bls.n	8004db2 <_malloc_r+0xc2>
 8004d82:	1961      	adds	r1, r4, r5
 8004d84:	42a3      	cmp	r3, r4
 8004d86:	6025      	str	r5, [r4, #0]
 8004d88:	bf18      	it	ne
 8004d8a:	6059      	strne	r1, [r3, #4]
 8004d8c:	6863      	ldr	r3, [r4, #4]
 8004d8e:	bf08      	it	eq
 8004d90:	f8c8 1000 	streq.w	r1, [r8]
 8004d94:	5162      	str	r2, [r4, r5]
 8004d96:	604b      	str	r3, [r1, #4]
 8004d98:	4630      	mov	r0, r6
 8004d9a:	f000 f82f 	bl	8004dfc <__malloc_unlock>
 8004d9e:	f104 000b 	add.w	r0, r4, #11
 8004da2:	1d23      	adds	r3, r4, #4
 8004da4:	f020 0007 	bic.w	r0, r0, #7
 8004da8:	1ac2      	subs	r2, r0, r3
 8004daa:	bf1c      	itt	ne
 8004dac:	1a1b      	subne	r3, r3, r0
 8004dae:	50a3      	strne	r3, [r4, r2]
 8004db0:	e7af      	b.n	8004d12 <_malloc_r+0x22>
 8004db2:	6862      	ldr	r2, [r4, #4]
 8004db4:	42a3      	cmp	r3, r4
 8004db6:	bf0c      	ite	eq
 8004db8:	f8c8 2000 	streq.w	r2, [r8]
 8004dbc:	605a      	strne	r2, [r3, #4]
 8004dbe:	e7eb      	b.n	8004d98 <_malloc_r+0xa8>
 8004dc0:	4623      	mov	r3, r4
 8004dc2:	6864      	ldr	r4, [r4, #4]
 8004dc4:	e7ae      	b.n	8004d24 <_malloc_r+0x34>
 8004dc6:	463c      	mov	r4, r7
 8004dc8:	687f      	ldr	r7, [r7, #4]
 8004dca:	e7b6      	b.n	8004d3a <_malloc_r+0x4a>
 8004dcc:	461a      	mov	r2, r3
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	42a3      	cmp	r3, r4
 8004dd2:	d1fb      	bne.n	8004dcc <_malloc_r+0xdc>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	6053      	str	r3, [r2, #4]
 8004dd8:	e7de      	b.n	8004d98 <_malloc_r+0xa8>
 8004dda:	230c      	movs	r3, #12
 8004ddc:	4630      	mov	r0, r6
 8004dde:	6033      	str	r3, [r6, #0]
 8004de0:	f000 f80c 	bl	8004dfc <__malloc_unlock>
 8004de4:	e794      	b.n	8004d10 <_malloc_r+0x20>
 8004de6:	6005      	str	r5, [r0, #0]
 8004de8:	e7d6      	b.n	8004d98 <_malloc_r+0xa8>
 8004dea:	bf00      	nop
 8004dec:	200007a0 	.word	0x200007a0

08004df0 <__malloc_lock>:
 8004df0:	4801      	ldr	r0, [pc, #4]	@ (8004df8 <__malloc_lock+0x8>)
 8004df2:	f7ff bf10 	b.w	8004c16 <__retarget_lock_acquire_recursive>
 8004df6:	bf00      	nop
 8004df8:	20000798 	.word	0x20000798

08004dfc <__malloc_unlock>:
 8004dfc:	4801      	ldr	r0, [pc, #4]	@ (8004e04 <__malloc_unlock+0x8>)
 8004dfe:	f7ff bf0b 	b.w	8004c18 <__retarget_lock_release_recursive>
 8004e02:	bf00      	nop
 8004e04:	20000798 	.word	0x20000798

08004e08 <__sfputc_r>:
 8004e08:	6893      	ldr	r3, [r2, #8]
 8004e0a:	b410      	push	{r4}
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	6093      	str	r3, [r2, #8]
 8004e12:	da07      	bge.n	8004e24 <__sfputc_r+0x1c>
 8004e14:	6994      	ldr	r4, [r2, #24]
 8004e16:	42a3      	cmp	r3, r4
 8004e18:	db01      	blt.n	8004e1e <__sfputc_r+0x16>
 8004e1a:	290a      	cmp	r1, #10
 8004e1c:	d102      	bne.n	8004e24 <__sfputc_r+0x1c>
 8004e1e:	bc10      	pop	{r4}
 8004e20:	f000 bb6a 	b.w	80054f8 <__swbuf_r>
 8004e24:	6813      	ldr	r3, [r2, #0]
 8004e26:	1c58      	adds	r0, r3, #1
 8004e28:	6010      	str	r0, [r2, #0]
 8004e2a:	7019      	strb	r1, [r3, #0]
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	bc10      	pop	{r4}
 8004e30:	4770      	bx	lr

08004e32 <__sfputs_r>:
 8004e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e34:	4606      	mov	r6, r0
 8004e36:	460f      	mov	r7, r1
 8004e38:	4614      	mov	r4, r2
 8004e3a:	18d5      	adds	r5, r2, r3
 8004e3c:	42ac      	cmp	r4, r5
 8004e3e:	d101      	bne.n	8004e44 <__sfputs_r+0x12>
 8004e40:	2000      	movs	r0, #0
 8004e42:	e007      	b.n	8004e54 <__sfputs_r+0x22>
 8004e44:	463a      	mov	r2, r7
 8004e46:	4630      	mov	r0, r6
 8004e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e4c:	f7ff ffdc 	bl	8004e08 <__sfputc_r>
 8004e50:	1c43      	adds	r3, r0, #1
 8004e52:	d1f3      	bne.n	8004e3c <__sfputs_r+0xa>
 8004e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e58 <_vfiprintf_r>:
 8004e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e5c:	460d      	mov	r5, r1
 8004e5e:	4614      	mov	r4, r2
 8004e60:	4698      	mov	r8, r3
 8004e62:	4606      	mov	r6, r0
 8004e64:	b09d      	sub	sp, #116	@ 0x74
 8004e66:	b118      	cbz	r0, 8004e70 <_vfiprintf_r+0x18>
 8004e68:	6a03      	ldr	r3, [r0, #32]
 8004e6a:	b90b      	cbnz	r3, 8004e70 <_vfiprintf_r+0x18>
 8004e6c:	f7ff fdce 	bl	8004a0c <__sinit>
 8004e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e72:	07d9      	lsls	r1, r3, #31
 8004e74:	d405      	bmi.n	8004e82 <_vfiprintf_r+0x2a>
 8004e76:	89ab      	ldrh	r3, [r5, #12]
 8004e78:	059a      	lsls	r2, r3, #22
 8004e7a:	d402      	bmi.n	8004e82 <_vfiprintf_r+0x2a>
 8004e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e7e:	f7ff feca 	bl	8004c16 <__retarget_lock_acquire_recursive>
 8004e82:	89ab      	ldrh	r3, [r5, #12]
 8004e84:	071b      	lsls	r3, r3, #28
 8004e86:	d501      	bpl.n	8004e8c <_vfiprintf_r+0x34>
 8004e88:	692b      	ldr	r3, [r5, #16]
 8004e8a:	b99b      	cbnz	r3, 8004eb4 <_vfiprintf_r+0x5c>
 8004e8c:	4629      	mov	r1, r5
 8004e8e:	4630      	mov	r0, r6
 8004e90:	f000 fb70 	bl	8005574 <__swsetup_r>
 8004e94:	b170      	cbz	r0, 8004eb4 <_vfiprintf_r+0x5c>
 8004e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e98:	07dc      	lsls	r4, r3, #31
 8004e9a:	d504      	bpl.n	8004ea6 <_vfiprintf_r+0x4e>
 8004e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea0:	b01d      	add	sp, #116	@ 0x74
 8004ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea6:	89ab      	ldrh	r3, [r5, #12]
 8004ea8:	0598      	lsls	r0, r3, #22
 8004eaa:	d4f7      	bmi.n	8004e9c <_vfiprintf_r+0x44>
 8004eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004eae:	f7ff feb3 	bl	8004c18 <__retarget_lock_release_recursive>
 8004eb2:	e7f3      	b.n	8004e9c <_vfiprintf_r+0x44>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eb8:	2320      	movs	r3, #32
 8004eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ebe:	2330      	movs	r3, #48	@ 0x30
 8004ec0:	f04f 0901 	mov.w	r9, #1
 8004ec4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ec8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005074 <_vfiprintf_r+0x21c>
 8004ecc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ed0:	4623      	mov	r3, r4
 8004ed2:	469a      	mov	sl, r3
 8004ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ed8:	b10a      	cbz	r2, 8004ede <_vfiprintf_r+0x86>
 8004eda:	2a25      	cmp	r2, #37	@ 0x25
 8004edc:	d1f9      	bne.n	8004ed2 <_vfiprintf_r+0x7a>
 8004ede:	ebba 0b04 	subs.w	fp, sl, r4
 8004ee2:	d00b      	beq.n	8004efc <_vfiprintf_r+0xa4>
 8004ee4:	465b      	mov	r3, fp
 8004ee6:	4622      	mov	r2, r4
 8004ee8:	4629      	mov	r1, r5
 8004eea:	4630      	mov	r0, r6
 8004eec:	f7ff ffa1 	bl	8004e32 <__sfputs_r>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	f000 80a7 	beq.w	8005044 <_vfiprintf_r+0x1ec>
 8004ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ef8:	445a      	add	r2, fp
 8004efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8004efc:	f89a 3000 	ldrb.w	r3, [sl]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 809f 	beq.w	8005044 <_vfiprintf_r+0x1ec>
 8004f06:	2300      	movs	r3, #0
 8004f08:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f10:	f10a 0a01 	add.w	sl, sl, #1
 8004f14:	9304      	str	r3, [sp, #16]
 8004f16:	9307      	str	r3, [sp, #28]
 8004f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f1e:	4654      	mov	r4, sl
 8004f20:	2205      	movs	r2, #5
 8004f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f26:	4853      	ldr	r0, [pc, #332]	@ (8005074 <_vfiprintf_r+0x21c>)
 8004f28:	f000 fb8a 	bl	8005640 <memchr>
 8004f2c:	9a04      	ldr	r2, [sp, #16]
 8004f2e:	b9d8      	cbnz	r0, 8004f68 <_vfiprintf_r+0x110>
 8004f30:	06d1      	lsls	r1, r2, #27
 8004f32:	bf44      	itt	mi
 8004f34:	2320      	movmi	r3, #32
 8004f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f3a:	0713      	lsls	r3, r2, #28
 8004f3c:	bf44      	itt	mi
 8004f3e:	232b      	movmi	r3, #43	@ 0x2b
 8004f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f44:	f89a 3000 	ldrb.w	r3, [sl]
 8004f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f4a:	d015      	beq.n	8004f78 <_vfiprintf_r+0x120>
 8004f4c:	4654      	mov	r4, sl
 8004f4e:	2000      	movs	r0, #0
 8004f50:	f04f 0c0a 	mov.w	ip, #10
 8004f54:	9a07      	ldr	r2, [sp, #28]
 8004f56:	4621      	mov	r1, r4
 8004f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f5c:	3b30      	subs	r3, #48	@ 0x30
 8004f5e:	2b09      	cmp	r3, #9
 8004f60:	d94b      	bls.n	8004ffa <_vfiprintf_r+0x1a2>
 8004f62:	b1b0      	cbz	r0, 8004f92 <_vfiprintf_r+0x13a>
 8004f64:	9207      	str	r2, [sp, #28]
 8004f66:	e014      	b.n	8004f92 <_vfiprintf_r+0x13a>
 8004f68:	eba0 0308 	sub.w	r3, r0, r8
 8004f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8004f70:	4313      	orrs	r3, r2
 8004f72:	46a2      	mov	sl, r4
 8004f74:	9304      	str	r3, [sp, #16]
 8004f76:	e7d2      	b.n	8004f1e <_vfiprintf_r+0xc6>
 8004f78:	9b03      	ldr	r3, [sp, #12]
 8004f7a:	1d19      	adds	r1, r3, #4
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	9103      	str	r1, [sp, #12]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	bfbb      	ittet	lt
 8004f84:	425b      	neglt	r3, r3
 8004f86:	f042 0202 	orrlt.w	r2, r2, #2
 8004f8a:	9307      	strge	r3, [sp, #28]
 8004f8c:	9307      	strlt	r3, [sp, #28]
 8004f8e:	bfb8      	it	lt
 8004f90:	9204      	strlt	r2, [sp, #16]
 8004f92:	7823      	ldrb	r3, [r4, #0]
 8004f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f96:	d10a      	bne.n	8004fae <_vfiprintf_r+0x156>
 8004f98:	7863      	ldrb	r3, [r4, #1]
 8004f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f9c:	d132      	bne.n	8005004 <_vfiprintf_r+0x1ac>
 8004f9e:	9b03      	ldr	r3, [sp, #12]
 8004fa0:	3402      	adds	r4, #2
 8004fa2:	1d1a      	adds	r2, r3, #4
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	9203      	str	r2, [sp, #12]
 8004fa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fac:	9305      	str	r3, [sp, #20]
 8004fae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005078 <_vfiprintf_r+0x220>
 8004fb2:	2203      	movs	r2, #3
 8004fb4:	4650      	mov	r0, sl
 8004fb6:	7821      	ldrb	r1, [r4, #0]
 8004fb8:	f000 fb42 	bl	8005640 <memchr>
 8004fbc:	b138      	cbz	r0, 8004fce <_vfiprintf_r+0x176>
 8004fbe:	2240      	movs	r2, #64	@ 0x40
 8004fc0:	9b04      	ldr	r3, [sp, #16]
 8004fc2:	eba0 000a 	sub.w	r0, r0, sl
 8004fc6:	4082      	lsls	r2, r0
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	3401      	adds	r4, #1
 8004fcc:	9304      	str	r3, [sp, #16]
 8004fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fd2:	2206      	movs	r2, #6
 8004fd4:	4829      	ldr	r0, [pc, #164]	@ (800507c <_vfiprintf_r+0x224>)
 8004fd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004fda:	f000 fb31 	bl	8005640 <memchr>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	d03f      	beq.n	8005062 <_vfiprintf_r+0x20a>
 8004fe2:	4b27      	ldr	r3, [pc, #156]	@ (8005080 <_vfiprintf_r+0x228>)
 8004fe4:	bb1b      	cbnz	r3, 800502e <_vfiprintf_r+0x1d6>
 8004fe6:	9b03      	ldr	r3, [sp, #12]
 8004fe8:	3307      	adds	r3, #7
 8004fea:	f023 0307 	bic.w	r3, r3, #7
 8004fee:	3308      	adds	r3, #8
 8004ff0:	9303      	str	r3, [sp, #12]
 8004ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ff4:	443b      	add	r3, r7
 8004ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ff8:	e76a      	b.n	8004ed0 <_vfiprintf_r+0x78>
 8004ffa:	460c      	mov	r4, r1
 8004ffc:	2001      	movs	r0, #1
 8004ffe:	fb0c 3202 	mla	r2, ip, r2, r3
 8005002:	e7a8      	b.n	8004f56 <_vfiprintf_r+0xfe>
 8005004:	2300      	movs	r3, #0
 8005006:	f04f 0c0a 	mov.w	ip, #10
 800500a:	4619      	mov	r1, r3
 800500c:	3401      	adds	r4, #1
 800500e:	9305      	str	r3, [sp, #20]
 8005010:	4620      	mov	r0, r4
 8005012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005016:	3a30      	subs	r2, #48	@ 0x30
 8005018:	2a09      	cmp	r2, #9
 800501a:	d903      	bls.n	8005024 <_vfiprintf_r+0x1cc>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0c6      	beq.n	8004fae <_vfiprintf_r+0x156>
 8005020:	9105      	str	r1, [sp, #20]
 8005022:	e7c4      	b.n	8004fae <_vfiprintf_r+0x156>
 8005024:	4604      	mov	r4, r0
 8005026:	2301      	movs	r3, #1
 8005028:	fb0c 2101 	mla	r1, ip, r1, r2
 800502c:	e7f0      	b.n	8005010 <_vfiprintf_r+0x1b8>
 800502e:	ab03      	add	r3, sp, #12
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	462a      	mov	r2, r5
 8005034:	4630      	mov	r0, r6
 8005036:	4b13      	ldr	r3, [pc, #76]	@ (8005084 <_vfiprintf_r+0x22c>)
 8005038:	a904      	add	r1, sp, #16
 800503a:	f3af 8000 	nop.w
 800503e:	4607      	mov	r7, r0
 8005040:	1c78      	adds	r0, r7, #1
 8005042:	d1d6      	bne.n	8004ff2 <_vfiprintf_r+0x19a>
 8005044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005046:	07d9      	lsls	r1, r3, #31
 8005048:	d405      	bmi.n	8005056 <_vfiprintf_r+0x1fe>
 800504a:	89ab      	ldrh	r3, [r5, #12]
 800504c:	059a      	lsls	r2, r3, #22
 800504e:	d402      	bmi.n	8005056 <_vfiprintf_r+0x1fe>
 8005050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005052:	f7ff fde1 	bl	8004c18 <__retarget_lock_release_recursive>
 8005056:	89ab      	ldrh	r3, [r5, #12]
 8005058:	065b      	lsls	r3, r3, #25
 800505a:	f53f af1f 	bmi.w	8004e9c <_vfiprintf_r+0x44>
 800505e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005060:	e71e      	b.n	8004ea0 <_vfiprintf_r+0x48>
 8005062:	ab03      	add	r3, sp, #12
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	462a      	mov	r2, r5
 8005068:	4630      	mov	r0, r6
 800506a:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <_vfiprintf_r+0x22c>)
 800506c:	a904      	add	r1, sp, #16
 800506e:	f000 f87d 	bl	800516c <_printf_i>
 8005072:	e7e4      	b.n	800503e <_vfiprintf_r+0x1e6>
 8005074:	080057ec 	.word	0x080057ec
 8005078:	080057f2 	.word	0x080057f2
 800507c:	080057f6 	.word	0x080057f6
 8005080:	00000000 	.word	0x00000000
 8005084:	08004e33 	.word	0x08004e33

08005088 <_printf_common>:
 8005088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800508c:	4616      	mov	r6, r2
 800508e:	4698      	mov	r8, r3
 8005090:	688a      	ldr	r2, [r1, #8]
 8005092:	690b      	ldr	r3, [r1, #16]
 8005094:	4607      	mov	r7, r0
 8005096:	4293      	cmp	r3, r2
 8005098:	bfb8      	it	lt
 800509a:	4613      	movlt	r3, r2
 800509c:	6033      	str	r3, [r6, #0]
 800509e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050a2:	460c      	mov	r4, r1
 80050a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050a8:	b10a      	cbz	r2, 80050ae <_printf_common+0x26>
 80050aa:	3301      	adds	r3, #1
 80050ac:	6033      	str	r3, [r6, #0]
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	0699      	lsls	r1, r3, #26
 80050b2:	bf42      	ittt	mi
 80050b4:	6833      	ldrmi	r3, [r6, #0]
 80050b6:	3302      	addmi	r3, #2
 80050b8:	6033      	strmi	r3, [r6, #0]
 80050ba:	6825      	ldr	r5, [r4, #0]
 80050bc:	f015 0506 	ands.w	r5, r5, #6
 80050c0:	d106      	bne.n	80050d0 <_printf_common+0x48>
 80050c2:	f104 0a19 	add.w	sl, r4, #25
 80050c6:	68e3      	ldr	r3, [r4, #12]
 80050c8:	6832      	ldr	r2, [r6, #0]
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	42ab      	cmp	r3, r5
 80050ce:	dc2b      	bgt.n	8005128 <_printf_common+0xa0>
 80050d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050d4:	6822      	ldr	r2, [r4, #0]
 80050d6:	3b00      	subs	r3, #0
 80050d8:	bf18      	it	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	0692      	lsls	r2, r2, #26
 80050de:	d430      	bmi.n	8005142 <_printf_common+0xba>
 80050e0:	4641      	mov	r1, r8
 80050e2:	4638      	mov	r0, r7
 80050e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050e8:	47c8      	blx	r9
 80050ea:	3001      	adds	r0, #1
 80050ec:	d023      	beq.n	8005136 <_printf_common+0xae>
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	6922      	ldr	r2, [r4, #16]
 80050f2:	f003 0306 	and.w	r3, r3, #6
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	bf14      	ite	ne
 80050fa:	2500      	movne	r5, #0
 80050fc:	6833      	ldreq	r3, [r6, #0]
 80050fe:	f04f 0600 	mov.w	r6, #0
 8005102:	bf08      	it	eq
 8005104:	68e5      	ldreq	r5, [r4, #12]
 8005106:	f104 041a 	add.w	r4, r4, #26
 800510a:	bf08      	it	eq
 800510c:	1aed      	subeq	r5, r5, r3
 800510e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005112:	bf08      	it	eq
 8005114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005118:	4293      	cmp	r3, r2
 800511a:	bfc4      	itt	gt
 800511c:	1a9b      	subgt	r3, r3, r2
 800511e:	18ed      	addgt	r5, r5, r3
 8005120:	42b5      	cmp	r5, r6
 8005122:	d11a      	bne.n	800515a <_printf_common+0xd2>
 8005124:	2000      	movs	r0, #0
 8005126:	e008      	b.n	800513a <_printf_common+0xb2>
 8005128:	2301      	movs	r3, #1
 800512a:	4652      	mov	r2, sl
 800512c:	4641      	mov	r1, r8
 800512e:	4638      	mov	r0, r7
 8005130:	47c8      	blx	r9
 8005132:	3001      	adds	r0, #1
 8005134:	d103      	bne.n	800513e <_printf_common+0xb6>
 8005136:	f04f 30ff 	mov.w	r0, #4294967295
 800513a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800513e:	3501      	adds	r5, #1
 8005140:	e7c1      	b.n	80050c6 <_printf_common+0x3e>
 8005142:	2030      	movs	r0, #48	@ 0x30
 8005144:	18e1      	adds	r1, r4, r3
 8005146:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005150:	4422      	add	r2, r4
 8005152:	3302      	adds	r3, #2
 8005154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005158:	e7c2      	b.n	80050e0 <_printf_common+0x58>
 800515a:	2301      	movs	r3, #1
 800515c:	4622      	mov	r2, r4
 800515e:	4641      	mov	r1, r8
 8005160:	4638      	mov	r0, r7
 8005162:	47c8      	blx	r9
 8005164:	3001      	adds	r0, #1
 8005166:	d0e6      	beq.n	8005136 <_printf_common+0xae>
 8005168:	3601      	adds	r6, #1
 800516a:	e7d9      	b.n	8005120 <_printf_common+0x98>

0800516c <_printf_i>:
 800516c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005170:	7e0f      	ldrb	r7, [r1, #24]
 8005172:	4691      	mov	r9, r2
 8005174:	2f78      	cmp	r7, #120	@ 0x78
 8005176:	4680      	mov	r8, r0
 8005178:	460c      	mov	r4, r1
 800517a:	469a      	mov	sl, r3
 800517c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800517e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005182:	d807      	bhi.n	8005194 <_printf_i+0x28>
 8005184:	2f62      	cmp	r7, #98	@ 0x62
 8005186:	d80a      	bhi.n	800519e <_printf_i+0x32>
 8005188:	2f00      	cmp	r7, #0
 800518a:	f000 80d1 	beq.w	8005330 <_printf_i+0x1c4>
 800518e:	2f58      	cmp	r7, #88	@ 0x58
 8005190:	f000 80b8 	beq.w	8005304 <_printf_i+0x198>
 8005194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005198:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800519c:	e03a      	b.n	8005214 <_printf_i+0xa8>
 800519e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051a2:	2b15      	cmp	r3, #21
 80051a4:	d8f6      	bhi.n	8005194 <_printf_i+0x28>
 80051a6:	a101      	add	r1, pc, #4	@ (adr r1, 80051ac <_printf_i+0x40>)
 80051a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051ac:	08005205 	.word	0x08005205
 80051b0:	08005219 	.word	0x08005219
 80051b4:	08005195 	.word	0x08005195
 80051b8:	08005195 	.word	0x08005195
 80051bc:	08005195 	.word	0x08005195
 80051c0:	08005195 	.word	0x08005195
 80051c4:	08005219 	.word	0x08005219
 80051c8:	08005195 	.word	0x08005195
 80051cc:	08005195 	.word	0x08005195
 80051d0:	08005195 	.word	0x08005195
 80051d4:	08005195 	.word	0x08005195
 80051d8:	08005317 	.word	0x08005317
 80051dc:	08005243 	.word	0x08005243
 80051e0:	080052d1 	.word	0x080052d1
 80051e4:	08005195 	.word	0x08005195
 80051e8:	08005195 	.word	0x08005195
 80051ec:	08005339 	.word	0x08005339
 80051f0:	08005195 	.word	0x08005195
 80051f4:	08005243 	.word	0x08005243
 80051f8:	08005195 	.word	0x08005195
 80051fc:	08005195 	.word	0x08005195
 8005200:	080052d9 	.word	0x080052d9
 8005204:	6833      	ldr	r3, [r6, #0]
 8005206:	1d1a      	adds	r2, r3, #4
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6032      	str	r2, [r6, #0]
 800520c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005214:	2301      	movs	r3, #1
 8005216:	e09c      	b.n	8005352 <_printf_i+0x1e6>
 8005218:	6833      	ldr	r3, [r6, #0]
 800521a:	6820      	ldr	r0, [r4, #0]
 800521c:	1d19      	adds	r1, r3, #4
 800521e:	6031      	str	r1, [r6, #0]
 8005220:	0606      	lsls	r6, r0, #24
 8005222:	d501      	bpl.n	8005228 <_printf_i+0xbc>
 8005224:	681d      	ldr	r5, [r3, #0]
 8005226:	e003      	b.n	8005230 <_printf_i+0xc4>
 8005228:	0645      	lsls	r5, r0, #25
 800522a:	d5fb      	bpl.n	8005224 <_printf_i+0xb8>
 800522c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005230:	2d00      	cmp	r5, #0
 8005232:	da03      	bge.n	800523c <_printf_i+0xd0>
 8005234:	232d      	movs	r3, #45	@ 0x2d
 8005236:	426d      	negs	r5, r5
 8005238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800523c:	230a      	movs	r3, #10
 800523e:	4858      	ldr	r0, [pc, #352]	@ (80053a0 <_printf_i+0x234>)
 8005240:	e011      	b.n	8005266 <_printf_i+0xfa>
 8005242:	6821      	ldr	r1, [r4, #0]
 8005244:	6833      	ldr	r3, [r6, #0]
 8005246:	0608      	lsls	r0, r1, #24
 8005248:	f853 5b04 	ldr.w	r5, [r3], #4
 800524c:	d402      	bmi.n	8005254 <_printf_i+0xe8>
 800524e:	0649      	lsls	r1, r1, #25
 8005250:	bf48      	it	mi
 8005252:	b2ad      	uxthmi	r5, r5
 8005254:	2f6f      	cmp	r7, #111	@ 0x6f
 8005256:	6033      	str	r3, [r6, #0]
 8005258:	bf14      	ite	ne
 800525a:	230a      	movne	r3, #10
 800525c:	2308      	moveq	r3, #8
 800525e:	4850      	ldr	r0, [pc, #320]	@ (80053a0 <_printf_i+0x234>)
 8005260:	2100      	movs	r1, #0
 8005262:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005266:	6866      	ldr	r6, [r4, #4]
 8005268:	2e00      	cmp	r6, #0
 800526a:	60a6      	str	r6, [r4, #8]
 800526c:	db05      	blt.n	800527a <_printf_i+0x10e>
 800526e:	6821      	ldr	r1, [r4, #0]
 8005270:	432e      	orrs	r6, r5
 8005272:	f021 0104 	bic.w	r1, r1, #4
 8005276:	6021      	str	r1, [r4, #0]
 8005278:	d04b      	beq.n	8005312 <_printf_i+0x1a6>
 800527a:	4616      	mov	r6, r2
 800527c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005280:	fb03 5711 	mls	r7, r3, r1, r5
 8005284:	5dc7      	ldrb	r7, [r0, r7]
 8005286:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800528a:	462f      	mov	r7, r5
 800528c:	42bb      	cmp	r3, r7
 800528e:	460d      	mov	r5, r1
 8005290:	d9f4      	bls.n	800527c <_printf_i+0x110>
 8005292:	2b08      	cmp	r3, #8
 8005294:	d10b      	bne.n	80052ae <_printf_i+0x142>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	07df      	lsls	r7, r3, #31
 800529a:	d508      	bpl.n	80052ae <_printf_i+0x142>
 800529c:	6923      	ldr	r3, [r4, #16]
 800529e:	6861      	ldr	r1, [r4, #4]
 80052a0:	4299      	cmp	r1, r3
 80052a2:	bfde      	ittt	le
 80052a4:	2330      	movle	r3, #48	@ 0x30
 80052a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052ae:	1b92      	subs	r2, r2, r6
 80052b0:	6122      	str	r2, [r4, #16]
 80052b2:	464b      	mov	r3, r9
 80052b4:	4621      	mov	r1, r4
 80052b6:	4640      	mov	r0, r8
 80052b8:	f8cd a000 	str.w	sl, [sp]
 80052bc:	aa03      	add	r2, sp, #12
 80052be:	f7ff fee3 	bl	8005088 <_printf_common>
 80052c2:	3001      	adds	r0, #1
 80052c4:	d14a      	bne.n	800535c <_printf_i+0x1f0>
 80052c6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ca:	b004      	add	sp, #16
 80052cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	f043 0320 	orr.w	r3, r3, #32
 80052d6:	6023      	str	r3, [r4, #0]
 80052d8:	2778      	movs	r7, #120	@ 0x78
 80052da:	4832      	ldr	r0, [pc, #200]	@ (80053a4 <_printf_i+0x238>)
 80052dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	6831      	ldr	r1, [r6, #0]
 80052e4:	061f      	lsls	r7, r3, #24
 80052e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80052ea:	d402      	bmi.n	80052f2 <_printf_i+0x186>
 80052ec:	065f      	lsls	r7, r3, #25
 80052ee:	bf48      	it	mi
 80052f0:	b2ad      	uxthmi	r5, r5
 80052f2:	6031      	str	r1, [r6, #0]
 80052f4:	07d9      	lsls	r1, r3, #31
 80052f6:	bf44      	itt	mi
 80052f8:	f043 0320 	orrmi.w	r3, r3, #32
 80052fc:	6023      	strmi	r3, [r4, #0]
 80052fe:	b11d      	cbz	r5, 8005308 <_printf_i+0x19c>
 8005300:	2310      	movs	r3, #16
 8005302:	e7ad      	b.n	8005260 <_printf_i+0xf4>
 8005304:	4826      	ldr	r0, [pc, #152]	@ (80053a0 <_printf_i+0x234>)
 8005306:	e7e9      	b.n	80052dc <_printf_i+0x170>
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	f023 0320 	bic.w	r3, r3, #32
 800530e:	6023      	str	r3, [r4, #0]
 8005310:	e7f6      	b.n	8005300 <_printf_i+0x194>
 8005312:	4616      	mov	r6, r2
 8005314:	e7bd      	b.n	8005292 <_printf_i+0x126>
 8005316:	6833      	ldr	r3, [r6, #0]
 8005318:	6825      	ldr	r5, [r4, #0]
 800531a:	1d18      	adds	r0, r3, #4
 800531c:	6961      	ldr	r1, [r4, #20]
 800531e:	6030      	str	r0, [r6, #0]
 8005320:	062e      	lsls	r6, r5, #24
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	d501      	bpl.n	800532a <_printf_i+0x1be>
 8005326:	6019      	str	r1, [r3, #0]
 8005328:	e002      	b.n	8005330 <_printf_i+0x1c4>
 800532a:	0668      	lsls	r0, r5, #25
 800532c:	d5fb      	bpl.n	8005326 <_printf_i+0x1ba>
 800532e:	8019      	strh	r1, [r3, #0]
 8005330:	2300      	movs	r3, #0
 8005332:	4616      	mov	r6, r2
 8005334:	6123      	str	r3, [r4, #16]
 8005336:	e7bc      	b.n	80052b2 <_printf_i+0x146>
 8005338:	6833      	ldr	r3, [r6, #0]
 800533a:	2100      	movs	r1, #0
 800533c:	1d1a      	adds	r2, r3, #4
 800533e:	6032      	str	r2, [r6, #0]
 8005340:	681e      	ldr	r6, [r3, #0]
 8005342:	6862      	ldr	r2, [r4, #4]
 8005344:	4630      	mov	r0, r6
 8005346:	f000 f97b 	bl	8005640 <memchr>
 800534a:	b108      	cbz	r0, 8005350 <_printf_i+0x1e4>
 800534c:	1b80      	subs	r0, r0, r6
 800534e:	6060      	str	r0, [r4, #4]
 8005350:	6863      	ldr	r3, [r4, #4]
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	2300      	movs	r3, #0
 8005356:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800535a:	e7aa      	b.n	80052b2 <_printf_i+0x146>
 800535c:	4632      	mov	r2, r6
 800535e:	4649      	mov	r1, r9
 8005360:	4640      	mov	r0, r8
 8005362:	6923      	ldr	r3, [r4, #16]
 8005364:	47d0      	blx	sl
 8005366:	3001      	adds	r0, #1
 8005368:	d0ad      	beq.n	80052c6 <_printf_i+0x15a>
 800536a:	6823      	ldr	r3, [r4, #0]
 800536c:	079b      	lsls	r3, r3, #30
 800536e:	d413      	bmi.n	8005398 <_printf_i+0x22c>
 8005370:	68e0      	ldr	r0, [r4, #12]
 8005372:	9b03      	ldr	r3, [sp, #12]
 8005374:	4298      	cmp	r0, r3
 8005376:	bfb8      	it	lt
 8005378:	4618      	movlt	r0, r3
 800537a:	e7a6      	b.n	80052ca <_printf_i+0x15e>
 800537c:	2301      	movs	r3, #1
 800537e:	4632      	mov	r2, r6
 8005380:	4649      	mov	r1, r9
 8005382:	4640      	mov	r0, r8
 8005384:	47d0      	blx	sl
 8005386:	3001      	adds	r0, #1
 8005388:	d09d      	beq.n	80052c6 <_printf_i+0x15a>
 800538a:	3501      	adds	r5, #1
 800538c:	68e3      	ldr	r3, [r4, #12]
 800538e:	9903      	ldr	r1, [sp, #12]
 8005390:	1a5b      	subs	r3, r3, r1
 8005392:	42ab      	cmp	r3, r5
 8005394:	dcf2      	bgt.n	800537c <_printf_i+0x210>
 8005396:	e7eb      	b.n	8005370 <_printf_i+0x204>
 8005398:	2500      	movs	r5, #0
 800539a:	f104 0619 	add.w	r6, r4, #25
 800539e:	e7f5      	b.n	800538c <_printf_i+0x220>
 80053a0:	080057fd 	.word	0x080057fd
 80053a4:	0800580e 	.word	0x0800580e

080053a8 <__sflush_r>:
 80053a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80053ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ae:	0716      	lsls	r6, r2, #28
 80053b0:	4605      	mov	r5, r0
 80053b2:	460c      	mov	r4, r1
 80053b4:	d454      	bmi.n	8005460 <__sflush_r+0xb8>
 80053b6:	684b      	ldr	r3, [r1, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	dc02      	bgt.n	80053c2 <__sflush_r+0x1a>
 80053bc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	dd48      	ble.n	8005454 <__sflush_r+0xac>
 80053c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80053c4:	2e00      	cmp	r6, #0
 80053c6:	d045      	beq.n	8005454 <__sflush_r+0xac>
 80053c8:	2300      	movs	r3, #0
 80053ca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80053ce:	682f      	ldr	r7, [r5, #0]
 80053d0:	6a21      	ldr	r1, [r4, #32]
 80053d2:	602b      	str	r3, [r5, #0]
 80053d4:	d030      	beq.n	8005438 <__sflush_r+0x90>
 80053d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80053d8:	89a3      	ldrh	r3, [r4, #12]
 80053da:	0759      	lsls	r1, r3, #29
 80053dc:	d505      	bpl.n	80053ea <__sflush_r+0x42>
 80053de:	6863      	ldr	r3, [r4, #4]
 80053e0:	1ad2      	subs	r2, r2, r3
 80053e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80053e4:	b10b      	cbz	r3, 80053ea <__sflush_r+0x42>
 80053e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80053e8:	1ad2      	subs	r2, r2, r3
 80053ea:	2300      	movs	r3, #0
 80053ec:	4628      	mov	r0, r5
 80053ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80053f0:	6a21      	ldr	r1, [r4, #32]
 80053f2:	47b0      	blx	r6
 80053f4:	1c43      	adds	r3, r0, #1
 80053f6:	89a3      	ldrh	r3, [r4, #12]
 80053f8:	d106      	bne.n	8005408 <__sflush_r+0x60>
 80053fa:	6829      	ldr	r1, [r5, #0]
 80053fc:	291d      	cmp	r1, #29
 80053fe:	d82b      	bhi.n	8005458 <__sflush_r+0xb0>
 8005400:	4a28      	ldr	r2, [pc, #160]	@ (80054a4 <__sflush_r+0xfc>)
 8005402:	40ca      	lsrs	r2, r1
 8005404:	07d6      	lsls	r6, r2, #31
 8005406:	d527      	bpl.n	8005458 <__sflush_r+0xb0>
 8005408:	2200      	movs	r2, #0
 800540a:	6062      	str	r2, [r4, #4]
 800540c:	6922      	ldr	r2, [r4, #16]
 800540e:	04d9      	lsls	r1, r3, #19
 8005410:	6022      	str	r2, [r4, #0]
 8005412:	d504      	bpl.n	800541e <__sflush_r+0x76>
 8005414:	1c42      	adds	r2, r0, #1
 8005416:	d101      	bne.n	800541c <__sflush_r+0x74>
 8005418:	682b      	ldr	r3, [r5, #0]
 800541a:	b903      	cbnz	r3, 800541e <__sflush_r+0x76>
 800541c:	6560      	str	r0, [r4, #84]	@ 0x54
 800541e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005420:	602f      	str	r7, [r5, #0]
 8005422:	b1b9      	cbz	r1, 8005454 <__sflush_r+0xac>
 8005424:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005428:	4299      	cmp	r1, r3
 800542a:	d002      	beq.n	8005432 <__sflush_r+0x8a>
 800542c:	4628      	mov	r0, r5
 800542e:	f7ff fbf5 	bl	8004c1c <_free_r>
 8005432:	2300      	movs	r3, #0
 8005434:	6363      	str	r3, [r4, #52]	@ 0x34
 8005436:	e00d      	b.n	8005454 <__sflush_r+0xac>
 8005438:	2301      	movs	r3, #1
 800543a:	4628      	mov	r0, r5
 800543c:	47b0      	blx	r6
 800543e:	4602      	mov	r2, r0
 8005440:	1c50      	adds	r0, r2, #1
 8005442:	d1c9      	bne.n	80053d8 <__sflush_r+0x30>
 8005444:	682b      	ldr	r3, [r5, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d0c6      	beq.n	80053d8 <__sflush_r+0x30>
 800544a:	2b1d      	cmp	r3, #29
 800544c:	d001      	beq.n	8005452 <__sflush_r+0xaa>
 800544e:	2b16      	cmp	r3, #22
 8005450:	d11d      	bne.n	800548e <__sflush_r+0xe6>
 8005452:	602f      	str	r7, [r5, #0]
 8005454:	2000      	movs	r0, #0
 8005456:	e021      	b.n	800549c <__sflush_r+0xf4>
 8005458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800545c:	b21b      	sxth	r3, r3
 800545e:	e01a      	b.n	8005496 <__sflush_r+0xee>
 8005460:	690f      	ldr	r7, [r1, #16]
 8005462:	2f00      	cmp	r7, #0
 8005464:	d0f6      	beq.n	8005454 <__sflush_r+0xac>
 8005466:	0793      	lsls	r3, r2, #30
 8005468:	bf18      	it	ne
 800546a:	2300      	movne	r3, #0
 800546c:	680e      	ldr	r6, [r1, #0]
 800546e:	bf08      	it	eq
 8005470:	694b      	ldreq	r3, [r1, #20]
 8005472:	1bf6      	subs	r6, r6, r7
 8005474:	600f      	str	r7, [r1, #0]
 8005476:	608b      	str	r3, [r1, #8]
 8005478:	2e00      	cmp	r6, #0
 800547a:	ddeb      	ble.n	8005454 <__sflush_r+0xac>
 800547c:	4633      	mov	r3, r6
 800547e:	463a      	mov	r2, r7
 8005480:	4628      	mov	r0, r5
 8005482:	6a21      	ldr	r1, [r4, #32]
 8005484:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005488:	47e0      	blx	ip
 800548a:	2800      	cmp	r0, #0
 800548c:	dc07      	bgt.n	800549e <__sflush_r+0xf6>
 800548e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005496:	f04f 30ff 	mov.w	r0, #4294967295
 800549a:	81a3      	strh	r3, [r4, #12]
 800549c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800549e:	4407      	add	r7, r0
 80054a0:	1a36      	subs	r6, r6, r0
 80054a2:	e7e9      	b.n	8005478 <__sflush_r+0xd0>
 80054a4:	20400001 	.word	0x20400001

080054a8 <_fflush_r>:
 80054a8:	b538      	push	{r3, r4, r5, lr}
 80054aa:	690b      	ldr	r3, [r1, #16]
 80054ac:	4605      	mov	r5, r0
 80054ae:	460c      	mov	r4, r1
 80054b0:	b913      	cbnz	r3, 80054b8 <_fflush_r+0x10>
 80054b2:	2500      	movs	r5, #0
 80054b4:	4628      	mov	r0, r5
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	b118      	cbz	r0, 80054c2 <_fflush_r+0x1a>
 80054ba:	6a03      	ldr	r3, [r0, #32]
 80054bc:	b90b      	cbnz	r3, 80054c2 <_fflush_r+0x1a>
 80054be:	f7ff faa5 	bl	8004a0c <__sinit>
 80054c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0f3      	beq.n	80054b2 <_fflush_r+0xa>
 80054ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80054cc:	07d0      	lsls	r0, r2, #31
 80054ce:	d404      	bmi.n	80054da <_fflush_r+0x32>
 80054d0:	0599      	lsls	r1, r3, #22
 80054d2:	d402      	bmi.n	80054da <_fflush_r+0x32>
 80054d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054d6:	f7ff fb9e 	bl	8004c16 <__retarget_lock_acquire_recursive>
 80054da:	4628      	mov	r0, r5
 80054dc:	4621      	mov	r1, r4
 80054de:	f7ff ff63 	bl	80053a8 <__sflush_r>
 80054e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054e4:	4605      	mov	r5, r0
 80054e6:	07da      	lsls	r2, r3, #31
 80054e8:	d4e4      	bmi.n	80054b4 <_fflush_r+0xc>
 80054ea:	89a3      	ldrh	r3, [r4, #12]
 80054ec:	059b      	lsls	r3, r3, #22
 80054ee:	d4e1      	bmi.n	80054b4 <_fflush_r+0xc>
 80054f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054f2:	f7ff fb91 	bl	8004c18 <__retarget_lock_release_recursive>
 80054f6:	e7dd      	b.n	80054b4 <_fflush_r+0xc>

080054f8 <__swbuf_r>:
 80054f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fa:	460e      	mov	r6, r1
 80054fc:	4614      	mov	r4, r2
 80054fe:	4605      	mov	r5, r0
 8005500:	b118      	cbz	r0, 800550a <__swbuf_r+0x12>
 8005502:	6a03      	ldr	r3, [r0, #32]
 8005504:	b90b      	cbnz	r3, 800550a <__swbuf_r+0x12>
 8005506:	f7ff fa81 	bl	8004a0c <__sinit>
 800550a:	69a3      	ldr	r3, [r4, #24]
 800550c:	60a3      	str	r3, [r4, #8]
 800550e:	89a3      	ldrh	r3, [r4, #12]
 8005510:	071a      	lsls	r2, r3, #28
 8005512:	d501      	bpl.n	8005518 <__swbuf_r+0x20>
 8005514:	6923      	ldr	r3, [r4, #16]
 8005516:	b943      	cbnz	r3, 800552a <__swbuf_r+0x32>
 8005518:	4621      	mov	r1, r4
 800551a:	4628      	mov	r0, r5
 800551c:	f000 f82a 	bl	8005574 <__swsetup_r>
 8005520:	b118      	cbz	r0, 800552a <__swbuf_r+0x32>
 8005522:	f04f 37ff 	mov.w	r7, #4294967295
 8005526:	4638      	mov	r0, r7
 8005528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	6922      	ldr	r2, [r4, #16]
 800552e:	b2f6      	uxtb	r6, r6
 8005530:	1a98      	subs	r0, r3, r2
 8005532:	6963      	ldr	r3, [r4, #20]
 8005534:	4637      	mov	r7, r6
 8005536:	4283      	cmp	r3, r0
 8005538:	dc05      	bgt.n	8005546 <__swbuf_r+0x4e>
 800553a:	4621      	mov	r1, r4
 800553c:	4628      	mov	r0, r5
 800553e:	f7ff ffb3 	bl	80054a8 <_fflush_r>
 8005542:	2800      	cmp	r0, #0
 8005544:	d1ed      	bne.n	8005522 <__swbuf_r+0x2a>
 8005546:	68a3      	ldr	r3, [r4, #8]
 8005548:	3b01      	subs	r3, #1
 800554a:	60a3      	str	r3, [r4, #8]
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	1c5a      	adds	r2, r3, #1
 8005550:	6022      	str	r2, [r4, #0]
 8005552:	701e      	strb	r6, [r3, #0]
 8005554:	6962      	ldr	r2, [r4, #20]
 8005556:	1c43      	adds	r3, r0, #1
 8005558:	429a      	cmp	r2, r3
 800555a:	d004      	beq.n	8005566 <__swbuf_r+0x6e>
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	07db      	lsls	r3, r3, #31
 8005560:	d5e1      	bpl.n	8005526 <__swbuf_r+0x2e>
 8005562:	2e0a      	cmp	r6, #10
 8005564:	d1df      	bne.n	8005526 <__swbuf_r+0x2e>
 8005566:	4621      	mov	r1, r4
 8005568:	4628      	mov	r0, r5
 800556a:	f7ff ff9d 	bl	80054a8 <_fflush_r>
 800556e:	2800      	cmp	r0, #0
 8005570:	d0d9      	beq.n	8005526 <__swbuf_r+0x2e>
 8005572:	e7d6      	b.n	8005522 <__swbuf_r+0x2a>

08005574 <__swsetup_r>:
 8005574:	b538      	push	{r3, r4, r5, lr}
 8005576:	4b29      	ldr	r3, [pc, #164]	@ (800561c <__swsetup_r+0xa8>)
 8005578:	4605      	mov	r5, r0
 800557a:	6818      	ldr	r0, [r3, #0]
 800557c:	460c      	mov	r4, r1
 800557e:	b118      	cbz	r0, 8005588 <__swsetup_r+0x14>
 8005580:	6a03      	ldr	r3, [r0, #32]
 8005582:	b90b      	cbnz	r3, 8005588 <__swsetup_r+0x14>
 8005584:	f7ff fa42 	bl	8004a0c <__sinit>
 8005588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800558c:	0719      	lsls	r1, r3, #28
 800558e:	d422      	bmi.n	80055d6 <__swsetup_r+0x62>
 8005590:	06da      	lsls	r2, r3, #27
 8005592:	d407      	bmi.n	80055a4 <__swsetup_r+0x30>
 8005594:	2209      	movs	r2, #9
 8005596:	602a      	str	r2, [r5, #0]
 8005598:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800559c:	f04f 30ff 	mov.w	r0, #4294967295
 80055a0:	81a3      	strh	r3, [r4, #12]
 80055a2:	e033      	b.n	800560c <__swsetup_r+0x98>
 80055a4:	0758      	lsls	r0, r3, #29
 80055a6:	d512      	bpl.n	80055ce <__swsetup_r+0x5a>
 80055a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055aa:	b141      	cbz	r1, 80055be <__swsetup_r+0x4a>
 80055ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055b0:	4299      	cmp	r1, r3
 80055b2:	d002      	beq.n	80055ba <__swsetup_r+0x46>
 80055b4:	4628      	mov	r0, r5
 80055b6:	f7ff fb31 	bl	8004c1c <_free_r>
 80055ba:	2300      	movs	r3, #0
 80055bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80055c4:	81a3      	strh	r3, [r4, #12]
 80055c6:	2300      	movs	r3, #0
 80055c8:	6063      	str	r3, [r4, #4]
 80055ca:	6923      	ldr	r3, [r4, #16]
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	89a3      	ldrh	r3, [r4, #12]
 80055d0:	f043 0308 	orr.w	r3, r3, #8
 80055d4:	81a3      	strh	r3, [r4, #12]
 80055d6:	6923      	ldr	r3, [r4, #16]
 80055d8:	b94b      	cbnz	r3, 80055ee <__swsetup_r+0x7a>
 80055da:	89a3      	ldrh	r3, [r4, #12]
 80055dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80055e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e4:	d003      	beq.n	80055ee <__swsetup_r+0x7a>
 80055e6:	4621      	mov	r1, r4
 80055e8:	4628      	mov	r0, r5
 80055ea:	f000 f85c 	bl	80056a6 <__smakebuf_r>
 80055ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055f2:	f013 0201 	ands.w	r2, r3, #1
 80055f6:	d00a      	beq.n	800560e <__swsetup_r+0x9a>
 80055f8:	2200      	movs	r2, #0
 80055fa:	60a2      	str	r2, [r4, #8]
 80055fc:	6962      	ldr	r2, [r4, #20]
 80055fe:	4252      	negs	r2, r2
 8005600:	61a2      	str	r2, [r4, #24]
 8005602:	6922      	ldr	r2, [r4, #16]
 8005604:	b942      	cbnz	r2, 8005618 <__swsetup_r+0xa4>
 8005606:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800560a:	d1c5      	bne.n	8005598 <__swsetup_r+0x24>
 800560c:	bd38      	pop	{r3, r4, r5, pc}
 800560e:	0799      	lsls	r1, r3, #30
 8005610:	bf58      	it	pl
 8005612:	6962      	ldrpl	r2, [r4, #20]
 8005614:	60a2      	str	r2, [r4, #8]
 8005616:	e7f4      	b.n	8005602 <__swsetup_r+0x8e>
 8005618:	2000      	movs	r0, #0
 800561a:	e7f7      	b.n	800560c <__swsetup_r+0x98>
 800561c:	20000018 	.word	0x20000018

08005620 <_sbrk_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	2300      	movs	r3, #0
 8005624:	4d05      	ldr	r5, [pc, #20]	@ (800563c <_sbrk_r+0x1c>)
 8005626:	4604      	mov	r4, r0
 8005628:	4608      	mov	r0, r1
 800562a:	602b      	str	r3, [r5, #0]
 800562c:	f7fb fdf4 	bl	8001218 <_sbrk>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	d102      	bne.n	800563a <_sbrk_r+0x1a>
 8005634:	682b      	ldr	r3, [r5, #0]
 8005636:	b103      	cbz	r3, 800563a <_sbrk_r+0x1a>
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	20000794 	.word	0x20000794

08005640 <memchr>:
 8005640:	4603      	mov	r3, r0
 8005642:	b510      	push	{r4, lr}
 8005644:	b2c9      	uxtb	r1, r1
 8005646:	4402      	add	r2, r0
 8005648:	4293      	cmp	r3, r2
 800564a:	4618      	mov	r0, r3
 800564c:	d101      	bne.n	8005652 <memchr+0x12>
 800564e:	2000      	movs	r0, #0
 8005650:	e003      	b.n	800565a <memchr+0x1a>
 8005652:	7804      	ldrb	r4, [r0, #0]
 8005654:	3301      	adds	r3, #1
 8005656:	428c      	cmp	r4, r1
 8005658:	d1f6      	bne.n	8005648 <memchr+0x8>
 800565a:	bd10      	pop	{r4, pc}

0800565c <__swhatbuf_r>:
 800565c:	b570      	push	{r4, r5, r6, lr}
 800565e:	460c      	mov	r4, r1
 8005660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005664:	4615      	mov	r5, r2
 8005666:	2900      	cmp	r1, #0
 8005668:	461e      	mov	r6, r3
 800566a:	b096      	sub	sp, #88	@ 0x58
 800566c:	da0c      	bge.n	8005688 <__swhatbuf_r+0x2c>
 800566e:	89a3      	ldrh	r3, [r4, #12]
 8005670:	2100      	movs	r1, #0
 8005672:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005676:	bf14      	ite	ne
 8005678:	2340      	movne	r3, #64	@ 0x40
 800567a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800567e:	2000      	movs	r0, #0
 8005680:	6031      	str	r1, [r6, #0]
 8005682:	602b      	str	r3, [r5, #0]
 8005684:	b016      	add	sp, #88	@ 0x58
 8005686:	bd70      	pop	{r4, r5, r6, pc}
 8005688:	466a      	mov	r2, sp
 800568a:	f000 f849 	bl	8005720 <_fstat_r>
 800568e:	2800      	cmp	r0, #0
 8005690:	dbed      	blt.n	800566e <__swhatbuf_r+0x12>
 8005692:	9901      	ldr	r1, [sp, #4]
 8005694:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005698:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800569c:	4259      	negs	r1, r3
 800569e:	4159      	adcs	r1, r3
 80056a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056a4:	e7eb      	b.n	800567e <__swhatbuf_r+0x22>

080056a6 <__smakebuf_r>:
 80056a6:	898b      	ldrh	r3, [r1, #12]
 80056a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056aa:	079d      	lsls	r5, r3, #30
 80056ac:	4606      	mov	r6, r0
 80056ae:	460c      	mov	r4, r1
 80056b0:	d507      	bpl.n	80056c2 <__smakebuf_r+0x1c>
 80056b2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80056b6:	6023      	str	r3, [r4, #0]
 80056b8:	6123      	str	r3, [r4, #16]
 80056ba:	2301      	movs	r3, #1
 80056bc:	6163      	str	r3, [r4, #20]
 80056be:	b003      	add	sp, #12
 80056c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056c2:	466a      	mov	r2, sp
 80056c4:	ab01      	add	r3, sp, #4
 80056c6:	f7ff ffc9 	bl	800565c <__swhatbuf_r>
 80056ca:	9f00      	ldr	r7, [sp, #0]
 80056cc:	4605      	mov	r5, r0
 80056ce:	4639      	mov	r1, r7
 80056d0:	4630      	mov	r0, r6
 80056d2:	f7ff fb0d 	bl	8004cf0 <_malloc_r>
 80056d6:	b948      	cbnz	r0, 80056ec <__smakebuf_r+0x46>
 80056d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056dc:	059a      	lsls	r2, r3, #22
 80056de:	d4ee      	bmi.n	80056be <__smakebuf_r+0x18>
 80056e0:	f023 0303 	bic.w	r3, r3, #3
 80056e4:	f043 0302 	orr.w	r3, r3, #2
 80056e8:	81a3      	strh	r3, [r4, #12]
 80056ea:	e7e2      	b.n	80056b2 <__smakebuf_r+0xc>
 80056ec:	89a3      	ldrh	r3, [r4, #12]
 80056ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80056f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	9b01      	ldr	r3, [sp, #4]
 80056fa:	6020      	str	r0, [r4, #0]
 80056fc:	b15b      	cbz	r3, 8005716 <__smakebuf_r+0x70>
 80056fe:	4630      	mov	r0, r6
 8005700:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005704:	f000 f81e 	bl	8005744 <_isatty_r>
 8005708:	b128      	cbz	r0, 8005716 <__smakebuf_r+0x70>
 800570a:	89a3      	ldrh	r3, [r4, #12]
 800570c:	f023 0303 	bic.w	r3, r3, #3
 8005710:	f043 0301 	orr.w	r3, r3, #1
 8005714:	81a3      	strh	r3, [r4, #12]
 8005716:	89a3      	ldrh	r3, [r4, #12]
 8005718:	431d      	orrs	r5, r3
 800571a:	81a5      	strh	r5, [r4, #12]
 800571c:	e7cf      	b.n	80056be <__smakebuf_r+0x18>
	...

08005720 <_fstat_r>:
 8005720:	b538      	push	{r3, r4, r5, lr}
 8005722:	2300      	movs	r3, #0
 8005724:	4d06      	ldr	r5, [pc, #24]	@ (8005740 <_fstat_r+0x20>)
 8005726:	4604      	mov	r4, r0
 8005728:	4608      	mov	r0, r1
 800572a:	4611      	mov	r1, r2
 800572c:	602b      	str	r3, [r5, #0]
 800572e:	f7fb fd4d 	bl	80011cc <_fstat>
 8005732:	1c43      	adds	r3, r0, #1
 8005734:	d102      	bne.n	800573c <_fstat_r+0x1c>
 8005736:	682b      	ldr	r3, [r5, #0]
 8005738:	b103      	cbz	r3, 800573c <_fstat_r+0x1c>
 800573a:	6023      	str	r3, [r4, #0]
 800573c:	bd38      	pop	{r3, r4, r5, pc}
 800573e:	bf00      	nop
 8005740:	20000794 	.word	0x20000794

08005744 <_isatty_r>:
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	2300      	movs	r3, #0
 8005748:	4d05      	ldr	r5, [pc, #20]	@ (8005760 <_isatty_r+0x1c>)
 800574a:	4604      	mov	r4, r0
 800574c:	4608      	mov	r0, r1
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	f7fb fd4b 	bl	80011ea <_isatty>
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d102      	bne.n	800575e <_isatty_r+0x1a>
 8005758:	682b      	ldr	r3, [r5, #0]
 800575a:	b103      	cbz	r3, 800575e <_isatty_r+0x1a>
 800575c:	6023      	str	r3, [r4, #0]
 800575e:	bd38      	pop	{r3, r4, r5, pc}
 8005760:	20000794 	.word	0x20000794

08005764 <_init>:
 8005764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005766:	bf00      	nop
 8005768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800576a:	bc08      	pop	{r3}
 800576c:	469e      	mov	lr, r3
 800576e:	4770      	bx	lr

08005770 <_fini>:
 8005770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005772:	bf00      	nop
 8005774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005776:	bc08      	pop	{r3}
 8005778:	469e      	mov	lr, r3
 800577a:	4770      	bx	lr
