#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Jul 21 10:02:03 2018
# Process ID: 1456
# Current directory: F:/FPGADSP/vivado/voicechange
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent996 F:\FPGADSP\vivado\voicechange\voicechange.xpr
# Log file: F:/FPGADSP/vivado/voicechange/vivado.log
# Journal file: F:/FPGADSP/vivado/voicechange\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGADSP/vivado/voicechange/voicechange.xpr
INFO: [Project 1-313] Project file moved from 'F:/lab20_VoiceChanger/vivado/voicechange' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 730.363 ; gain = 73.098
update_compile_order -fileset sources_1
reset_run DCM_PLL_synth_1
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-687] Illegal redeclaration of module <counterT>. [F:/FPGADSP/FPGADSP/counterT.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'counterT()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/Com/counterT.v
	(Active) Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/counterT.v
[Sat Jul 21 10:03:29 2018] Launched DCM_PLL_synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/DCM_PLL_synth_1/runme.log
[Sat Jul 21 10:03:30 2018] Launched synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 737.734 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run InOutBuffer_synth_1
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-687] Illegal redeclaration of module <counterT>. [F:/FPGADSP/FPGADSP/counterT.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'counterT()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/Com/counterT.v
	(Active) Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/counterT.v
[Sat Jul 21 10:05:10 2018] Launched InOutBuffer_synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/InOutBuffer_synth_1/runme.log
[Sat Jul 21 10:05:10 2018] Launched synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
remove_files  F:/FPGADSP/FPGADSP/voice_top.v
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-687] Illegal redeclaration of module <counterT>. [F:/FPGADSP/FPGADSP/counterT.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'counterT()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/Com/counterT.v
	(Active) Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/counterT.v
[Sat Jul 21 10:07:43 2018] Launched synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-687] Illegal redeclaration of module <counterT>. [F:/FPGADSP/FPGADSP/counterT.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'counterT()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/Com/counterT.v
	(Active) Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/counterT.v
[Sat Jul 21 10:09:34 2018] Launched synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-687] Illegal redeclaration of module <counterT>. [F:/FPGADSP/FPGADSP/counterT.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'counterT()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/Com/counterT.v
	(Active) Duplicate found at line 1 of file F:/FPGADSP/FPGADSP/counterT.v
[Sat Jul 21 10:12:01 2018] Launched synth_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/synth_1/runme.log
launch_runs impl_1
[Sat Jul 21 10:13:57 2018] Launched impl_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice_board.xdc]
Finished Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice_board.xdc]
Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [F:/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [F:/FPGADSP/vivado/voicechange/voicechange.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1603.016 ; gain = 547.242
Finished Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice_early.xdc]
Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice.xdc]
Finished Parsing XDC File [F:/FPGADSP/vivado/voicechange/.Xil/Vivado-1456-Admin-pc/dcp19/deal_voice.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1606.023 ; gain = 3.008
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1606.023 ; gain = 3.008
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1715.453 ; gain = 904.035
launch_runs impl_1 -to_step write_bitstream
[Sat Jul 21 10:17:08 2018] Launched impl_1...
Run output will be captured here: F:/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723747B
set_property PROGRAM.FILE {F:/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/deal_voice.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGADSP/vivado/voicechange/voicechange.runs/impl_1/deal_voice.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1949.703 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276723747B
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 21 10:27:11 2018...
