

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 04:09:11 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 4.306 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82| 1.093 us | 1.093 us |   82|   82|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col   |       81|       81|         9|          -|          -|     9|    no    |
        | + Product  |        6|        6|         2|          2|          1|     3|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      133|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       99|    -|
|Register             |        -|      -|       36|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       36|      232|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln54_fu_148_p2       |     +    |      0|  0|  12|           4|           1|
    |add_ln57_fu_208_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln60_1_fu_235_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln60_2_fu_263_p2     |     +    |      0|  0|  10|           5|           5|
    |i_fu_154_p2              |     +    |      0|  0|   9|           2|           1|
    |j_fu_281_p2              |     +    |      0|  0|   9|           2|           1|
    |k_fu_225_p2              |     +    |      0|  0|   9|           2|           1|
    |sub_ln60_1_fu_257_p2     |     -    |      0|  0|  10|           5|           5|
    |sub_ln60_fu_198_p2       |     -    |      0|  0|  15|           5|           5|
    |icmp_ln54_fu_142_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln56_fu_160_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln59_fu_219_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln57_1_fu_174_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln57_fu_166_p3    |  select  |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 133|          45|          40|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |i_0_reg_109            |   9|          2|    2|          4|
    |indvar_flatten_reg_98  |   9|          2|    4|          8|
    |j_0_reg_120            |   9|          2|    2|          4|
    |k_0_reg_131            |   9|          2|    2|          4|
    |res_address0           |  15|          3|    4|         12|
    |res_d0                 |  15|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  99|         20|   31|         86|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln54_reg_299       |  4|   0|    4|          0|
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_0_reg_109            |  2|   0|    2|          0|
    |indvar_flatten_reg_98  |  4|   0|    4|          0|
    |j_0_reg_120            |  2|   0|    2|          0|
    |k_0_reg_131            |  2|   0|    2|          0|
    |k_reg_332              |  2|   0|    2|          0|
    |res_addr_reg_324       |  4|   0|    4|          0|
    |select_ln57_1_reg_309  |  2|   0|    2|          0|
    |select_ln57_reg_304    |  2|   0|    2|          0|
    |sub_ln60_reg_314       |  5|   0|    5|          0|
    |zext_ln57_reg_319      |  2|   0|    5|          3|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 36|   0|   39|          3|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

