
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture rtl of mpy is

begin

  p_mpy : process(ohe_selector_EX,
                  mpyA_in,
                  mpyB_in,
                  mpyM_in)

  begin
    mpyH_out <= (others => '0');
    mpyL_out <= (others => '0');

    if ohe_selector_EX = '1' then -- (vd_mul_hw_mpyA_mpyB_mpyM_mpyL_mpyH_mpy_EX)
                                  -- [mpy.n:66][mpy.n:67][mpy.n:68][mpy.n:69]
      void_mul_hw_w32_w32_t2u_w32_w32(mpyA_in, mpyB_in, mpyM_in, mpyL_out, mpyH_out);
    end if;

  end process p_mpy;

end rtl;
