<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SPI_Slave_Flash_Programming_Interface_fiu913pm6" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="topic:1;2:141">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="title:1;3:10">SPI Slave Flash Programming Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="p:1;6:8">The SPI slave flash programming interface enables the host CPU/FPGA to
    perform initial programming and access of the SPI flash while the <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:1;7:110">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:2;7:147">META-600G</ph> is held in reset. A device input pin
    controls the SPI slave to master direct pass-through function while <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:3;8:112">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:4;8:149">META-600G</ph> is held in reset. The SPI slave to
    master Direct Pass-Through function provides a 4-wire SPI connection from
    an external SPI master through <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:5;10:75">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:6;10:112">META-600G</ph> to the SPI flash via direct connect of
    the SPI Slave interface pins to/from the SPI Master interface pins. When
    using this feature, extended SPI single-IO mode 4-wire (SCLK, SSB, MOSI,
    and MISO) operations are used with a slow SPI clock rate of up to at least
    1 MHz, which is suitable for initial programming of the flash memory as
    well as configuring any flash memory non-volatile configuration register
    settings required for the flash memory to support the SPI read access
    commands executed by <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:7;17:65">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:8;17:102">META-600G</ph> at device boot.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="p:2;19:8">This enables first-time board bring-up programming of boot code to the
    flash without requiring additional components attached directly to the
    flash device, thereby allowing for a direct connection between <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:9;21:107">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="ph:10;21:144">META-600G</ph> and the SPI flash device which is
    recommended for the board design to support operation with high SPI clock
    rates on the master interface during run-time.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="p:3;25:8">Subsequent re-programming of the flash boot loader for updates may be
    performed over PCIe using the Quad SPI Memory Controller during runtime
    for in-service upgrades, or via the SPI slave flash programming interface
    during device reset.</p>

    <fig id="SPI_Flash_Programming_Solution_giu913pm6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="fig:1;30:56">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="title:2;31:14">SPI Flash Programming Solution</title>

      <image href="cpu_spi_prog_if.svg" placement="break" width="4in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Slave_Flash_Programming_Interface_fiu913pm6.xml" xtrc="image:1;33:72"/>
    </fig>
  </body>
</topic>