Source Block: oh/axi/hdl/emaxi_v1_0_M00_AXI.v@284:297@HdlStmAssign
   //--------------------

   reg            aw_wait;
   reg            w_wait;
   
   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )
      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)
      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )
      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );

   // Generate valid signals, internal waits
   always @( posedge M_AXI_ACLK ) begin
	  if( M_AXI_ARESETN == 1'b0 ) begin


Diff Content:
- 289    assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )
- 290       | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)
- 291       | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )
- 292       | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );
+ 292    assign emwr_rd_en = ( ~emwr_empty & ~awvalid_b & ~wvalid_b);

Clone Blocks:
Clone Blocks 1:
oh/axi/hdl/emaxi_v1_0_M00_AXI.v@282:292
   //--------------------
   //Write Address Channel
   //--------------------

   reg            aw_wait;
   reg            w_wait;
   
   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )
      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)
      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )
      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );

