-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_0_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_0_V_full_n : IN STD_LOGIC;
    res_stream_V_data_0_V_write : OUT STD_LOGIC;
    res_stream_V_data_1_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_1_V_full_n : IN STD_LOGIC;
    res_stream_V_data_1_V_write : OUT STD_LOGIC;
    res_stream_V_data_2_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_2_V_full_n : IN STD_LOGIC;
    res_stream_V_data_2_V_write : OUT STD_LOGIC;
    res_stream_V_data_3_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_3_V_full_n : IN STD_LOGIC;
    res_stream_V_data_3_V_write : OUT STD_LOGIC;
    res_stream_V_data_4_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_4_V_full_n : IN STD_LOGIC;
    res_stream_V_data_4_V_write : OUT STD_LOGIC;
    res_stream_V_data_5_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_5_V_full_n : IN STD_LOGIC;
    res_stream_V_data_5_V_write : OUT STD_LOGIC;
    res_stream_V_data_6_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_6_V_full_n : IN STD_LOGIC;
    res_stream_V_data_6_V_write : OUT STD_LOGIC;
    res_stream_V_data_7_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_7_V_full_n : IN STD_LOGIC;
    res_stream_V_data_7_V_write : OUT STD_LOGIC;
    res_stream_V_data_8_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_8_V_full_n : IN STD_LOGIC;
    res_stream_V_data_8_V_write : OUT STD_LOGIC;
    res_stream_V_data_9_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_9_V_full_n : IN STD_LOGIC;
    res_stream_V_data_9_V_write : OUT STD_LOGIC;
    res_stream_V_data_10_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_10_V_full_n : IN STD_LOGIC;
    res_stream_V_data_10_V_write : OUT STD_LOGIC;
    res_stream_V_data_11_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_11_V_full_n : IN STD_LOGIC;
    res_stream_V_data_11_V_write : OUT STD_LOGIC;
    res_stream_V_data_12_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_12_V_full_n : IN STD_LOGIC;
    res_stream_V_data_12_V_write : OUT STD_LOGIC;
    res_stream_V_data_13_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_13_V_full_n : IN STD_LOGIC;
    res_stream_V_data_13_V_write : OUT STD_LOGIC;
    res_stream_V_data_14_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_14_V_full_n : IN STD_LOGIC;
    res_stream_V_data_14_V_write : OUT STD_LOGIC;
    res_stream_V_data_15_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_stream_V_data_15_V_full_n : IN STD_LOGIC;
    res_stream_V_data_15_V_write : OUT STD_LOGIC );
end;


architecture behav of compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kernel_data_V_3_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_16 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_17 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_18 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_19 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_20 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_21 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_22 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_23 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_28 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_29 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_30 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_31 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_32 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_33 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_34 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal kernel_data_V_3_35 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal res_stream_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln284_8_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_stream_V_data_1_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_2_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_3_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_4_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_5_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_6_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_7_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_8_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_9_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_10_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_11_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_12_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_13_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_14_V_blk_n : STD_LOGIC;
    signal res_stream_V_data_15_V_blk_n : STD_LOGIC;
    signal kernel_data_V_3_27_ret_reg_956 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_26_ret_reg_961 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_25_ret_reg_966 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_24_ret_reg_971 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_15_ret_reg_976 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_14_ret_reg_981 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_13_ret_reg_986 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_12_ret_reg_991 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_3_ret_reg_996 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_2_ret_reg_1001 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_1_ret_reg_1006 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_0_ret_reg_1011 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_4_ret_reg_1016 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_5_ret_reg_1021 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_6_ret_reg_1026 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_7_ret_reg_1031 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_8_ret_reg_1036 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_9_ret_reg_1041 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_10_ret_reg_1046 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_11_ret_reg_1051 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_16_ret_reg_1056 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_17_ret_reg_1061 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_18_ret_reg_1066 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_19_ret_reg_1071 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_20_ret_reg_1076 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_21_ret_reg_1081 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_22_ret_reg_1086 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_23_ret_reg_1091 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_28_ret_reg_1096 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_29_ret_reg_1101 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_30_ret_reg_1106 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_31_ret_reg_1111 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_32_ret_reg_1116 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_33_ret_reg_1121 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_34_ret_reg_1126 : STD_LOGIC_VECTOR (3 downto 0);
    signal kernel_data_V_3_35_ret_reg_1131 : STD_LOGIC_VECTOR (3 downto 0);
    signal sX_6_load_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln284_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_reg_1141 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_6_load_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln284_10_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_10_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_6_load_reg_1156 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_6_load_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln284_8_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_0_V_reg_1172 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready : STD_LOGIC;
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done : STD_LOGIC;
    signal tmp_data_1_V_reg_1177 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_2_V_reg_1182 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_3_V_reg_1187 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_4_V_reg_1192 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_5_V_reg_1197 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_6_V_reg_1202 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_7_V_reg_1207 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_8_V_reg_1212 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_9_V_reg_1217 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_10_V_reg_1222 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_11_V_reg_1227 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_12_V_reg_1232 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_13_V_reg_1237 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_14_V_reg_1242 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_15_V_reg_1247 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln303_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_reg_1252 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op143 : STD_LOGIC;
    signal ap_block_state4 : BOOLEAN;
    signal select_ln318_fu_892_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln318_reg_1256 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln307_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln313_fu_932_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln313_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start : STD_LOGIC;
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_idle : STD_LOGIC;
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_done : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_idle : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_ready : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_222_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_reg_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln311_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln316_fu_876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_753_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_fu_773_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln284_14_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_15_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_7_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln318_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln313_fu_927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_condition_284 : BOOLEAN;
    signal ap_condition_293 : BOOLEAN;

    component dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_32_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_33_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_34_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        data_35_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        in_elem_data_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        in_elem_data_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        in_elem_data_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_28_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_29_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_30_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_31_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_32_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_33_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_34_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_window_35_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229 : component dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start,
        ap_done => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done,
        ap_idle => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_idle,
        ap_ready => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready,
        data_0_V_read => kernel_data_V_3_0_ret_reg_1011,
        data_1_V_read => kernel_data_V_3_1_ret_reg_1006,
        data_2_V_read => kernel_data_V_3_2_ret_reg_1001,
        data_3_V_read => kernel_data_V_3_3_ret_reg_996,
        data_4_V_read => kernel_data_V_3_4_ret_reg_1016,
        data_5_V_read => kernel_data_V_3_5_ret_reg_1021,
        data_6_V_read => kernel_data_V_3_6_ret_reg_1026,
        data_7_V_read => kernel_data_V_3_7_ret_reg_1031,
        data_8_V_read => kernel_data_V_3_8_ret_reg_1036,
        data_9_V_read => kernel_data_V_3_9_ret_reg_1041,
        data_10_V_read => kernel_data_V_3_10_ret_reg_1046,
        data_11_V_read => kernel_data_V_3_11_ret_reg_1051,
        data_12_V_read => kernel_data_V_3_12_ret_reg_991,
        data_13_V_read => kernel_data_V_3_13_ret_reg_986,
        data_14_V_read => kernel_data_V_3_14_ret_reg_981,
        data_15_V_read => kernel_data_V_3_15_ret_reg_976,
        data_16_V_read => kernel_data_V_3_16_ret_reg_1056,
        data_17_V_read => kernel_data_V_3_17_ret_reg_1061,
        data_18_V_read => kernel_data_V_3_18_ret_reg_1066,
        data_19_V_read => kernel_data_V_3_19_ret_reg_1071,
        data_20_V_read => kernel_data_V_3_20_ret_reg_1076,
        data_21_V_read => kernel_data_V_3_21_ret_reg_1081,
        data_22_V_read => kernel_data_V_3_22_ret_reg_1086,
        data_23_V_read => kernel_data_V_3_23_ret_reg_1091,
        data_24_V_read => kernel_data_V_3_24_ret_reg_971,
        data_25_V_read => kernel_data_V_3_25_ret_reg_966,
        data_26_V_read => kernel_data_V_3_26_ret_reg_961,
        data_27_V_read => kernel_data_V_3_27_ret_reg_956,
        data_28_V_read => kernel_data_V_3_28_ret_reg_1096,
        data_29_V_read => kernel_data_V_3_29_ret_reg_1101,
        data_30_V_read => kernel_data_V_3_30_ret_reg_1106,
        data_31_V_read => kernel_data_V_3_31_ret_reg_1111,
        data_32_V_read => kernel_data_V_3_32_ret_reg_1116,
        data_33_V_read => kernel_data_V_3_33_ret_reg_1121,
        data_34_V_read => kernel_data_V_3_34_ret_reg_1126,
        data_35_V_read => kernel_data_V_3_35_ret_reg_1131,
        ap_return_0 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0,
        ap_return_1 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1,
        ap_return_2 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2,
        ap_return_3 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3,
        ap_return_4 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4,
        ap_return_5 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5,
        ap_return_6 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6,
        ap_return_7 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7,
        ap_return_8 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8,
        ap_return_9 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9,
        ap_return_10 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10,
        ap_return_11 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11,
        ap_return_12 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12,
        ap_return_13 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13,
        ap_return_14 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14,
        ap_return_15 => grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15);

    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269 : component shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start,
        ap_done => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_done,
        ap_idle => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_idle,
        ap_ready => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_ready,
        in_elem_data_0_V_read => in_elem_data_0_V_read,
        in_elem_data_1_V_read => in_elem_data_1_V_read,
        in_elem_data_2_V_read => in_elem_data_2_V_read,
        in_elem_data_3_V_read => in_elem_data_3_V_read,
        kernel_window_4_V_read => kernel_data_V_3_4,
        kernel_window_5_V_read => kernel_data_V_3_5,
        kernel_window_6_V_read => kernel_data_V_3_6,
        kernel_window_7_V_read => kernel_data_V_3_7,
        kernel_window_8_V_read => kernel_data_V_3_8,
        kernel_window_9_V_read => kernel_data_V_3_9,
        kernel_window_10_V_read => kernel_data_V_3_10,
        kernel_window_11_V_read => kernel_data_V_3_11,
        kernel_window_16_V_read => kernel_data_V_3_16,
        kernel_window_17_V_read => kernel_data_V_3_17,
        kernel_window_18_V_read => kernel_data_V_3_18,
        kernel_window_19_V_read => kernel_data_V_3_19,
        kernel_window_20_V_read => kernel_data_V_3_20,
        kernel_window_21_V_read => kernel_data_V_3_21,
        kernel_window_22_V_read => kernel_data_V_3_22,
        kernel_window_23_V_read => kernel_data_V_3_23,
        kernel_window_28_V_read => kernel_data_V_3_28,
        kernel_window_29_V_read => kernel_data_V_3_29,
        kernel_window_30_V_read => kernel_data_V_3_30,
        kernel_window_31_V_read => kernel_data_V_3_31,
        kernel_window_32_V_read => kernel_data_V_3_32,
        kernel_window_33_V_read => kernel_data_V_3_33,
        kernel_window_34_V_read => kernel_data_V_3_34,
        kernel_window_35_V_read => kernel_data_V_3_35,
        ap_return_0 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0,
        ap_return_1 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1,
        ap_return_2 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2,
        ap_return_3 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3,
        ap_return_4 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4,
        ap_return_5 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5,
        ap_return_6 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6,
        ap_return_7 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7,
        ap_return_8 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8,
        ap_return_9 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9,
        ap_return_10 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10,
        ap_return_11 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11,
        ap_return_12 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12,
        ap_return_13 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13,
        ap_return_14 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14,
        ap_return_15 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15,
        ap_return_16 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16,
        ap_return_17 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17,
        ap_return_18 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18,
        ap_return_19 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19,
        ap_return_20 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20,
        ap_return_21 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21,
        ap_return_22 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22,
        ap_return_23 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23,
        ap_return_24 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24,
        ap_return_25 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25,
        ap_return_26 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26,
        ap_return_27 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27,
        ap_return_28 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28,
        ap_return_29 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29,
        ap_return_30 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30,
        ap_return_31 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31,
        ap_return_32 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32,
        ap_return_33 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33,
        ap_return_34 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34,
        ap_return_35 => call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_ready = ap_const_logic_1)) then 
                    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    pX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_284)) then
                if ((icmp_ln303_fu_871_p2 = ap_const_lv1_1)) then 
                    pX_6 <= ap_const_lv32_0;
                elsif ((icmp_ln303_fu_871_p2 = ap_const_lv1_0)) then 
                    pX_6 <= add_ln316_fu_876_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_293)) then
                if ((icmp_ln307_fu_911_p2 = ap_const_lv1_1)) then 
                    pY_6 <= ap_const_lv32_0;
                elsif ((icmp_ln307_fu_911_p2 = ap_const_lv1_0)) then 
                    pY_6 <= add_ln311_fu_916_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln303_reg_1252 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                sX_6 <= select_ln318_reg_1256;
            elsif ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln303_fu_871_p2 = ap_const_lv1_1))) then 
                sX_6 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln307_fu_911_p2 = ap_const_lv1_1) and (icmp_ln303_fu_871_p2 = ap_const_lv1_1))) then 
                storemerge_reg_218 <= ap_const_lv32_0;
            elsif (((icmp_ln307_reg_1261 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln303_reg_1252 = ap_const_lv1_1))) then 
                storemerge_reg_218 <= select_ln313_reg_1265;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                and_ln284_8_reg_1168 <= and_ln284_8_fu_801_p2;
                icmp_ln284_10_reg_1151 <= icmp_ln284_10_fu_743_p2;
                icmp_ln284_reg_1141 <= icmp_ln284_fu_733_p2;
                kernel_data_V_3_0_ret_reg_1011 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_0;
                kernel_data_V_3_10 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18;
                kernel_data_V_3_10_ret_reg_1046 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_18;
                kernel_data_V_3_11 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19;
                kernel_data_V_3_11_ret_reg_1051 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_19;
                kernel_data_V_3_12_ret_reg_991 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_4;
                kernel_data_V_3_13_ret_reg_986 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_5;
                kernel_data_V_3_14_ret_reg_981 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_6;
                kernel_data_V_3_15_ret_reg_976 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_7;
                kernel_data_V_3_16 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20;
                kernel_data_V_3_16_ret_reg_1056 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_20;
                kernel_data_V_3_17 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21;
                kernel_data_V_3_17_ret_reg_1061 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_21;
                kernel_data_V_3_18 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22;
                kernel_data_V_3_18_ret_reg_1066 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_22;
                kernel_data_V_3_19 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23;
                kernel_data_V_3_19_ret_reg_1071 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_23;
                kernel_data_V_3_1_ret_reg_1006 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_1;
                kernel_data_V_3_20 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24;
                kernel_data_V_3_20_ret_reg_1076 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_24;
                kernel_data_V_3_21 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25;
                kernel_data_V_3_21_ret_reg_1081 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_25;
                kernel_data_V_3_22 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26;
                kernel_data_V_3_22_ret_reg_1086 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_26;
                kernel_data_V_3_23 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27;
                kernel_data_V_3_23_ret_reg_1091 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_27;
                kernel_data_V_3_24_ret_reg_971 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_8;
                kernel_data_V_3_25_ret_reg_966 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_9;
                kernel_data_V_3_26_ret_reg_961 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_10;
                kernel_data_V_3_27_ret_reg_956 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_11;
                kernel_data_V_3_28 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28;
                kernel_data_V_3_28_ret_reg_1096 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_28;
                kernel_data_V_3_29 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29;
                kernel_data_V_3_29_ret_reg_1101 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_29;
                kernel_data_V_3_2_ret_reg_1001 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_2;
                kernel_data_V_3_30 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30;
                kernel_data_V_3_30_ret_reg_1106 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_30;
                kernel_data_V_3_31 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31;
                kernel_data_V_3_31_ret_reg_1111 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_31;
                kernel_data_V_3_32 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32;
                kernel_data_V_3_32_ret_reg_1116 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_32;
                kernel_data_V_3_33 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33;
                kernel_data_V_3_33_ret_reg_1121 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_33;
                kernel_data_V_3_34 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34;
                kernel_data_V_3_34_ret_reg_1126 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_34;
                kernel_data_V_3_35 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35;
                kernel_data_V_3_35_ret_reg_1131 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_35;
                kernel_data_V_3_3_ret_reg_996 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_3;
                kernel_data_V_3_4 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12;
                kernel_data_V_3_4_ret_reg_1016 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_12;
                kernel_data_V_3_5 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13;
                kernel_data_V_3_5_ret_reg_1021 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_13;
                kernel_data_V_3_6 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14;
                kernel_data_V_3_6_ret_reg_1026 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_14;
                kernel_data_V_3_7 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15;
                kernel_data_V_3_7_ret_reg_1031 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_15;
                kernel_data_V_3_8 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16;
                kernel_data_V_3_8_ret_reg_1036 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_16;
                kernel_data_V_3_9 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17;
                kernel_data_V_3_9_ret_reg_1041 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_return_17;
                pX_6_load_reg_1162 <= pX_6;
                pY_6_load_reg_1156 <= pY_6;
                sX_6_load_reg_1136 <= sX_6;
                sY_6_load_reg_1146 <= sY_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln303_reg_1252 <= icmp_ln303_fu_871_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln303_fu_871_p2 = ap_const_lv1_1))) then
                icmp_ln307_reg_1261 <= icmp_ln307_fu_911_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln303_reg_1252 = ap_const_lv1_1))) then
                sY_6 <= ap_phi_mux_storemerge_phi_fu_222_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (icmp_ln307_fu_911_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln303_fu_871_p2 = ap_const_lv1_1))) then
                select_ln313_reg_1265 <= select_ln313_fu_932_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (icmp_ln303_fu_871_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                select_ln318_reg_1256 <= select_ln318_fu_892_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_data_0_V_reg_1172 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_0;
                tmp_data_10_V_reg_1222 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_10;
                tmp_data_11_V_reg_1227 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_11;
                tmp_data_12_V_reg_1232 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_12;
                tmp_data_13_V_reg_1237 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_13;
                tmp_data_14_V_reg_1242 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_14;
                tmp_data_15_V_reg_1247 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_15;
                tmp_data_1_V_reg_1177 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_1;
                tmp_data_2_V_reg_1182 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_2;
                tmp_data_3_V_reg_1187 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_3;
                tmp_data_4_V_reg_1192 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_4;
                tmp_data_5_V_reg_1197 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_5;
                tmp_data_6_V_reg_1202 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_6;
                tmp_data_7_V_reg_1207 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_7;
                tmp_data_8_V_reg_1212 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_8;
                tmp_data_9_V_reg_1217 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_return_9;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, and_ln284_8_reg_1168, and_ln284_8_fu_801_p2, ap_CS_fsm_state3, grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done, io_acc_block_signal_op143)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_lv1_0 = and_ln284_8_fu_801_p2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv1_1 = and_ln284_8_fu_801_p2) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln311_fu_916_p2 <= std_logic_vector(unsigned(pY_6_load_reg_1156) + unsigned(ap_const_lv32_1));
    add_ln313_fu_927_p2 <= std_logic_vector(unsigned(sY_6_load_reg_1146) + unsigned(ap_const_lv32_1));
    add_ln316_fu_876_p2 <= std_logic_vector(unsigned(pX_6_load_reg_1162) + unsigned(ap_const_lv32_1));
    add_ln318_fu_887_p2 <= std_logic_vector(unsigned(sX_6_load_reg_1136) + unsigned(ap_const_lv32_1));
    and_ln284_7_fu_795_p2 <= (icmp_ln284_15_fu_783_p2 and icmp_ln284_14_fu_763_p2);
    and_ln284_8_fu_801_p2 <= (and_ln284_fu_789_p2 and and_ln284_7_fu_795_p2);
    and_ln284_fu_789_p2 <= (icmp_ln284_fu_733_p2 and icmp_ln284_10_fu_743_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state4_assign_proc : process(and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
                ap_block_state4 <= ((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168));
    end process;


    ap_condition_284_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
                ap_condition_284 <= (not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_293_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, icmp_ln303_fu_871_p2, io_acc_block_signal_op143)
    begin
                ap_condition_293 <= (not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln303_fu_871_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_222_p4_assign_proc : process(icmp_ln303_reg_1252, icmp_ln307_reg_1261, select_ln313_reg_1265, storemerge_reg_218, ap_CS_fsm_state5)
    begin
        if (((icmp_ln307_reg_1261 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln303_reg_1252 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge_phi_fu_222_p4 <= select_ln313_reg_1265;
        else 
            ap_phi_mux_storemerge_phi_fu_222_p4 <= storemerge_reg_218;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start <= ap_const_logic_1;
        else 
            call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg;
    icmp_ln284_10_fu_743_p2 <= "1" when (sY_6 = ap_const_lv32_2) else "0";
    icmp_ln284_14_fu_763_p2 <= "1" when (signed(tmp_fu_753_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_15_fu_783_p2 <= "1" when (signed(tmp_6_fu_773_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln284_fu_733_p2 <= "1" when (sX_6 = ap_const_lv32_2) else "0";
    icmp_ln303_fu_871_p2 <= "1" when (pX_6_load_reg_1162 = ap_const_lv32_21) else "0";
    icmp_ln307_fu_911_p2 <= "1" when (pY_6_load_reg_1156 = ap_const_lv32_21) else "0";
    io_acc_block_signal_op143 <= (res_stream_V_data_9_V_full_n and res_stream_V_data_8_V_full_n and res_stream_V_data_7_V_full_n and res_stream_V_data_6_V_full_n and res_stream_V_data_5_V_full_n and res_stream_V_data_4_V_full_n and res_stream_V_data_3_V_full_n and res_stream_V_data_2_V_full_n and res_stream_V_data_1_V_full_n and res_stream_V_data_15_V_full_n and res_stream_V_data_14_V_full_n and res_stream_V_data_13_V_full_n and res_stream_V_data_12_V_full_n and res_stream_V_data_11_V_full_n and res_stream_V_data_10_V_full_n and res_stream_V_data_0_V_full_n);

    res_stream_V_data_0_V_blk_n_assign_proc : process(res_stream_V_data_0_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_0_V_blk_n <= res_stream_V_data_0_V_full_n;
        else 
            res_stream_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_0_V_din <= tmp_data_0_V_reg_1172;

    res_stream_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_10_V_blk_n_assign_proc : process(res_stream_V_data_10_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_10_V_blk_n <= res_stream_V_data_10_V_full_n;
        else 
            res_stream_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_10_V_din <= tmp_data_10_V_reg_1222;

    res_stream_V_data_10_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_10_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_10_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_11_V_blk_n_assign_proc : process(res_stream_V_data_11_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_11_V_blk_n <= res_stream_V_data_11_V_full_n;
        else 
            res_stream_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_11_V_din <= tmp_data_11_V_reg_1227;

    res_stream_V_data_11_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_11_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_11_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_12_V_blk_n_assign_proc : process(res_stream_V_data_12_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_12_V_blk_n <= res_stream_V_data_12_V_full_n;
        else 
            res_stream_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_12_V_din <= tmp_data_12_V_reg_1232;

    res_stream_V_data_12_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_12_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_12_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_13_V_blk_n_assign_proc : process(res_stream_V_data_13_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_13_V_blk_n <= res_stream_V_data_13_V_full_n;
        else 
            res_stream_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_13_V_din <= tmp_data_13_V_reg_1237;

    res_stream_V_data_13_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_13_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_13_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_14_V_blk_n_assign_proc : process(res_stream_V_data_14_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_14_V_blk_n <= res_stream_V_data_14_V_full_n;
        else 
            res_stream_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_14_V_din <= tmp_data_14_V_reg_1242;

    res_stream_V_data_14_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_14_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_14_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_15_V_blk_n_assign_proc : process(res_stream_V_data_15_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_15_V_blk_n <= res_stream_V_data_15_V_full_n;
        else 
            res_stream_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_15_V_din <= tmp_data_15_V_reg_1247;

    res_stream_V_data_15_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_15_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_15_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_1_V_blk_n_assign_proc : process(res_stream_V_data_1_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_1_V_blk_n <= res_stream_V_data_1_V_full_n;
        else 
            res_stream_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_1_V_din <= tmp_data_1_V_reg_1177;

    res_stream_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_2_V_blk_n_assign_proc : process(res_stream_V_data_2_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_2_V_blk_n <= res_stream_V_data_2_V_full_n;
        else 
            res_stream_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_2_V_din <= tmp_data_2_V_reg_1182;

    res_stream_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_3_V_blk_n_assign_proc : process(res_stream_V_data_3_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_3_V_blk_n <= res_stream_V_data_3_V_full_n;
        else 
            res_stream_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_3_V_din <= tmp_data_3_V_reg_1187;

    res_stream_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_4_V_blk_n_assign_proc : process(res_stream_V_data_4_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_4_V_blk_n <= res_stream_V_data_4_V_full_n;
        else 
            res_stream_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_4_V_din <= tmp_data_4_V_reg_1192;

    res_stream_V_data_4_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_5_V_blk_n_assign_proc : process(res_stream_V_data_5_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_5_V_blk_n <= res_stream_V_data_5_V_full_n;
        else 
            res_stream_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_5_V_din <= tmp_data_5_V_reg_1197;

    res_stream_V_data_5_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_6_V_blk_n_assign_proc : process(res_stream_V_data_6_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_6_V_blk_n <= res_stream_V_data_6_V_full_n;
        else 
            res_stream_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_6_V_din <= tmp_data_6_V_reg_1202;

    res_stream_V_data_6_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_7_V_blk_n_assign_proc : process(res_stream_V_data_7_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_7_V_blk_n <= res_stream_V_data_7_V_full_n;
        else 
            res_stream_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_7_V_din <= tmp_data_7_V_reg_1207;

    res_stream_V_data_7_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_8_V_blk_n_assign_proc : process(res_stream_V_data_8_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_8_V_blk_n <= res_stream_V_data_8_V_full_n;
        else 
            res_stream_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_8_V_din <= tmp_data_8_V_reg_1212;

    res_stream_V_data_8_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_stream_V_data_9_V_blk_n_assign_proc : process(res_stream_V_data_9_V_full_n, ap_CS_fsm_state4, and_ln284_8_reg_1168)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_9_V_blk_n <= res_stream_V_data_9_V_full_n;
        else 
            res_stream_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_stream_V_data_9_V_din <= tmp_data_9_V_reg_1217;

    res_stream_V_data_9_V_write_assign_proc : process(ap_CS_fsm_state4, and_ln284_8_reg_1168, io_acc_block_signal_op143)
    begin
        if ((not(((io_acc_block_signal_op143 = ap_const_logic_0) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln284_8_reg_1168))) then 
            res_stream_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_stream_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln313_fu_932_p3 <= 
        ap_const_lv32_2 when (icmp_ln284_10_reg_1151(0) = '1') else 
        add_ln313_fu_927_p2;
    select_ln318_fu_892_p3 <= 
        ap_const_lv32_2 when (icmp_ln284_reg_1141(0) = '1') else 
        add_ln318_fu_887_p2;
    tmp_6_fu_773_p4 <= pX_6(31 downto 1);
    tmp_fu_753_p4 <= pY_6(31 downto 1);
end behav;
