{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652246540608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652246540616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 00:22:20 2022 " "Processing started: Wed May 11 00:22:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652246540616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1652246540616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab6-ECE385 -c lab6-ECE385 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab6-ECE385 -c lab6-ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1652246540616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1652246541247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1652246541271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1652246541271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "313 " "The Timing Analyzer is analyzing 313 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1652246542597 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246542655 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1652246542655 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1652246542713 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1652246542726 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1652246542733 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.sdc " "Reading SDC File: 'lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1652246542747 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProjectSDC.sdc " "Reading SDC File: 'finalProjectSDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1652246542750 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "MAX10_CLK1_50 " "Overwriting existing clock: MAX10_CLK1_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1652246542751 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{MAX10_CLK1_50\} -max 3 \[all_inputs\] " "set_input_delay -clock \{MAX10_CLK1_50\} -max 3 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246542752 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542752 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542753 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542753 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542753 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542754 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542755 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542756 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542757 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542758 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542759 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542759 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542759 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542759 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542759 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{MAX10_CLK1_50\} -min 2 \[all_inputs\] " "set_input_delay -clock \{MAX10_CLK1_50\} -min 2 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246542760 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542760 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542760 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542760 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542760 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542761 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542762 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542763 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542764 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542765 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542766 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542766 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542766 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542766 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542767 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542767 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542767 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{MAX10_CLK1_50\} 2 \[all_outputs\] " "set_output_delay -clock \{MAX10_CLK1_50\} 2 \[all_outputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246542768 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542768 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542769 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542770 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542771 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542772 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542773 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542774 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542775 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542776 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542777 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542778 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542779 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CKE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CKE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542780 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542781 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_LDQM\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_LDQM\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_UDQM\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_UDQM\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_WE_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_WE_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CAS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CAS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_RAS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_RAS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HS\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HS\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VS\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VS\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542782 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1652246542784 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|clkdiv " "Node: vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_controller\|hc\[0\] vga_controller:vga_controller\|clkdiv " "Register vga_controller:vga_controller\|hc\[0\] is being clocked by vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246542822 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1652246542822 "|lab62|vga_controller:vga_controller|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|vs " "Node: vga_controller:vga_controller\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Alien:Alien1\|Alien_Y_Pos\[0\] vga_controller:vga_controller\|vs " "Register Alien:Alien1\|Alien_Y_Pos\[0\] is being clocked by vga_controller:vga_controller\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246542822 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1652246542822 "|lab62|vga_controller:vga_controller|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 KEY\[0\] " "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246542822 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1652246542822 "|lab62|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Alien:Alien0\|Alien_X_Pos\[0\] " "Node: Alien:Alien0\|Alien_X_Pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:color_mapper\|alien_on_color\[1\] Alien:Alien0\|Alien_X_Pos\[0\] " "Latch color_mapper:color_mapper\|alien_on_color\[1\] is being clocked by Alien:Alien0\|Alien_X_Pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246542822 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1652246542822 "|lab62|Alien:Alien0|Alien_X_Pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652246542828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1652246542828 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246542932 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246542932 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1652246542932 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246542933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246542933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246542933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Rise) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Rise) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246542933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Fall) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Fall) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246542933 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1652246542933 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1652246543061 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1652246543088 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1652246543301 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1652246543622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1652246543806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1652246549613 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "4.395 millions of transitions / sec " "Average toggle rate for this design is 4.395 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1652246552476 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "208.76 mW " "Total thermal power estimate for the design is 208.76 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1652246552881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 244 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652246553215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 00:22:33 2022 " "Processing ended: Wed May 11 00:22:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652246553215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652246553215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652246553215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1652246553215 ""}
