<?xml version="1.0" encoding="UTF-8"?>

<memory
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsl="http://www.w3.org/1999/XSL/Transform">

    <!-- DOCUMENTATION
        https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/System-level-Control-Registers TODO: read this
        https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/Lock-step-Operation
	-->

    <banks> <!-- all doc: 3-->
        <bank>
            <name>OCM0</name> <!-- Bank 0 of On chip mem -->
            <address><offset>0xFFFC0000</offset></address> <!-- Range is 0xFFFC_0000 to 0xFFFC_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- The docs says it's a RAM. I could not find if it is a SRAM or DRAM.
                                But it should be DRAM because SRAM is usually used for cache mem -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM1</name> <!-- Bank 1 of On chip mem -->
            <address><offset>0xFFFD0000</offset></address> <!-- Range is 0xFFFD_0000 to 0xFFFD_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM2</name> <!-- Bank 2 of On chip mem -->
            <address><offset>0xFFFE0000</offset></address> <!-- Range is 0xFFFE_0000 to 0xFFFE_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>
        <bank>
            <name>OCM3</name> <!-- Bank 3 of On chip mem -->
            <address><offset>0xFFFF0000</offset></address> <!-- Range is 0xFFFF_0000 to 0xFFFF_FFFF -->
            <size>0x10000</size> <!-- 64 Kbytes -->
            <type>DRAM</type> <!-- Same as bank 0 -->
            <cachable>true</cachable>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>

        <bank>
            <name>R5_i ATCM</name> <!-- R5_0/1 ATCM-->
            <xsl:choose>
                <xsl:when test="$coreID=0">
                    <xsl:choose>
                        <xsl:when test="$LSM=1">
                            <xsl:choose>
                                <xsl:when test="$LAV=1">
                                    <address><offset>0x00000000</offset></address>
                                </xsl:when>
                                <xsl:when test="$LAV=0">
                                    <address><offset>0xFFE00000</offset></address>
                                </xsl:when>
                            </xsl:choose>
                            <size>0x100000</size> <!-- 128 Kbytes -->
                        </xsl:when>
                    
                        <xsl:when test="$LSM=0">
                            <xsl:choose>
                                <xsl:when test="$LAV=1">
                                    <address><offset>0x00000000</offset></address>
                                </xsl:when>
                                <xsl:when test="$LAV=0">
                                    <address><offset>0xFFE00000</offset></address>
                                </xsl:when>
                            </xsl:choose>
                            <size>0x10000</size> <!-- 64 Kbytes -->
                        </xsl:when>
                    </xsl:choose>
                </xsl:when>

                <xsl:when test="$coreID=1">
                    <xsl:choose>
                        <xsl:when test="$LAV=1">
                            <address><offset>0x00000000</offset></address>
                        </xsl:when>
                        <xsl:when test="$LAV=0">
                            <address><offset>0xFFE90000</offset></address>
                        </xsl:when>
                    </xsl:choose>
                    <size>0x10000</size> <!-- 64 Kbytes -->
                </xsl:when>
            </xsl:choose>
            <type>SPM</type>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <cachable>true</cachable>
            <write_latency>100</write_latency>
            <read_latency>100</read_latency>
            <latency>100</latency>
        </bank>


        <bank>
            <name>R5_i BTCM</name> <!-- R5_0/1 BTCM-->
            <xsl:choose>
                <xsl:when test="$coreID=0">
                    <xsl:choose>
                        <xsl:when test="$LSM=1">
                            <xsl:choose>
                                <xsl:when test="$LAV=1">
                                    <address><offset>0x00020000</offset></address>
                                </xsl:when>
                                <xsl:when test="$LAV=0">
                                    <address><offset>0xFFE20000</offset></address>
                                </xsl:when>
                            </xsl:choose>
                            <size>0x100000</size> <!-- 128 Kbytes -->
                        </xsl:when>
                        <xsl:when test="$LSM=0">
                            <xsl:choose>
                                <xsl:when test="$LAV=1">
                                    <address><offset>0x00020000</offset></address>
                                </xsl:when>
                                <xsl:when test="$LAV=0">
                                    <address><offset>0xFFE20000</offset></address>
                                </xsl:when>
                            </xsl:choose>
                            <size>0x10000</size> <!-- 64 Kbytes -->
                        </xsl:when>
                    </xsl:choose>
                </xsl:when>

                <xsl:when test="$coreID=1">
                    <xsl:choose>
                        <xsl:when test="$LAV=1">
                            <address><offset>0x00020000</offset></address>
                        </xsl:when>
                        <xsl:when test="$LAV=0">
                            <address><offset>0xFFEB0000</offset></address>
                        </xsl:when>
                    </xsl:choose>
                    <size>0x10000</size> <!-- 64 Kbytes -->
                </xsl:when>
            </xsl:choose>
            <type>SPM</type>
            <on_chip>true</on_chip>
            <writable>true</writable>
            <cachable>true</cachable>
            <write_latency>100</write_latency>
            <read_latency>100</read_latency>
            <latency>100</latency>
        </bank>

    </banks>
</memory>
