INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:19:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 buffer6/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer2/dataReg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 1.974ns (20.811%)  route 7.511ns (79.189%))
  Logic Levels:           22  (CARRY4=6 LUT3=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1486, unset)         0.508     0.508    buffer6/control/clk
    SLICE_X8Y154         FDRE                                         r  buffer6/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer6/control/fullReg_reg/Q
                         net (fo=142, routed)         0.460     1.222    buffer6/control/fullReg_reg_0
    SLICE_X2Y157         LUT3 (Prop_lut3_I2_O)        0.046     1.268 f  buffer6/control/minusOp_carry_i_81/O
                         net (fo=1, routed)           0.422     1.690    cmpi1/buffer6_outs[13]
    SLICE_X5Y157         LUT6 (Prop_lut6_I4_O)        0.128     1.818 r  cmpi1/minusOp_carry_i_46/O
                         net (fo=1, routed)           0.367     2.186    cmpi1/minusOp_carry_i_46_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.377 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.377    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.426 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.426    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.475 f  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=38, routed)          0.652     3.127    control_merge0/fork_valid/generateBlocks[1].regblock/Empty_reg_4[0]
    SLICE_X18Y157        LUT6 (Prop_lut6_I3_O)        0.043     3.170 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.322     3.492    buffer1/fifo/Full_reg_0
    SLICE_X16Y156        LUT5 (Prop_lut5_I2_O)        0.043     3.535 r  buffer1/fifo/fullReg_i_2__2/O
                         net (fo=50, routed)          0.701     4.236    buffer10/control/p_2_in
    SLICE_X7Y164         LUT6 (Prop_lut6_I4_O)        0.043     4.279 r  buffer10/control/dataReg[13]_i_1__0/O
                         net (fo=2, routed)           0.386     4.665    buffer2/control/D[6]
    SLICE_X7Y161         LUT3 (Prop_lut3_I0_O)        0.049     4.714 r  buffer2/control/outs[15]_i_4/O
                         net (fo=5, routed)           0.468     5.182    cmpi0/buffer2_outs[13]
    SLICE_X13Y160        LUT4 (Prop_lut4_I3_O)        0.129     5.311 r  cmpi0/i__i_76/O
                         net (fo=1, routed)           0.223     5.534    cmpi0/i__i_76_n_0
    SLICE_X12Y159        LUT5 (Prop_lut5_I4_O)        0.043     5.577 r  cmpi0/i__i_52/O
                         net (fo=1, routed)           0.000     5.577    cmpi0/i__i_52_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.754 r  cmpi0/i__i_29/CO[3]
                         net (fo=1, routed)           0.000     5.754    cmpi0/i__i_29_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.804 r  cmpi0/i__i_18/CO[3]
                         net (fo=1, routed)           0.000     5.804    cmpi0/i__i_18_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.854 f  cmpi0/i__i_11/CO[3]
                         net (fo=10, routed)          0.472     6.326    buffer8/fifo/result[0]
    SLICE_X20Y161        LUT3 (Prop_lut3_I0_O)        0.051     6.377 f  buffer8/fifo/i__i_7/O
                         net (fo=7, routed)           0.352     6.729    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_9
    SLICE_X20Y158        LUT6 (Prop_lut6_I0_O)        0.132     6.861 r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__16/O
                         net (fo=9, routed)           0.365     7.226    control_merge2/tehb/control/transmitValue_reg_18
    SLICE_X17Y155        LUT5 (Prop_lut5_I2_O)        0.054     7.280 r  control_merge2/tehb/control/transmitValue_i_3__15/O
                         net (fo=26, routed)          0.344     7.624    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X13Y154        LUT6 (Prop_lut6_I3_O)        0.131     7.755 r  control_merge2/tehb/control/i__i_15/O
                         net (fo=5, routed)           0.387     8.142    control_merge2/tehb/control/fork8/control/blockStopArray[0]
    SLICE_X15Y156        LUT6 (Prop_lut6_I1_O)        0.043     8.185 f  control_merge2/tehb/control/i__i_12/O
                         net (fo=1, routed)           0.387     8.572    fork4/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X17Y158        LUT4 (Prop_lut4_I2_O)        0.050     8.622 r  fork4/control/generateBlocks[1].regblock/i__i_4/O
                         net (fo=4, routed)           0.320     8.942    fork4/control/generateBlocks[2].regblock/dataReg_reg[0]_1
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.126     9.068 f  fork4/control/generateBlocks[2].regblock/fullReg_i_3__4/O
                         net (fo=2, routed)           0.246     9.314    fork4/control/generateBlocks[2].regblock/buffer2_outs_ready
    SLICE_X17Y161        LUT4 (Prop_lut4_I0_O)        0.043     9.357 r  fork4/control/generateBlocks[2].regblock/dataReg[31]_i_1__6/O
                         net (fo=32, routed)          0.636     9.993    buffer2/E[0]
    SLICE_X5Y155         FDRE                                         r  buffer2/dataReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1486, unset)         0.483    11.183    buffer2/clk
    SLICE_X5Y155         FDRE                                         r  buffer2/dataReg_reg[7]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X5Y155         FDRE (Setup_fdre_C_CE)      -0.194    10.953    buffer2/dataReg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  0.960    




