# Learning-Verilog

A special collection of practical digital hardware elements in Verilog.

Testbenched using Verilator in C++.

List of contents:
- Compilation of basic gate outputs in `basic_gates.v`
- Flip Flop conversions in any file with the name containing `flip_flop`
- A shift register for both left and right shifting in `universal_shift_register.v`
- A simple 8-bit adder in `adder.v`
- A simple 2 to 1 mux in `mux.v`
- An edge detector in `edge_detector.v`
- An asynchronous reset circuit in `async_reset.v`
- A comparator circuit in `comparator.v`