-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_fuct is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    OUTPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TVALID : IN STD_LOGIC;
    INPUT_STREAM_TREADY : OUT STD_LOGIC );
end;


architecture behav of TOP_fuct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TOP_fuct,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.419200,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=38,HLS_SYN_DSP=14,HLS_SYN_FF=6216,HLS_SYN_LUT=13665,HLS_VERSION=2018_3}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_rst_n_inv : STD_LOGIC;
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal SobOvlyIma_Strt_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal SobOvlyIma_Strt_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal SobOvlyIma_Strt_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal SobOvlyIma_Strt_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal XsOvImStrtLoc_i_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal XsOvImStrtLoc_i_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal XsOvImStrtLoc_t_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal XsOvImStrtLoc_t_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal K_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NumPoint_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal TOP_fuct_entry3_U0_ap_start : STD_LOGIC;
    signal TOP_fuct_entry3_U0_ap_done : STD_LOGIC;
    signal TOP_fuct_entry3_U0_ap_continue : STD_LOGIC;
    signal TOP_fuct_entry3_U0_ap_idle : STD_LOGIC;
    signal TOP_fuct_entry3_U0_ap_ready : STD_LOGIC;
    signal TOP_fuct_entry3_U0_start_out : STD_LOGIC;
    signal TOP_fuct_entry3_U0_start_write : STD_LOGIC;
    signal TOP_fuct_entry3_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal TOP_fuct_entry3_U0_rows_out_write : STD_LOGIC;
    signal TOP_fuct_entry3_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal TOP_fuct_entry3_U0_cols_out_write : STD_LOGIC;
    signal TOP_fuct_entry226_U0_ap_start : STD_LOGIC;
    signal TOP_fuct_entry226_U0_ap_done : STD_LOGIC;
    signal TOP_fuct_entry226_U0_ap_continue : STD_LOGIC;
    signal TOP_fuct_entry226_U0_ap_idle : STD_LOGIC;
    signal TOP_fuct_entry226_U0_ap_ready : STD_LOGIC;
    signal TOP_fuct_entry226_U0_start_out : STD_LOGIC;
    signal TOP_fuct_entry226_U0_start_write : STD_LOGIC;
    signal TOP_fuct_entry226_U0_rows_read : STD_LOGIC;
    signal TOP_fuct_entry226_U0_cols_read : STD_LOGIC;
    signal TOP_fuct_entry226_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal TOP_fuct_entry226_U0_rows_out_write : STD_LOGIC;
    signal TOP_fuct_entry226_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal TOP_fuct_entry226_U0_cols_out_write : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_ap_start : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_ap_done : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_ap_continue : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_ap_idle : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_ap_ready : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_ce0 : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_we0 : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_channel_done_SobOvlyIma_Strt : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_full_n : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ap_start : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_start_full_n : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ap_done : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ap_continue : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ap_idle : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ap_ready : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_start_out : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_start_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_rows_read : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_cols_read : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_rows_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_cols_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_write : STD_LOGIC;
    signal Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_write : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_ap_start : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_ap_done : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_ap_continue : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_ap_idle : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_ap_ready : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_ce0 : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_we0 : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_channel_done_XsOvImStrtLoc : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_full_n : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_start : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_done : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_out : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_INPUT_STREAM_TREADY : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_0_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_1_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_2_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal AXIvideo2Mat_U0_img_cols_V_out_write : STD_LOGIC;
    signal CvtColor_U0_ap_start : STD_LOGIC;
    signal CvtColor_U0_ap_done : STD_LOGIC;
    signal CvtColor_U0_ap_continue : STD_LOGIC;
    signal CvtColor_U0_ap_idle : STD_LOGIC;
    signal CvtColor_U0_ap_ready : STD_LOGIC;
    signal CvtColor_U0_start_out : STD_LOGIC;
    signal CvtColor_U0_start_write : STD_LOGIC;
    signal CvtColor_U0_p_src_rows_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_cols_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_0_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_1_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_2_V_read : STD_LOGIC;
    signal CvtColor_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal CvtColor_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal Duplicate219_U0_ap_start : STD_LOGIC;
    signal Duplicate219_U0_ap_done : STD_LOGIC;
    signal Duplicate219_U0_ap_continue : STD_LOGIC;
    signal Duplicate219_U0_ap_idle : STD_LOGIC;
    signal Duplicate219_U0_ap_ready : STD_LOGIC;
    signal Duplicate219_U0_src_rows_V_read : STD_LOGIC;
    signal Duplicate219_U0_src_cols_V_read : STD_LOGIC;
    signal Duplicate219_U0_src_data_stream_V_read : STD_LOGIC;
    signal Duplicate219_U0_dst1_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate219_U0_dst1_data_stream_V_write : STD_LOGIC;
    signal Duplicate219_U0_dst2_data_stream_V : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate219_U0_dst2_data_stream_V_ap_vld : STD_LOGIC;
    signal CopImage220_U0_ap_start : STD_LOGIC;
    signal CopImage220_U0_ap_done : STD_LOGIC;
    signal CopImage220_U0_ap_continue : STD_LOGIC;
    signal CopImage220_U0_ap_idle : STD_LOGIC;
    signal CopImage220_U0_ap_ready : STD_LOGIC;
    signal CopImage220_U0_src_data_stream_V_read : STD_LOGIC;
    signal CopImage220_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal CopImage220_U0_dst_data_stream_V_write : STD_LOGIC;
    signal CopImage220_U0_HEIGHT_read : STD_LOGIC;
    signal CopImage220_U0_WIDTH_read : STD_LOGIC;
    signal Duplicate221_U0_ap_start : STD_LOGIC;
    signal Duplicate221_U0_start_full_n : STD_LOGIC;
    signal Duplicate221_U0_ap_done : STD_LOGIC;
    signal Duplicate221_U0_ap_continue : STD_LOGIC;
    signal Duplicate221_U0_ap_idle : STD_LOGIC;
    signal Duplicate221_U0_ap_ready : STD_LOGIC;
    signal Duplicate221_U0_start_out : STD_LOGIC;
    signal Duplicate221_U0_start_write : STD_LOGIC;
    signal Duplicate221_U0_src_rows_V_read : STD_LOGIC;
    signal Duplicate221_U0_src_cols_V_read : STD_LOGIC;
    signal Duplicate221_U0_src_data_stream_V_read : STD_LOGIC;
    signal Duplicate221_U0_dst1_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate221_U0_dst1_data_stream_V_write : STD_LOGIC;
    signal Duplicate221_U0_dst2_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate221_U0_dst2_data_stream_V_write : STD_LOGIC;
    signal Sobel_U0_ap_start : STD_LOGIC;
    signal Sobel_U0_ap_done : STD_LOGIC;
    signal Sobel_U0_ap_continue : STD_LOGIC;
    signal Sobel_U0_ap_idle : STD_LOGIC;
    signal Sobel_U0_ap_ready : STD_LOGIC;
    signal Sobel_U0_p_src_data_stream_V_read : STD_LOGIC;
    signal Sobel_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal Sobel_1_U0_ap_start : STD_LOGIC;
    signal Sobel_1_U0_ap_done : STD_LOGIC;
    signal Sobel_1_U0_ap_continue : STD_LOGIC;
    signal Sobel_1_U0_ap_idle : STD_LOGIC;
    signal Sobel_1_U0_ap_ready : STD_LOGIC;
    signal Sobel_1_U0_p_src_data_stream_V_read : STD_LOGIC;
    signal Sobel_1_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_1_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal Threshold222_U0_ap_start : STD_LOGIC;
    signal Threshold222_U0_ap_done : STD_LOGIC;
    signal Threshold222_U0_ap_continue : STD_LOGIC;
    signal Threshold222_U0_ap_idle : STD_LOGIC;
    signal Threshold222_U0_ap_ready : STD_LOGIC;
    signal Threshold222_U0_start_out : STD_LOGIC;
    signal Threshold222_U0_start_write : STD_LOGIC;
    signal Threshold222_U0_src_data_stream_V_read : STD_LOGIC;
    signal Threshold222_U0_dst_rows_V_read : STD_LOGIC;
    signal Threshold222_U0_dst_cols_V_read : STD_LOGIC;
    signal Threshold222_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Threshold222_U0_dst_data_stream_V_write : STD_LOGIC;
    signal Threshold_U0_ap_start : STD_LOGIC;
    signal Threshold_U0_ap_done : STD_LOGIC;
    signal Threshold_U0_ap_continue : STD_LOGIC;
    signal Threshold_U0_ap_idle : STD_LOGIC;
    signal Threshold_U0_ap_ready : STD_LOGIC;
    signal Threshold_U0_src_data_stream_V_read : STD_LOGIC;
    signal Threshold_U0_dst_rows_V_read : STD_LOGIC;
    signal Threshold_U0_dst_cols_V_read : STD_LOGIC;
    signal Threshold_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Threshold_U0_dst_data_stream_V_write : STD_LOGIC;
    signal filtrel_kernel_U0_ap_start : STD_LOGIC;
    signal filtrel_kernel_U0_ap_done : STD_LOGIC;
    signal filtrel_kernel_U0_ap_continue : STD_LOGIC;
    signal filtrel_kernel_U0_ap_idle : STD_LOGIC;
    signal filtrel_kernel_U0_ap_ready : STD_LOGIC;
    signal filtrel_kernel_U0_src_data_stream_V_read : STD_LOGIC;
    signal filtrel_kernel_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal filtrel_kernel_U0_dst_data_stream_V_write : STD_LOGIC;
    signal OvlayImage223_U0_ap_start : STD_LOGIC;
    signal OvlayImage223_U0_ap_done : STD_LOGIC;
    signal OvlayImage223_U0_ap_continue : STD_LOGIC;
    signal OvlayImage223_U0_ap_idle : STD_LOGIC;
    signal OvlayImage223_U0_ap_ready : STD_LOGIC;
    signal OvlayImage223_U0_start_out : STD_LOGIC;
    signal OvlayImage223_U0_start_write : STD_LOGIC;
    signal OvlayImage223_U0_src_data_stream_V_read : STD_LOGIC;
    signal OvlayImage223_U0_ovlaysrc_data_stream_V_read : STD_LOGIC;
    signal OvlayImage223_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal OvlayImage223_U0_dst_data_stream_V_write : STD_LOGIC;
    signal OvlayImage223_U0_StartLoc_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal OvlayImage223_U0_StartLoc_ce0 : STD_LOGIC;
    signal OvlayImage223_U0_StartLoc_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal OvlayImage223_U0_StartLoc_ce1 : STD_LOGIC;
    signal Duplicate_U0_ap_start : STD_LOGIC;
    signal Duplicate_U0_ap_done : STD_LOGIC;
    signal Duplicate_U0_ap_continue : STD_LOGIC;
    signal Duplicate_U0_ap_idle : STD_LOGIC;
    signal Duplicate_U0_ap_ready : STD_LOGIC;
    signal Duplicate_U0_start_out : STD_LOGIC;
    signal Duplicate_U0_start_write : STD_LOGIC;
    signal Duplicate_U0_src_rows_V_read : STD_LOGIC;
    signal Duplicate_U0_src_cols_V_read : STD_LOGIC;
    signal Duplicate_U0_src_data_stream_V_read : STD_LOGIC;
    signal Duplicate_U0_dst1_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst1_data_stream_V_write : STD_LOGIC;
    signal Duplicate_U0_dst2_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst2_data_stream_V_write : STD_LOGIC;
    signal CopImage224_U0_ap_start : STD_LOGIC;
    signal CopImage224_U0_ap_done : STD_LOGIC;
    signal CopImage224_U0_ap_continue : STD_LOGIC;
    signal CopImage224_U0_ap_idle : STD_LOGIC;
    signal CopImage224_U0_ap_ready : STD_LOGIC;
    signal CopImage224_U0_start_out : STD_LOGIC;
    signal CopImage224_U0_start_write : STD_LOGIC;
    signal CopImage224_U0_src_data_stream_V_read : STD_LOGIC;
    signal CopImage224_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal CopImage224_U0_dst_data_stream_V_write : STD_LOGIC;
    signal filtrel_kernelXS_U0_ap_start : STD_LOGIC;
    signal filtrel_kernelXS_U0_ap_done : STD_LOGIC;
    signal filtrel_kernelXS_U0_ap_continue : STD_LOGIC;
    signal filtrel_kernelXS_U0_ap_idle : STD_LOGIC;
    signal filtrel_kernelXS_U0_ap_ready : STD_LOGIC;
    signal filtrel_kernelXS_U0_src_data_stream_V_read : STD_LOGIC;
    signal filtrel_kernelXS_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal filtrel_kernelXS_U0_dst_data_stream_V_write : STD_LOGIC;
    signal OvlayImage225_U0_ap_start : STD_LOGIC;
    signal OvlayImage225_U0_ap_done : STD_LOGIC;
    signal OvlayImage225_U0_ap_continue : STD_LOGIC;
    signal OvlayImage225_U0_ap_idle : STD_LOGIC;
    signal OvlayImage225_U0_ap_ready : STD_LOGIC;
    signal OvlayImage225_U0_start_out : STD_LOGIC;
    signal OvlayImage225_U0_start_write : STD_LOGIC;
    signal OvlayImage225_U0_src_data_stream_V_read : STD_LOGIC;
    signal OvlayImage225_U0_ovlaysrc_data_stream_V_read : STD_LOGIC;
    signal OvlayImage225_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal OvlayImage225_U0_dst_data_stream_V_write : STD_LOGIC;
    signal OvlayImage225_U0_StartLoc_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal OvlayImage225_U0_StartLoc_ce0 : STD_LOGIC;
    signal OvlayImage225_U0_StartLoc_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal OvlayImage225_U0_StartLoc_ce1 : STD_LOGIC;
    signal SeekPoint_U0_ap_start : STD_LOGIC;
    signal SeekPoint_U0_ap_done : STD_LOGIC;
    signal SeekPoint_U0_ap_continue : STD_LOGIC;
    signal SeekPoint_U0_ap_idle : STD_LOGIC;
    signal SeekPoint_U0_ap_ready : STD_LOGIC;
    signal SeekPoint_U0_src_data_stream_V_read : STD_LOGIC;
    signal SeekPoint_U0_K_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal SeekPoint_U0_K_ce0 : STD_LOGIC;
    signal SeekPoint_U0_K_we0 : STD_LOGIC;
    signal SeekPoint_U0_K_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal SeekPoint_U0_B_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal SeekPoint_U0_B_ce0 : STD_LOGIC;
    signal SeekPoint_U0_B_we0 : STD_LOGIC;
    signal SeekPoint_U0_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal SeekPoint_U0_NumPoint_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal SeekPoint_U0_NumPoint_ce0 : STD_LOGIC;
    signal SeekPoint_U0_NumPoint_we0 : STD_LOGIC;
    signal SeekPoint_U0_NumPoint_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal SobOvlyIma_Strt_i_full_n : STD_LOGIC;
    signal SobOvlyIma_Strt_t_empty_n : STD_LOGIC;
    signal SobOvlyIma_Strt_t_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal SobOvlyIma_Strt_t_we1 : STD_LOGIC;
    signal XsOvImStrtLoc_i_full_n : STD_LOGIC;
    signal XsOvImStrtLoc_t_empty_n : STD_LOGIC;
    signal XsOvImStrtLoc_t_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal XsOvImStrtLoc_t_we1 : STD_LOGIC;
    signal rows_c1_full_n : STD_LOGIC;
    signal rows_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c1_empty_n : STD_LOGIC;
    signal cols_c2_full_n : STD_LOGIC;
    signal cols_c2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c2_empty_n : STD_LOGIC;
    signal rows_c_full_n : STD_LOGIC;
    signal rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c_empty_n : STD_LOGIC;
    signal cols_c_full_n : STD_LOGIC;
    signal cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c_empty_n : STD_LOGIC;
    signal rows_c81_full_n : STD_LOGIC;
    signal rows_c81_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c81_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_rows_V_1_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_rows_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgRgb_Datsrc_rows_V_1_empty_n : STD_LOGIC;
    signal cols_c82_full_n : STD_LOGIC;
    signal cols_c82_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c82_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_cols_V_1_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_cols_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgRgb_Datsrc_cols_V_1_empty_n : STD_LOGIC;
    signal ImgGry_Datsrc_rows_V_full_n : STD_LOGIC;
    signal ImgGry_Datsrc_rows_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgGry_Datsrc_rows_V_empty_n : STD_LOGIC;
    signal ImgGry_Datsrc_cols_V_full_n : STD_LOGIC;
    signal ImgGry_Datsrc_cols_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgGry_Datsrc_cols_V_empty_n : STD_LOGIC;
    signal ImgGry_Datcop_rows_V_full_n : STD_LOGIC;
    signal ImgGry_Datcop_rows_V_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal ImgGry_Datcop_rows_V_empty_n : STD_LOGIC;
    signal ImgGry_Datcop_cols_V_full_n : STD_LOGIC;
    signal ImgGry_Datcop_cols_V_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal ImgGry_Datcop_cols_V_empty_n : STD_LOGIC;
    signal ImgGry_Threh_sp_rows_full_n : STD_LOGIC;
    signal ImgGry_Threh_sp_rows_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal ImgGry_Threh_sp_rows_empty_n : STD_LOGIC;
    signal ImgGry_Threh_sp_cols_full_n : STD_LOGIC;
    signal ImgGry_Threh_sp_cols_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal ImgGry_Threh_sp_cols_empty_n : STD_LOGIC;
    signal ImgGry_Threh_cz_rows_full_n : STD_LOGIC;
    signal ImgGry_Threh_cz_rows_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal ImgGry_Threh_cz_rows_empty_n : STD_LOGIC;
    signal ImgGry_Threh_cz_cols_full_n : STD_LOGIC;
    signal ImgGry_Threh_cz_cols_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal ImgGry_Threh_cz_cols_empty_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_rows_s_full_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_rows_s_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal ImgGry_Ovlaycz_rows_s_empty_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_cols_s_full_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_cols_s_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal ImgGry_Ovlaycz_cols_s_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgRgb_Datsrc_data_s_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_1_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgRgb_Datsrc_data_s_1_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_2_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_data_s_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgRgb_Datsrc_data_s_2_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_rows_V_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_rows_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgRgb_Datsrc_rows_V_empty_n : STD_LOGIC;
    signal ImgRgb_Datsrc_cols_V_full_n : STD_LOGIC;
    signal ImgRgb_Datsrc_cols_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ImgRgb_Datsrc_cols_V_empty_n : STD_LOGIC;
    signal ImgGry_Datsrc_data_s_full_n : STD_LOGIC;
    signal ImgGry_Datsrc_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Datsrc_data_s_empty_n : STD_LOGIC;
    signal ImgGry_Datsrc_a_data_full_n : STD_LOGIC;
    signal ImgGry_Datsrc_a_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Datsrc_a_data_empty_n : STD_LOGIC;
    signal ImgGry_Datcop_data_s_full_n : STD_LOGIC;
    signal ImgGry_Datcop_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Datcop_data_s_empty_n : STD_LOGIC;
    signal ImgGry_Datcop_a_data_full_n : STD_LOGIC;
    signal ImgGry_Datcop_a_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Datcop_a_data_empty_n : STD_LOGIC;
    signal ImgGry_Datcop_b_data_full_n : STD_LOGIC;
    signal ImgGry_Datcop_b_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Datcop_b_data_empty_n : STD_LOGIC;
    signal ImgGry_Sobcop_cz_dat_full_n : STD_LOGIC;
    signal ImgGry_Sobcop_cz_dat_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Sobcop_cz_dat_empty_n : STD_LOGIC;
    signal ImgGry_Sobcop_sp_dat_full_n : STD_LOGIC;
    signal ImgGry_Sobcop_sp_dat_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Sobcop_sp_dat_empty_n : STD_LOGIC;
    signal ImgGry_Threh_sp_data_full_n : STD_LOGIC;
    signal ImgGry_Threh_sp_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Threh_sp_data_empty_n : STD_LOGIC;
    signal ImgGry_Threh_cz_data_full_n : STD_LOGIC;
    signal ImgGry_Threh_cz_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Threh_cz_data_empty_n : STD_LOGIC;
    signal ImgGry_Copfilt_data_s_full_n : STD_LOGIC;
    signal ImgGry_Copfilt_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Copfilt_data_s_empty_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_data_s_full_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Ovlaycz_data_s_empty_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_a_dat_full_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_a_dat_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Ovlaycz_a_dat_empty_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_b_dat_full_n : STD_LOGIC;
    signal ImgGry_Ovlaycz_b_dat_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_Ovlaycz_b_dat_empty_n : STD_LOGIC;
    signal ImgGry_DatCopXs_data_full_n : STD_LOGIC;
    signal ImgGry_DatCopXs_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_DatCopXs_data_empty_n : STD_LOGIC;
    signal ImgGry_OvlyFiltcz_da_full_n : STD_LOGIC;
    signal ImgGry_OvlyFiltcz_da_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_OvlyFiltcz_da_empty_n : STD_LOGIC;
    signal ImgGry_OvlySumcz_dat_full_n : STD_LOGIC;
    signal ImgGry_OvlySumcz_dat_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal ImgGry_OvlySumcz_dat_empty_n : STD_LOGIC;
    signal start_for_TOP_fuct_entry226_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_TOP_fuct_entry226_U0_full_n : STD_LOGIC;
    signal start_for_TOP_fuct_entry226_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_TOP_fuct_entry226_U0_empty_n : STD_LOGIC;
    signal start_for_Block_TOP_fuct_memin_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_TOP_fuct_memin_U0_full_n : STD_LOGIC;
    signal start_for_Block_TOP_fuct_memin_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_TOP_fuct_memin_U0_empty_n : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_start_full_n : STD_LOGIC;
    signal Loop_memset_SobOvlyI_U0_start_write : STD_LOGIC;
    signal start_for_CopImage220_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CopImage220_U0_full_n : STD_LOGIC;
    signal start_for_CopImage220_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CopImage220_U0_empty_n : STD_LOGIC;
    signal start_for_Duplicate221_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate221_U0_full_n : STD_LOGIC;
    signal start_for_Duplicate221_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate221_U0_empty_n : STD_LOGIC;
    signal start_for_Threshold222_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Threshold222_U0_full_n : STD_LOGIC;
    signal start_for_Threshold222_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Threshold222_U0_empty_n : STD_LOGIC;
    signal start_for_Threshold_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Threshold_U0_full_n : STD_LOGIC;
    signal start_for_Threshold_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Threshold_U0_empty_n : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_start_full_n : STD_LOGIC;
    signal Loop_memset_XsOvImSt_U0_start_write : STD_LOGIC;
    signal start_for_CvtColor_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CvtColor_U0_full_n : STD_LOGIC;
    signal start_for_CvtColor_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CvtColor_U0_empty_n : STD_LOGIC;
    signal start_for_Duplicate219_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate219_U0_full_n : STD_LOGIC;
    signal start_for_Duplicate219_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate219_U0_empty_n : STD_LOGIC;
    signal Duplicate219_U0_start_full_n : STD_LOGIC;
    signal Duplicate219_U0_start_write : STD_LOGIC;
    signal CopImage220_U0_start_full_n : STD_LOGIC;
    signal CopImage220_U0_start_write : STD_LOGIC;
    signal start_for_Sobel_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_U0_full_n : STD_LOGIC;
    signal start_for_Sobel_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_U0_empty_n : STD_LOGIC;
    signal start_for_Sobel_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_1_U0_full_n : STD_LOGIC;
    signal start_for_Sobel_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Sobel_1_U0_empty_n : STD_LOGIC;
    signal Sobel_U0_start_full_n : STD_LOGIC;
    signal Sobel_U0_start_write : STD_LOGIC;
    signal Sobel_1_U0_start_full_n : STD_LOGIC;
    signal Sobel_1_U0_start_write : STD_LOGIC;
    signal start_for_filtrel_kernel_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_filtrel_kernel_U0_full_n : STD_LOGIC;
    signal start_for_filtrel_kernel_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_filtrel_kernel_U0_empty_n : STD_LOGIC;
    signal Threshold_U0_start_full_n : STD_LOGIC;
    signal Threshold_U0_start_write : STD_LOGIC;
    signal filtrel_kernel_U0_start_full_n : STD_LOGIC;
    signal filtrel_kernel_U0_start_write : STD_LOGIC;
    signal start_for_Duplicate_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_U0_full_n : STD_LOGIC;
    signal start_for_Duplicate_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_U0_empty_n : STD_LOGIC;
    signal start_for_CopImage224_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CopImage224_U0_full_n : STD_LOGIC;
    signal start_for_CopImage224_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CopImage224_U0_empty_n : STD_LOGIC;
    signal start_for_filtrel_kernelXS_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_filtrel_kernelXS_U0_full_n : STD_LOGIC;
    signal start_for_filtrel_kernelXS_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_filtrel_kernelXS_U0_empty_n : STD_LOGIC;
    signal filtrel_kernelXS_U0_start_full_n : STD_LOGIC;
    signal filtrel_kernelXS_U0_start_write : STD_LOGIC;
    signal start_for_SeekPoint_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_SeekPoint_U0_full_n : STD_LOGIC;
    signal start_for_SeekPoint_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_SeekPoint_U0_empty_n : STD_LOGIC;
    signal SeekPoint_U0_start_full_n : STD_LOGIC;
    signal SeekPoint_U0_start_write : STD_LOGIC;

    component TOP_fuct_entry3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component TOP_fuct_entry226 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component Loop_memset_SobOvlyI IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        SobOvlyIma_Strt_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        SobOvlyIma_Strt_ce0 : OUT STD_LOGIC;
        SobOvlyIma_Strt_we0 : OUT STD_LOGIC;
        SobOvlyIma_Strt_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Block_TOP_fuct_memin IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        ImgRgb_Datsrc_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ImgRgb_Datsrc_rows_V_out_full_n : IN STD_LOGIC;
        ImgRgb_Datsrc_rows_V_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC;
        ImgRgb_Datsrc_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ImgRgb_Datsrc_cols_V_out_full_n : IN STD_LOGIC;
        ImgRgb_Datsrc_cols_V_out_write : OUT STD_LOGIC;
        ImgGry_Datsrc_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ImgGry_Datsrc_rows_V_out_full_n : IN STD_LOGIC;
        ImgGry_Datsrc_rows_V_out_write : OUT STD_LOGIC;
        ImgGry_Datsrc_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ImgGry_Datsrc_cols_V_out_full_n : IN STD_LOGIC;
        ImgGry_Datsrc_cols_V_out_write : OUT STD_LOGIC;
        ImgGry_Datcop_rows_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        ImgGry_Datcop_rows_V_out_full_n : IN STD_LOGIC;
        ImgGry_Datcop_rows_V_out_write : OUT STD_LOGIC;
        ImgGry_Datcop_cols_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        ImgGry_Datcop_cols_V_out_full_n : IN STD_LOGIC;
        ImgGry_Datcop_cols_V_out_write : OUT STD_LOGIC;
        ImgGry_Threh_sp_rows_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        ImgGry_Threh_sp_rows_V_out_full_n : IN STD_LOGIC;
        ImgGry_Threh_sp_rows_V_out_write : OUT STD_LOGIC;
        ImgGry_Threh_sp_cols_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        ImgGry_Threh_sp_cols_V_out_full_n : IN STD_LOGIC;
        ImgGry_Threh_sp_cols_V_out_write : OUT STD_LOGIC;
        ImgGry_Threh_cz_rows_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        ImgGry_Threh_cz_rows_V_out_full_n : IN STD_LOGIC;
        ImgGry_Threh_cz_rows_V_out_write : OUT STD_LOGIC;
        ImgGry_Threh_cz_cols_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        ImgGry_Threh_cz_cols_V_out_full_n : IN STD_LOGIC;
        ImgGry_Threh_cz_cols_V_out_write : OUT STD_LOGIC;
        ImgGry_Ovlaycz_rows_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        ImgGry_Ovlaycz_rows_V_out_full_n : IN STD_LOGIC;
        ImgGry_Ovlaycz_rows_V_out_write : OUT STD_LOGIC;
        ImgGry_Ovlaycz_cols_V_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        ImgGry_Ovlaycz_cols_V_out_full_n : IN STD_LOGIC;
        ImgGry_Ovlaycz_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component Loop_memset_XsOvImSt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        XsOvImStrtLoc_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        XsOvImStrtLoc_ce0 : OUT STD_LOGIC;
        XsOvImStrtLoc_we0 : OUT STD_LOGIC;
        XsOvImStrtLoc_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component AXIvideo2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        INPUT_STREAM_TVALID : IN STD_LOGIC;
        INPUT_STREAM_TREADY : OUT STD_LOGIC;
        INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_rows_V_empty_n : IN STD_LOGIC;
        img_rows_V_read : OUT STD_LOGIC;
        img_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        img_cols_V_empty_n : IN STD_LOGIC;
        img_cols_V_read : OUT STD_LOGIC;
        img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_0_V_full_n : IN STD_LOGIC;
        img_data_stream_0_V_write : OUT STD_LOGIC;
        img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_1_V_full_n : IN STD_LOGIC;
        img_data_stream_1_V_write : OUT STD_LOGIC;
        img_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_2_V_full_n : IN STD_LOGIC;
        img_data_stream_2_V_write : OUT STD_LOGIC;
        img_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_rows_V_out_full_n : IN STD_LOGIC;
        img_rows_V_out_write : OUT STD_LOGIC;
        img_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        img_cols_V_out_full_n : IN STD_LOGIC;
        img_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component CvtColor IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_rows_V_empty_n : IN STD_LOGIC;
        p_src_rows_V_read : OUT STD_LOGIC;
        p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_cols_V_empty_n : IN STD_LOGIC;
        p_src_cols_V_read : OUT STD_LOGIC;
        p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_0_V_read : OUT STD_LOGIC;
        p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_1_V_read : OUT STD_LOGIC;
        p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_2_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Duplicate219 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        src_rows_V_empty_n : IN STD_LOGIC;
        src_rows_V_read : OUT STD_LOGIC;
        src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        src_cols_V_empty_n : IN STD_LOGIC;
        src_cols_V_read : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_V_full_n : IN STD_LOGIC;
        dst1_data_stream_V_write : OUT STD_LOGIC;
        dst2_data_stream_V : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_V_ap_vld : OUT STD_LOGIC );
    end component;


    component CopImage220 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC;
        HEIGHT_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        HEIGHT_empty_n : IN STD_LOGIC;
        HEIGHT_read : OUT STD_LOGIC;
        WIDTH_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        WIDTH_empty_n : IN STD_LOGIC;
        WIDTH_read : OUT STD_LOGIC );
    end component;


    component Duplicate221 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_rows_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        src_rows_V_empty_n : IN STD_LOGIC;
        src_rows_V_read : OUT STD_LOGIC;
        src_cols_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        src_cols_V_empty_n : IN STD_LOGIC;
        src_cols_V_read : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_V_full_n : IN STD_LOGIC;
        dst1_data_stream_V_write : OUT STD_LOGIC;
        dst2_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_V_full_n : IN STD_LOGIC;
        dst2_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Sobel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Sobel_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Threshold222 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_rows_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        dst_rows_V_empty_n : IN STD_LOGIC;
        dst_rows_V_read : OUT STD_LOGIC;
        dst_cols_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        dst_cols_V_empty_n : IN STD_LOGIC;
        dst_cols_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Threshold IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_rows_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        dst_rows_V_empty_n : IN STD_LOGIC;
        dst_rows_V_read : OUT STD_LOGIC;
        dst_cols_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        dst_cols_V_empty_n : IN STD_LOGIC;
        dst_cols_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component filtrel_kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component OvlayImage223 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        ovlaysrc_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        ovlaysrc_data_stream_V_empty_n : IN STD_LOGIC;
        ovlaysrc_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC;
        StartLoc_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_ce0 : OUT STD_LOGIC;
        StartLoc_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_ce1 : OUT STD_LOGIC;
        StartLoc_q1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Duplicate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_rows_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        src_rows_V_empty_n : IN STD_LOGIC;
        src_rows_V_read : OUT STD_LOGIC;
        src_cols_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        src_cols_V_empty_n : IN STD_LOGIC;
        src_cols_V_read : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst1_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_V_full_n : IN STD_LOGIC;
        dst1_data_stream_V_write : OUT STD_LOGIC;
        dst2_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_V_full_n : IN STD_LOGIC;
        dst2_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component CopImage224 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component filtrel_kernelXS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component OvlayImage225 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        ovlaysrc_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        ovlaysrc_data_stream_V_empty_n : IN STD_LOGIC;
        ovlaysrc_data_stream_V_read : OUT STD_LOGIC;
        dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_V_full_n : IN STD_LOGIC;
        dst_data_stream_V_write : OUT STD_LOGIC;
        StartLoc_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_ce0 : OUT STD_LOGIC;
        StartLoc_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        StartLoc_ce1 : OUT STD_LOGIC;
        StartLoc_q1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component SeekPoint IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_V_empty_n : IN STD_LOGIC;
        src_data_stream_V_read : OUT STD_LOGIC;
        K_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        K_ce0 : OUT STD_LOGIC;
        K_we0 : OUT STD_LOGIC;
        K_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        K_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_we0 : OUT STD_LOGIC;
        B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NumPoint_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        NumPoint_ce0 : OUT STD_LOGIC;
        NumPoint_we0 : OUT STD_LOGIC;
        NumPoint_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NumPoint_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_fuct_SobOvlyIAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component TOP_fuct_K IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d5_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d4_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w9_d6_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w10_d6_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w9_d8_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w10_d8_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w9_d11_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w10_d11_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_TOP_fucCeG IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Block_TDeQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_CopImagEe0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DuplicaFfa IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ThreshoGfk IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_ThreshoHfu IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_CvtColoIfE IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DuplicaJfO IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Sobel_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Sobel_1KfY IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_filtrelLf8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DuplicaMgi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_CopImagNgs IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_filtrelOgC IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_SeekPoiPgM IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component TOP_fuct_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    TOP_fuct_AXILiteS_s_axi_U : component TOP_fuct_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        rows => rows,
        cols => cols);

    SobOvlyIma_Strt_U : component TOP_fuct_SobOvlyIAem
    generic map (
        DataWidth => 1,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_address0,
        i_ce0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_ce0,
        i_we0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_we0,
        i_d0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_d0,
        i_q0 => SobOvlyIma_Strt_i_q0,
        i_address1 => ap_const_lv1_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => SobOvlyIma_Strt_i_q1,
        t_address0 => OvlayImage223_U0_StartLoc_address0,
        t_ce0 => OvlayImage223_U0_StartLoc_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => SobOvlyIma_Strt_t_q0,
        t_address1 => OvlayImage223_U0_StartLoc_address1,
        t_ce1 => OvlayImage223_U0_StartLoc_ce1,
        t_q1 => SobOvlyIma_Strt_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => SobOvlyIma_Strt_i_full_n,
        i_write => Loop_memset_SobOvlyI_U0_ap_done,
        t_empty_n => SobOvlyIma_Strt_t_empty_n,
        t_read => OvlayImage223_U0_ap_ready);

    XsOvImStrtLoc_U : component TOP_fuct_SobOvlyIAem
    generic map (
        DataWidth => 1,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_address0,
        i_ce0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_ce0,
        i_we0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_we0,
        i_d0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_d0,
        i_q0 => XsOvImStrtLoc_i_q0,
        i_address1 => ap_const_lv1_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => XsOvImStrtLoc_i_q1,
        t_address0 => OvlayImage225_U0_StartLoc_address0,
        t_ce0 => OvlayImage225_U0_StartLoc_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv1_0,
        t_q0 => XsOvImStrtLoc_t_q0,
        t_address1 => OvlayImage225_U0_StartLoc_address1,
        t_ce1 => OvlayImage225_U0_StartLoc_ce1,
        t_q1 => XsOvImStrtLoc_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => XsOvImStrtLoc_i_full_n,
        i_write => Loop_memset_XsOvImSt_U0_ap_done,
        t_empty_n => XsOvImStrtLoc_t_empty_n,
        t_read => OvlayImage225_U0_ap_ready);

    K_U : component TOP_fuct_K
    generic map (
        DataWidth => 32,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => SeekPoint_U0_K_address0,
        ce0 => SeekPoint_U0_K_ce0,
        we0 => SeekPoint_U0_K_we0,
        d0 => SeekPoint_U0_K_d0,
        q0 => K_q0);

    B_U : component TOP_fuct_K
    generic map (
        DataWidth => 32,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => SeekPoint_U0_B_address0,
        ce0 => SeekPoint_U0_B_ce0,
        we0 => SeekPoint_U0_B_we0,
        d0 => SeekPoint_U0_B_d0,
        q0 => B_q0);

    NumPoint_U : component TOP_fuct_K
    generic map (
        DataWidth => 32,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => SeekPoint_U0_NumPoint_address0,
        ce0 => SeekPoint_U0_NumPoint_ce0,
        we0 => SeekPoint_U0_NumPoint_we0,
        d0 => SeekPoint_U0_NumPoint_d0,
        q0 => NumPoint_q0);

    TOP_fuct_entry3_U0 : component TOP_fuct_entry3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => TOP_fuct_entry3_U0_ap_start,
        start_full_n => start_for_TOP_fuct_entry226_U0_full_n,
        ap_done => TOP_fuct_entry3_U0_ap_done,
        ap_continue => TOP_fuct_entry3_U0_ap_continue,
        ap_idle => TOP_fuct_entry3_U0_ap_idle,
        ap_ready => TOP_fuct_entry3_U0_ap_ready,
        start_out => TOP_fuct_entry3_U0_start_out,
        start_write => TOP_fuct_entry3_U0_start_write,
        rows => rows,
        cols => cols,
        rows_out_din => TOP_fuct_entry3_U0_rows_out_din,
        rows_out_full_n => rows_c1_full_n,
        rows_out_write => TOP_fuct_entry3_U0_rows_out_write,
        cols_out_din => TOP_fuct_entry3_U0_cols_out_din,
        cols_out_full_n => cols_c2_full_n,
        cols_out_write => TOP_fuct_entry3_U0_cols_out_write);

    TOP_fuct_entry226_U0 : component TOP_fuct_entry226
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => TOP_fuct_entry226_U0_ap_start,
        start_full_n => start_for_Block_TOP_fuct_memin_U0_full_n,
        ap_done => TOP_fuct_entry226_U0_ap_done,
        ap_continue => TOP_fuct_entry226_U0_ap_continue,
        ap_idle => TOP_fuct_entry226_U0_ap_idle,
        ap_ready => TOP_fuct_entry226_U0_ap_ready,
        start_out => TOP_fuct_entry226_U0_start_out,
        start_write => TOP_fuct_entry226_U0_start_write,
        rows_dout => rows_c1_dout,
        rows_empty_n => rows_c1_empty_n,
        rows_read => TOP_fuct_entry226_U0_rows_read,
        cols_dout => cols_c2_dout,
        cols_empty_n => cols_c2_empty_n,
        cols_read => TOP_fuct_entry226_U0_cols_read,
        rows_out_din => TOP_fuct_entry226_U0_rows_out_din,
        rows_out_full_n => rows_c_full_n,
        rows_out_write => TOP_fuct_entry226_U0_rows_out_write,
        cols_out_din => TOP_fuct_entry226_U0_cols_out_din,
        cols_out_full_n => cols_c_full_n,
        cols_out_write => TOP_fuct_entry226_U0_cols_out_write);

    Loop_memset_SobOvlyI_U0 : component Loop_memset_SobOvlyI
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_memset_SobOvlyI_U0_ap_start,
        ap_done => Loop_memset_SobOvlyI_U0_ap_done,
        ap_continue => Loop_memset_SobOvlyI_U0_ap_continue,
        ap_idle => Loop_memset_SobOvlyI_U0_ap_idle,
        ap_ready => Loop_memset_SobOvlyI_U0_ap_ready,
        SobOvlyIma_Strt_address0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_address0,
        SobOvlyIma_Strt_ce0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_ce0,
        SobOvlyIma_Strt_we0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_we0,
        SobOvlyIma_Strt_d0 => Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_d0);

    Block_TOP_fuct_memin_U0 : component Block_TOP_fuct_memin
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_TOP_fuct_memin_U0_ap_start,
        start_full_n => Block_TOP_fuct_memin_U0_start_full_n,
        ap_done => Block_TOP_fuct_memin_U0_ap_done,
        ap_continue => Block_TOP_fuct_memin_U0_ap_continue,
        ap_idle => Block_TOP_fuct_memin_U0_ap_idle,
        ap_ready => Block_TOP_fuct_memin_U0_ap_ready,
        start_out => Block_TOP_fuct_memin_U0_start_out,
        start_write => Block_TOP_fuct_memin_U0_start_write,
        rows_dout => rows_c_dout,
        rows_empty_n => rows_c_empty_n,
        rows_read => Block_TOP_fuct_memin_U0_rows_read,
        cols_dout => cols_c_dout,
        cols_empty_n => cols_c_empty_n,
        cols_read => Block_TOP_fuct_memin_U0_cols_read,
        rows_out_din => Block_TOP_fuct_memin_U0_rows_out_din,
        rows_out_full_n => rows_c81_full_n,
        rows_out_write => Block_TOP_fuct_memin_U0_rows_out_write,
        ImgRgb_Datsrc_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_din,
        ImgRgb_Datsrc_rows_V_out_full_n => ImgRgb_Datsrc_rows_V_1_full_n,
        ImgRgb_Datsrc_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_write,
        cols_out_din => Block_TOP_fuct_memin_U0_cols_out_din,
        cols_out_full_n => cols_c82_full_n,
        cols_out_write => Block_TOP_fuct_memin_U0_cols_out_write,
        ImgRgb_Datsrc_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_din,
        ImgRgb_Datsrc_cols_V_out_full_n => ImgRgb_Datsrc_cols_V_1_full_n,
        ImgRgb_Datsrc_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_write,
        ImgGry_Datsrc_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_din,
        ImgGry_Datsrc_rows_V_out_full_n => ImgGry_Datsrc_rows_V_full_n,
        ImgGry_Datsrc_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_write,
        ImgGry_Datsrc_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_din,
        ImgGry_Datsrc_cols_V_out_full_n => ImgGry_Datsrc_cols_V_full_n,
        ImgGry_Datsrc_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_write,
        ImgGry_Datcop_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_din,
        ImgGry_Datcop_rows_V_out_full_n => ImgGry_Datcop_rows_V_full_n,
        ImgGry_Datcop_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_write,
        ImgGry_Datcop_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_din,
        ImgGry_Datcop_cols_V_out_full_n => ImgGry_Datcop_cols_V_full_n,
        ImgGry_Datcop_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_write,
        ImgGry_Threh_sp_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_din,
        ImgGry_Threh_sp_rows_V_out_full_n => ImgGry_Threh_sp_rows_full_n,
        ImgGry_Threh_sp_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_write,
        ImgGry_Threh_sp_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_din,
        ImgGry_Threh_sp_cols_V_out_full_n => ImgGry_Threh_sp_cols_full_n,
        ImgGry_Threh_sp_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_write,
        ImgGry_Threh_cz_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_din,
        ImgGry_Threh_cz_rows_V_out_full_n => ImgGry_Threh_cz_rows_full_n,
        ImgGry_Threh_cz_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_write,
        ImgGry_Threh_cz_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_din,
        ImgGry_Threh_cz_cols_V_out_full_n => ImgGry_Threh_cz_cols_full_n,
        ImgGry_Threh_cz_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_write,
        ImgGry_Ovlaycz_rows_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_din,
        ImgGry_Ovlaycz_rows_V_out_full_n => ImgGry_Ovlaycz_rows_s_full_n,
        ImgGry_Ovlaycz_rows_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_write,
        ImgGry_Ovlaycz_cols_V_out_din => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_din,
        ImgGry_Ovlaycz_cols_V_out_full_n => ImgGry_Ovlaycz_cols_s_full_n,
        ImgGry_Ovlaycz_cols_V_out_write => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_write);

    Loop_memset_XsOvImSt_U0 : component Loop_memset_XsOvImSt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_memset_XsOvImSt_U0_ap_start,
        ap_done => Loop_memset_XsOvImSt_U0_ap_done,
        ap_continue => Loop_memset_XsOvImSt_U0_ap_continue,
        ap_idle => Loop_memset_XsOvImSt_U0_ap_idle,
        ap_ready => Loop_memset_XsOvImSt_U0_ap_ready,
        XsOvImStrtLoc_address0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_address0,
        XsOvImStrtLoc_ce0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_ce0,
        XsOvImStrtLoc_we0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_we0,
        XsOvImStrtLoc_d0 => Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_d0);

    AXIvideo2Mat_U0 : component AXIvideo2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2Mat_U0_ap_start,
        start_full_n => start_for_CvtColor_U0_full_n,
        ap_done => AXIvideo2Mat_U0_ap_done,
        ap_continue => AXIvideo2Mat_U0_ap_continue,
        ap_idle => AXIvideo2Mat_U0_ap_idle,
        ap_ready => AXIvideo2Mat_U0_ap_ready,
        start_out => AXIvideo2Mat_U0_start_out,
        start_write => AXIvideo2Mat_U0_start_write,
        INPUT_STREAM_TDATA => INPUT_STREAM_TDATA,
        INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY => AXIvideo2Mat_U0_INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP => INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB => INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER => INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST => INPUT_STREAM_TLAST,
        INPUT_STREAM_TID => INPUT_STREAM_TID,
        INPUT_STREAM_TDEST => INPUT_STREAM_TDEST,
        img_rows_V_dout => ImgRgb_Datsrc_rows_V_1_dout,
        img_rows_V_empty_n => ImgRgb_Datsrc_rows_V_1_empty_n,
        img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
        img_cols_V_dout => ImgRgb_Datsrc_cols_V_1_dout,
        img_cols_V_empty_n => ImgRgb_Datsrc_cols_V_1_empty_n,
        img_cols_V_read => AXIvideo2Mat_U0_img_cols_V_read,
        img_data_stream_0_V_din => AXIvideo2Mat_U0_img_data_stream_0_V_din,
        img_data_stream_0_V_full_n => ImgRgb_Datsrc_data_s_full_n,
        img_data_stream_0_V_write => AXIvideo2Mat_U0_img_data_stream_0_V_write,
        img_data_stream_1_V_din => AXIvideo2Mat_U0_img_data_stream_1_V_din,
        img_data_stream_1_V_full_n => ImgRgb_Datsrc_data_s_1_full_n,
        img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
        img_data_stream_2_V_din => AXIvideo2Mat_U0_img_data_stream_2_V_din,
        img_data_stream_2_V_full_n => ImgRgb_Datsrc_data_s_2_full_n,
        img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
        img_rows_V_out_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        img_rows_V_out_full_n => ImgRgb_Datsrc_rows_V_full_n,
        img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        img_cols_V_out_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        img_cols_V_out_full_n => ImgRgb_Datsrc_cols_V_full_n,
        img_cols_V_out_write => AXIvideo2Mat_U0_img_cols_V_out_write);

    CvtColor_U0 : component CvtColor
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => CvtColor_U0_ap_start,
        start_full_n => start_for_Duplicate219_U0_full_n,
        ap_done => CvtColor_U0_ap_done,
        ap_continue => CvtColor_U0_ap_continue,
        ap_idle => CvtColor_U0_ap_idle,
        ap_ready => CvtColor_U0_ap_ready,
        start_out => CvtColor_U0_start_out,
        start_write => CvtColor_U0_start_write,
        p_src_rows_V_dout => ImgRgb_Datsrc_rows_V_dout,
        p_src_rows_V_empty_n => ImgRgb_Datsrc_rows_V_empty_n,
        p_src_rows_V_read => CvtColor_U0_p_src_rows_V_read,
        p_src_cols_V_dout => ImgRgb_Datsrc_cols_V_dout,
        p_src_cols_V_empty_n => ImgRgb_Datsrc_cols_V_empty_n,
        p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
        p_src_data_stream_0_V_dout => ImgRgb_Datsrc_data_s_dout,
        p_src_data_stream_0_V_empty_n => ImgRgb_Datsrc_data_s_empty_n,
        p_src_data_stream_0_V_read => CvtColor_U0_p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout => ImgRgb_Datsrc_data_s_1_dout,
        p_src_data_stream_1_V_empty_n => ImgRgb_Datsrc_data_s_1_empty_n,
        p_src_data_stream_1_V_read => CvtColor_U0_p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout => ImgRgb_Datsrc_data_s_2_dout,
        p_src_data_stream_2_V_empty_n => ImgRgb_Datsrc_data_s_2_empty_n,
        p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
        p_dst_data_stream_V_din => CvtColor_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => ImgGry_Datsrc_data_s_full_n,
        p_dst_data_stream_V_write => CvtColor_U0_p_dst_data_stream_V_write);

    Duplicate219_U0 : component Duplicate219
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Duplicate219_U0_ap_start,
        ap_done => Duplicate219_U0_ap_done,
        ap_continue => Duplicate219_U0_ap_continue,
        ap_idle => Duplicate219_U0_ap_idle,
        ap_ready => Duplicate219_U0_ap_ready,
        src_rows_V_dout => ImgGry_Datsrc_rows_V_dout,
        src_rows_V_empty_n => ImgGry_Datsrc_rows_V_empty_n,
        src_rows_V_read => Duplicate219_U0_src_rows_V_read,
        src_cols_V_dout => ImgGry_Datsrc_cols_V_dout,
        src_cols_V_empty_n => ImgGry_Datsrc_cols_V_empty_n,
        src_cols_V_read => Duplicate219_U0_src_cols_V_read,
        src_data_stream_V_dout => ImgGry_Datsrc_data_s_dout,
        src_data_stream_V_empty_n => ImgGry_Datsrc_data_s_empty_n,
        src_data_stream_V_read => Duplicate219_U0_src_data_stream_V_read,
        dst1_data_stream_V_din => Duplicate219_U0_dst1_data_stream_V_din,
        dst1_data_stream_V_full_n => ImgGry_Datsrc_a_data_full_n,
        dst1_data_stream_V_write => Duplicate219_U0_dst1_data_stream_V_write,
        dst2_data_stream_V => Duplicate219_U0_dst2_data_stream_V,
        dst2_data_stream_V_ap_vld => Duplicate219_U0_dst2_data_stream_V_ap_vld);

    CopImage220_U0 : component CopImage220
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => CopImage220_U0_ap_start,
        ap_done => CopImage220_U0_ap_done,
        ap_continue => CopImage220_U0_ap_continue,
        ap_idle => CopImage220_U0_ap_idle,
        ap_ready => CopImage220_U0_ap_ready,
        src_data_stream_V_dout => ImgGry_Datsrc_a_data_dout,
        src_data_stream_V_empty_n => ImgGry_Datsrc_a_data_empty_n,
        src_data_stream_V_read => CopImage220_U0_src_data_stream_V_read,
        dst_data_stream_V_din => CopImage220_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_Datcop_data_s_full_n,
        dst_data_stream_V_write => CopImage220_U0_dst_data_stream_V_write,
        HEIGHT_dout => rows_c81_dout,
        HEIGHT_empty_n => rows_c81_empty_n,
        HEIGHT_read => CopImage220_U0_HEIGHT_read,
        WIDTH_dout => cols_c82_dout,
        WIDTH_empty_n => cols_c82_empty_n,
        WIDTH_read => CopImage220_U0_WIDTH_read);

    Duplicate221_U0 : component Duplicate221
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Duplicate221_U0_ap_start,
        start_full_n => Duplicate221_U0_start_full_n,
        ap_done => Duplicate221_U0_ap_done,
        ap_continue => Duplicate221_U0_ap_continue,
        ap_idle => Duplicate221_U0_ap_idle,
        ap_ready => Duplicate221_U0_ap_ready,
        start_out => Duplicate221_U0_start_out,
        start_write => Duplicate221_U0_start_write,
        src_rows_V_dout => ImgGry_Datcop_rows_V_dout,
        src_rows_V_empty_n => ImgGry_Datcop_rows_V_empty_n,
        src_rows_V_read => Duplicate221_U0_src_rows_V_read,
        src_cols_V_dout => ImgGry_Datcop_cols_V_dout,
        src_cols_V_empty_n => ImgGry_Datcop_cols_V_empty_n,
        src_cols_V_read => Duplicate221_U0_src_cols_V_read,
        src_data_stream_V_dout => ImgGry_Datcop_data_s_dout,
        src_data_stream_V_empty_n => ImgGry_Datcop_data_s_empty_n,
        src_data_stream_V_read => Duplicate221_U0_src_data_stream_V_read,
        dst1_data_stream_V_din => Duplicate221_U0_dst1_data_stream_V_din,
        dst1_data_stream_V_full_n => ImgGry_Datcop_a_data_full_n,
        dst1_data_stream_V_write => Duplicate221_U0_dst1_data_stream_V_write,
        dst2_data_stream_V_din => Duplicate221_U0_dst2_data_stream_V_din,
        dst2_data_stream_V_full_n => ImgGry_Datcop_b_data_full_n,
        dst2_data_stream_V_write => Duplicate221_U0_dst2_data_stream_V_write);

    Sobel_U0 : component Sobel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Sobel_U0_ap_start,
        ap_done => Sobel_U0_ap_done,
        ap_continue => Sobel_U0_ap_continue,
        ap_idle => Sobel_U0_ap_idle,
        ap_ready => Sobel_U0_ap_ready,
        p_src_data_stream_V_dout => ImgGry_Datcop_b_data_dout,
        p_src_data_stream_V_empty_n => ImgGry_Datcop_b_data_empty_n,
        p_src_data_stream_V_read => Sobel_U0_p_src_data_stream_V_read,
        p_dst_data_stream_V_din => Sobel_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => ImgGry_Sobcop_cz_dat_full_n,
        p_dst_data_stream_V_write => Sobel_U0_p_dst_data_stream_V_write);

    Sobel_1_U0 : component Sobel_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Sobel_1_U0_ap_start,
        ap_done => Sobel_1_U0_ap_done,
        ap_continue => Sobel_1_U0_ap_continue,
        ap_idle => Sobel_1_U0_ap_idle,
        ap_ready => Sobel_1_U0_ap_ready,
        p_src_data_stream_V_dout => ImgGry_Datcop_a_data_dout,
        p_src_data_stream_V_empty_n => ImgGry_Datcop_a_data_empty_n,
        p_src_data_stream_V_read => Sobel_1_U0_p_src_data_stream_V_read,
        p_dst_data_stream_V_din => Sobel_1_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => ImgGry_Sobcop_sp_dat_full_n,
        p_dst_data_stream_V_write => Sobel_1_U0_p_dst_data_stream_V_write);

    Threshold222_U0 : component Threshold222
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Threshold222_U0_ap_start,
        start_full_n => start_for_filtrel_kernel_U0_full_n,
        ap_done => Threshold222_U0_ap_done,
        ap_continue => Threshold222_U0_ap_continue,
        ap_idle => Threshold222_U0_ap_idle,
        ap_ready => Threshold222_U0_ap_ready,
        start_out => Threshold222_U0_start_out,
        start_write => Threshold222_U0_start_write,
        src_data_stream_V_dout => ImgGry_Sobcop_sp_dat_dout,
        src_data_stream_V_empty_n => ImgGry_Sobcop_sp_dat_empty_n,
        src_data_stream_V_read => Threshold222_U0_src_data_stream_V_read,
        dst_rows_V_dout => ImgGry_Threh_sp_rows_dout,
        dst_rows_V_empty_n => ImgGry_Threh_sp_rows_empty_n,
        dst_rows_V_read => Threshold222_U0_dst_rows_V_read,
        dst_cols_V_dout => ImgGry_Threh_sp_cols_dout,
        dst_cols_V_empty_n => ImgGry_Threh_sp_cols_empty_n,
        dst_cols_V_read => Threshold222_U0_dst_cols_V_read,
        dst_data_stream_V_din => Threshold222_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_Threh_sp_data_full_n,
        dst_data_stream_V_write => Threshold222_U0_dst_data_stream_V_write);

    Threshold_U0 : component Threshold
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Threshold_U0_ap_start,
        ap_done => Threshold_U0_ap_done,
        ap_continue => Threshold_U0_ap_continue,
        ap_idle => Threshold_U0_ap_idle,
        ap_ready => Threshold_U0_ap_ready,
        src_data_stream_V_dout => ImgGry_Sobcop_cz_dat_dout,
        src_data_stream_V_empty_n => ImgGry_Sobcop_cz_dat_empty_n,
        src_data_stream_V_read => Threshold_U0_src_data_stream_V_read,
        dst_rows_V_dout => ImgGry_Threh_cz_rows_dout,
        dst_rows_V_empty_n => ImgGry_Threh_cz_rows_empty_n,
        dst_rows_V_read => Threshold_U0_dst_rows_V_read,
        dst_cols_V_dout => ImgGry_Threh_cz_cols_dout,
        dst_cols_V_empty_n => ImgGry_Threh_cz_cols_empty_n,
        dst_cols_V_read => Threshold_U0_dst_cols_V_read,
        dst_data_stream_V_din => Threshold_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_Threh_cz_data_full_n,
        dst_data_stream_V_write => Threshold_U0_dst_data_stream_V_write);

    filtrel_kernel_U0 : component filtrel_kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => filtrel_kernel_U0_ap_start,
        ap_done => filtrel_kernel_U0_ap_done,
        ap_continue => filtrel_kernel_U0_ap_continue,
        ap_idle => filtrel_kernel_U0_ap_idle,
        ap_ready => filtrel_kernel_U0_ap_ready,
        src_data_stream_V_dout => ImgGry_Threh_sp_data_dout,
        src_data_stream_V_empty_n => ImgGry_Threh_sp_data_empty_n,
        src_data_stream_V_read => filtrel_kernel_U0_src_data_stream_V_read,
        dst_data_stream_V_din => filtrel_kernel_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_Copfilt_data_s_full_n,
        dst_data_stream_V_write => filtrel_kernel_U0_dst_data_stream_V_write);

    OvlayImage223_U0 : component OvlayImage223
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => OvlayImage223_U0_ap_start,
        start_full_n => start_for_Duplicate_U0_full_n,
        ap_done => OvlayImage223_U0_ap_done,
        ap_continue => OvlayImage223_U0_ap_continue,
        ap_idle => OvlayImage223_U0_ap_idle,
        ap_ready => OvlayImage223_U0_ap_ready,
        start_out => OvlayImage223_U0_start_out,
        start_write => OvlayImage223_U0_start_write,
        src_data_stream_V_dout => ImgGry_Threh_cz_data_dout,
        src_data_stream_V_empty_n => ImgGry_Threh_cz_data_empty_n,
        src_data_stream_V_read => OvlayImage223_U0_src_data_stream_V_read,
        ovlaysrc_data_stream_V_dout => ImgGry_Copfilt_data_s_dout,
        ovlaysrc_data_stream_V_empty_n => ImgGry_Copfilt_data_s_empty_n,
        ovlaysrc_data_stream_V_read => OvlayImage223_U0_ovlaysrc_data_stream_V_read,
        dst_data_stream_V_din => OvlayImage223_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_Ovlaycz_data_s_full_n,
        dst_data_stream_V_write => OvlayImage223_U0_dst_data_stream_V_write,
        StartLoc_address0 => OvlayImage223_U0_StartLoc_address0,
        StartLoc_ce0 => OvlayImage223_U0_StartLoc_ce0,
        StartLoc_q0 => SobOvlyIma_Strt_t_q0,
        StartLoc_address1 => OvlayImage223_U0_StartLoc_address1,
        StartLoc_ce1 => OvlayImage223_U0_StartLoc_ce1,
        StartLoc_q1 => SobOvlyIma_Strt_t_q1);

    Duplicate_U0 : component Duplicate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Duplicate_U0_ap_start,
        start_full_n => start_for_CopImage224_U0_full_n,
        ap_done => Duplicate_U0_ap_done,
        ap_continue => Duplicate_U0_ap_continue,
        ap_idle => Duplicate_U0_ap_idle,
        ap_ready => Duplicate_U0_ap_ready,
        start_out => Duplicate_U0_start_out,
        start_write => Duplicate_U0_start_write,
        src_rows_V_dout => ImgGry_Ovlaycz_rows_s_dout,
        src_rows_V_empty_n => ImgGry_Ovlaycz_rows_s_empty_n,
        src_rows_V_read => Duplicate_U0_src_rows_V_read,
        src_cols_V_dout => ImgGry_Ovlaycz_cols_s_dout,
        src_cols_V_empty_n => ImgGry_Ovlaycz_cols_s_empty_n,
        src_cols_V_read => Duplicate_U0_src_cols_V_read,
        src_data_stream_V_dout => ImgGry_Ovlaycz_data_s_dout,
        src_data_stream_V_empty_n => ImgGry_Ovlaycz_data_s_empty_n,
        src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
        dst1_data_stream_V_din => Duplicate_U0_dst1_data_stream_V_din,
        dst1_data_stream_V_full_n => ImgGry_Ovlaycz_a_dat_full_n,
        dst1_data_stream_V_write => Duplicate_U0_dst1_data_stream_V_write,
        dst2_data_stream_V_din => Duplicate_U0_dst2_data_stream_V_din,
        dst2_data_stream_V_full_n => ImgGry_Ovlaycz_b_dat_full_n,
        dst2_data_stream_V_write => Duplicate_U0_dst2_data_stream_V_write);

    CopImage224_U0 : component CopImage224
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => CopImage224_U0_ap_start,
        start_full_n => start_for_filtrel_kernelXS_U0_full_n,
        ap_done => CopImage224_U0_ap_done,
        ap_continue => CopImage224_U0_ap_continue,
        ap_idle => CopImage224_U0_ap_idle,
        ap_ready => CopImage224_U0_ap_ready,
        start_out => CopImage224_U0_start_out,
        start_write => CopImage224_U0_start_write,
        src_data_stream_V_dout => ImgGry_Ovlaycz_a_dat_dout,
        src_data_stream_V_empty_n => ImgGry_Ovlaycz_a_dat_empty_n,
        src_data_stream_V_read => CopImage224_U0_src_data_stream_V_read,
        dst_data_stream_V_din => CopImage224_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_DatCopXs_data_full_n,
        dst_data_stream_V_write => CopImage224_U0_dst_data_stream_V_write);

    filtrel_kernelXS_U0 : component filtrel_kernelXS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => filtrel_kernelXS_U0_ap_start,
        ap_done => filtrel_kernelXS_U0_ap_done,
        ap_continue => filtrel_kernelXS_U0_ap_continue,
        ap_idle => filtrel_kernelXS_U0_ap_idle,
        ap_ready => filtrel_kernelXS_U0_ap_ready,
        src_data_stream_V_dout => ImgGry_DatCopXs_data_dout,
        src_data_stream_V_empty_n => ImgGry_DatCopXs_data_empty_n,
        src_data_stream_V_read => filtrel_kernelXS_U0_src_data_stream_V_read,
        dst_data_stream_V_din => filtrel_kernelXS_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_OvlyFiltcz_da_full_n,
        dst_data_stream_V_write => filtrel_kernelXS_U0_dst_data_stream_V_write);

    OvlayImage225_U0 : component OvlayImage225
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => OvlayImage225_U0_ap_start,
        start_full_n => start_for_SeekPoint_U0_full_n,
        ap_done => OvlayImage225_U0_ap_done,
        ap_continue => OvlayImage225_U0_ap_continue,
        ap_idle => OvlayImage225_U0_ap_idle,
        ap_ready => OvlayImage225_U0_ap_ready,
        start_out => OvlayImage225_U0_start_out,
        start_write => OvlayImage225_U0_start_write,
        src_data_stream_V_dout => ImgGry_Ovlaycz_b_dat_dout,
        src_data_stream_V_empty_n => ImgGry_Ovlaycz_b_dat_empty_n,
        src_data_stream_V_read => OvlayImage225_U0_src_data_stream_V_read,
        ovlaysrc_data_stream_V_dout => ImgGry_OvlyFiltcz_da_dout,
        ovlaysrc_data_stream_V_empty_n => ImgGry_OvlyFiltcz_da_empty_n,
        ovlaysrc_data_stream_V_read => OvlayImage225_U0_ovlaysrc_data_stream_V_read,
        dst_data_stream_V_din => OvlayImage225_U0_dst_data_stream_V_din,
        dst_data_stream_V_full_n => ImgGry_OvlySumcz_dat_full_n,
        dst_data_stream_V_write => OvlayImage225_U0_dst_data_stream_V_write,
        StartLoc_address0 => OvlayImage225_U0_StartLoc_address0,
        StartLoc_ce0 => OvlayImage225_U0_StartLoc_ce0,
        StartLoc_q0 => XsOvImStrtLoc_t_q0,
        StartLoc_address1 => OvlayImage225_U0_StartLoc_address1,
        StartLoc_ce1 => OvlayImage225_U0_StartLoc_ce1,
        StartLoc_q1 => XsOvImStrtLoc_t_q1);

    SeekPoint_U0 : component SeekPoint
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => SeekPoint_U0_ap_start,
        ap_done => SeekPoint_U0_ap_done,
        ap_continue => SeekPoint_U0_ap_continue,
        ap_idle => SeekPoint_U0_ap_idle,
        ap_ready => SeekPoint_U0_ap_ready,
        src_data_stream_V_dout => ImgGry_OvlySumcz_dat_dout,
        src_data_stream_V_empty_n => ImgGry_OvlySumcz_dat_empty_n,
        src_data_stream_V_read => SeekPoint_U0_src_data_stream_V_read,
        K_address0 => SeekPoint_U0_K_address0,
        K_ce0 => SeekPoint_U0_K_ce0,
        K_we0 => SeekPoint_U0_K_we0,
        K_d0 => SeekPoint_U0_K_d0,
        K_q0 => K_q0,
        B_address0 => SeekPoint_U0_B_address0,
        B_ce0 => SeekPoint_U0_B_ce0,
        B_we0 => SeekPoint_U0_B_we0,
        B_d0 => SeekPoint_U0_B_d0,
        B_q0 => B_q0,
        NumPoint_address0 => SeekPoint_U0_NumPoint_address0,
        NumPoint_ce0 => SeekPoint_U0_NumPoint_ce0,
        NumPoint_we0 => SeekPoint_U0_NumPoint_we0,
        NumPoint_d0 => SeekPoint_U0_NumPoint_d0,
        NumPoint_q0 => NumPoint_q0);

    rows_c1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => TOP_fuct_entry3_U0_rows_out_din,
        if_full_n => rows_c1_full_n,
        if_write => TOP_fuct_entry3_U0_rows_out_write,
        if_dout => rows_c1_dout,
        if_empty_n => rows_c1_empty_n,
        if_read => TOP_fuct_entry226_U0_rows_read);

    cols_c2_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => TOP_fuct_entry3_U0_cols_out_din,
        if_full_n => cols_c2_full_n,
        if_write => TOP_fuct_entry3_U0_cols_out_write,
        if_dout => cols_c2_dout,
        if_empty_n => cols_c2_empty_n,
        if_read => TOP_fuct_entry226_U0_cols_read);

    rows_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => TOP_fuct_entry226_U0_rows_out_din,
        if_full_n => rows_c_full_n,
        if_write => TOP_fuct_entry226_U0_rows_out_write,
        if_dout => rows_c_dout,
        if_empty_n => rows_c_empty_n,
        if_read => Block_TOP_fuct_memin_U0_rows_read);

    cols_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => TOP_fuct_entry226_U0_cols_out_din,
        if_full_n => cols_c_full_n,
        if_write => TOP_fuct_entry226_U0_cols_out_write,
        if_dout => cols_c_dout,
        if_empty_n => cols_c_empty_n,
        if_read => Block_TOP_fuct_memin_U0_cols_read);

    rows_c81_U : component fifo_w32_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_rows_out_din,
        if_full_n => rows_c81_full_n,
        if_write => Block_TOP_fuct_memin_U0_rows_out_write,
        if_dout => rows_c81_dout,
        if_empty_n => rows_c81_empty_n,
        if_read => CopImage220_U0_HEIGHT_read);

    ImgRgb_Datsrc_rows_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_din,
        if_full_n => ImgRgb_Datsrc_rows_V_1_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_write,
        if_dout => ImgRgb_Datsrc_rows_V_1_dout,
        if_empty_n => ImgRgb_Datsrc_rows_V_1_empty_n,
        if_read => AXIvideo2Mat_U0_img_rows_V_read);

    cols_c82_U : component fifo_w32_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_cols_out_din,
        if_full_n => cols_c82_full_n,
        if_write => Block_TOP_fuct_memin_U0_cols_out_write,
        if_dout => cols_c82_dout,
        if_empty_n => cols_c82_empty_n,
        if_read => CopImage220_U0_WIDTH_read);

    ImgRgb_Datsrc_cols_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_din,
        if_full_n => ImgRgb_Datsrc_cols_V_1_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_write,
        if_dout => ImgRgb_Datsrc_cols_V_1_dout,
        if_empty_n => ImgRgb_Datsrc_cols_V_1_empty_n,
        if_read => AXIvideo2Mat_U0_img_cols_V_read);

    ImgGry_Datsrc_rows_V_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_din,
        if_full_n => ImgGry_Datsrc_rows_V_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_write,
        if_dout => ImgGry_Datsrc_rows_V_dout,
        if_empty_n => ImgGry_Datsrc_rows_V_empty_n,
        if_read => Duplicate219_U0_src_rows_V_read);

    ImgGry_Datsrc_cols_V_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_din,
        if_full_n => ImgGry_Datsrc_cols_V_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_write,
        if_dout => ImgGry_Datsrc_cols_V_dout,
        if_empty_n => ImgGry_Datsrc_cols_V_empty_n,
        if_read => Duplicate219_U0_src_cols_V_read);

    ImgGry_Datcop_rows_V_U : component fifo_w9_d6_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_din,
        if_full_n => ImgGry_Datcop_rows_V_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_write,
        if_dout => ImgGry_Datcop_rows_V_dout,
        if_empty_n => ImgGry_Datcop_rows_V_empty_n,
        if_read => Duplicate221_U0_src_rows_V_read);

    ImgGry_Datcop_cols_V_U : component fifo_w10_d6_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_din,
        if_full_n => ImgGry_Datcop_cols_V_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_write,
        if_dout => ImgGry_Datcop_cols_V_dout,
        if_empty_n => ImgGry_Datcop_cols_V_empty_n,
        if_read => Duplicate221_U0_src_cols_V_read);

    ImgGry_Threh_sp_rows_U : component fifo_w9_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_din,
        if_full_n => ImgGry_Threh_sp_rows_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_write,
        if_dout => ImgGry_Threh_sp_rows_dout,
        if_empty_n => ImgGry_Threh_sp_rows_empty_n,
        if_read => Threshold222_U0_dst_rows_V_read);

    ImgGry_Threh_sp_cols_U : component fifo_w10_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_din,
        if_full_n => ImgGry_Threh_sp_cols_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_write,
        if_dout => ImgGry_Threh_sp_cols_dout,
        if_empty_n => ImgGry_Threh_sp_cols_empty_n,
        if_read => Threshold222_U0_dst_cols_V_read);

    ImgGry_Threh_cz_rows_U : component fifo_w9_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_din,
        if_full_n => ImgGry_Threh_cz_rows_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_write,
        if_dout => ImgGry_Threh_cz_rows_dout,
        if_empty_n => ImgGry_Threh_cz_rows_empty_n,
        if_read => Threshold_U0_dst_rows_V_read);

    ImgGry_Threh_cz_cols_U : component fifo_w10_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_din,
        if_full_n => ImgGry_Threh_cz_cols_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_write,
        if_dout => ImgGry_Threh_cz_cols_dout,
        if_empty_n => ImgGry_Threh_cz_cols_empty_n,
        if_read => Threshold_U0_dst_cols_V_read);

    ImgGry_Ovlaycz_rows_s_U : component fifo_w9_d11_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_din,
        if_full_n => ImgGry_Ovlaycz_rows_s_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_write,
        if_dout => ImgGry_Ovlaycz_rows_s_dout,
        if_empty_n => ImgGry_Ovlaycz_rows_s_empty_n,
        if_read => Duplicate_U0_src_rows_V_read);

    ImgGry_Ovlaycz_cols_s_U : component fifo_w10_d11_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_din,
        if_full_n => ImgGry_Ovlaycz_cols_s_full_n,
        if_write => Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_write,
        if_dout => ImgGry_Ovlaycz_cols_s_dout,
        if_empty_n => ImgGry_Ovlaycz_cols_s_empty_n,
        if_read => Duplicate_U0_src_cols_V_read);

    ImgRgb_Datsrc_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_0_V_din,
        if_full_n => ImgRgb_Datsrc_data_s_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_0_V_write,
        if_dout => ImgRgb_Datsrc_data_s_dout,
        if_empty_n => ImgRgb_Datsrc_data_s_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_0_V_read);

    ImgRgb_Datsrc_data_s_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_1_V_din,
        if_full_n => ImgRgb_Datsrc_data_s_1_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
        if_dout => ImgRgb_Datsrc_data_s_1_dout,
        if_empty_n => ImgRgb_Datsrc_data_s_1_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_1_V_read);

    ImgRgb_Datsrc_data_s_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_2_V_din,
        if_full_n => ImgRgb_Datsrc_data_s_2_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
        if_dout => ImgRgb_Datsrc_data_s_2_dout,
        if_empty_n => ImgRgb_Datsrc_data_s_2_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_2_V_read);

    ImgRgb_Datsrc_rows_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        if_full_n => ImgRgb_Datsrc_rows_V_full_n,
        if_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        if_dout => ImgRgb_Datsrc_rows_V_dout,
        if_empty_n => ImgRgb_Datsrc_rows_V_empty_n,
        if_read => CvtColor_U0_p_src_rows_V_read);

    ImgRgb_Datsrc_cols_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        if_full_n => ImgRgb_Datsrc_cols_V_full_n,
        if_write => AXIvideo2Mat_U0_img_cols_V_out_write,
        if_dout => ImgRgb_Datsrc_cols_V_dout,
        if_empty_n => ImgRgb_Datsrc_cols_V_empty_n,
        if_read => CvtColor_U0_p_src_cols_V_read);

    ImgGry_Datsrc_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => CvtColor_U0_p_dst_data_stream_V_din,
        if_full_n => ImgGry_Datsrc_data_s_full_n,
        if_write => CvtColor_U0_p_dst_data_stream_V_write,
        if_dout => ImgGry_Datsrc_data_s_dout,
        if_empty_n => ImgGry_Datsrc_data_s_empty_n,
        if_read => Duplicate219_U0_src_data_stream_V_read);

    ImgGry_Datsrc_a_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate219_U0_dst1_data_stream_V_din,
        if_full_n => ImgGry_Datsrc_a_data_full_n,
        if_write => Duplicate219_U0_dst1_data_stream_V_write,
        if_dout => ImgGry_Datsrc_a_data_dout,
        if_empty_n => ImgGry_Datsrc_a_data_empty_n,
        if_read => CopImage220_U0_src_data_stream_V_read);

    ImgGry_Datcop_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => CopImage220_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_Datcop_data_s_full_n,
        if_write => CopImage220_U0_dst_data_stream_V_write,
        if_dout => ImgGry_Datcop_data_s_dout,
        if_empty_n => ImgGry_Datcop_data_s_empty_n,
        if_read => Duplicate221_U0_src_data_stream_V_read);

    ImgGry_Datcop_a_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate221_U0_dst1_data_stream_V_din,
        if_full_n => ImgGry_Datcop_a_data_full_n,
        if_write => Duplicate221_U0_dst1_data_stream_V_write,
        if_dout => ImgGry_Datcop_a_data_dout,
        if_empty_n => ImgGry_Datcop_a_data_empty_n,
        if_read => Sobel_1_U0_p_src_data_stream_V_read);

    ImgGry_Datcop_b_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate221_U0_dst2_data_stream_V_din,
        if_full_n => ImgGry_Datcop_b_data_full_n,
        if_write => Duplicate221_U0_dst2_data_stream_V_write,
        if_dout => ImgGry_Datcop_b_data_dout,
        if_empty_n => ImgGry_Datcop_b_data_empty_n,
        if_read => Sobel_U0_p_src_data_stream_V_read);

    ImgGry_Sobcop_cz_dat_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_U0_p_dst_data_stream_V_din,
        if_full_n => ImgGry_Sobcop_cz_dat_full_n,
        if_write => Sobel_U0_p_dst_data_stream_V_write,
        if_dout => ImgGry_Sobcop_cz_dat_dout,
        if_empty_n => ImgGry_Sobcop_cz_dat_empty_n,
        if_read => Threshold_U0_src_data_stream_V_read);

    ImgGry_Sobcop_sp_dat_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_1_U0_p_dst_data_stream_V_din,
        if_full_n => ImgGry_Sobcop_sp_dat_full_n,
        if_write => Sobel_1_U0_p_dst_data_stream_V_write,
        if_dout => ImgGry_Sobcop_sp_dat_dout,
        if_empty_n => ImgGry_Sobcop_sp_dat_empty_n,
        if_read => Threshold222_U0_src_data_stream_V_read);

    ImgGry_Threh_sp_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Threshold222_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_Threh_sp_data_full_n,
        if_write => Threshold222_U0_dst_data_stream_V_write,
        if_dout => ImgGry_Threh_sp_data_dout,
        if_empty_n => ImgGry_Threh_sp_data_empty_n,
        if_read => filtrel_kernel_U0_src_data_stream_V_read);

    ImgGry_Threh_cz_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Threshold_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_Threh_cz_data_full_n,
        if_write => Threshold_U0_dst_data_stream_V_write,
        if_dout => ImgGry_Threh_cz_data_dout,
        if_empty_n => ImgGry_Threh_cz_data_empty_n,
        if_read => OvlayImage223_U0_src_data_stream_V_read);

    ImgGry_Copfilt_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => filtrel_kernel_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_Copfilt_data_s_full_n,
        if_write => filtrel_kernel_U0_dst_data_stream_V_write,
        if_dout => ImgGry_Copfilt_data_s_dout,
        if_empty_n => ImgGry_Copfilt_data_s_empty_n,
        if_read => OvlayImage223_U0_ovlaysrc_data_stream_V_read);

    ImgGry_Ovlaycz_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => OvlayImage223_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_Ovlaycz_data_s_full_n,
        if_write => OvlayImage223_U0_dst_data_stream_V_write,
        if_dout => ImgGry_Ovlaycz_data_s_dout,
        if_empty_n => ImgGry_Ovlaycz_data_s_empty_n,
        if_read => Duplicate_U0_src_data_stream_V_read);

    ImgGry_Ovlaycz_a_dat_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst1_data_stream_V_din,
        if_full_n => ImgGry_Ovlaycz_a_dat_full_n,
        if_write => Duplicate_U0_dst1_data_stream_V_write,
        if_dout => ImgGry_Ovlaycz_a_dat_dout,
        if_empty_n => ImgGry_Ovlaycz_a_dat_empty_n,
        if_read => CopImage224_U0_src_data_stream_V_read);

    ImgGry_Ovlaycz_b_dat_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst2_data_stream_V_din,
        if_full_n => ImgGry_Ovlaycz_b_dat_full_n,
        if_write => Duplicate_U0_dst2_data_stream_V_write,
        if_dout => ImgGry_Ovlaycz_b_dat_dout,
        if_empty_n => ImgGry_Ovlaycz_b_dat_empty_n,
        if_read => OvlayImage225_U0_src_data_stream_V_read);

    ImgGry_DatCopXs_data_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => CopImage224_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_DatCopXs_data_full_n,
        if_write => CopImage224_U0_dst_data_stream_V_write,
        if_dout => ImgGry_DatCopXs_data_dout,
        if_empty_n => ImgGry_DatCopXs_data_empty_n,
        if_read => filtrel_kernelXS_U0_src_data_stream_V_read);

    ImgGry_OvlyFiltcz_da_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => filtrel_kernelXS_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_OvlyFiltcz_da_full_n,
        if_write => filtrel_kernelXS_U0_dst_data_stream_V_write,
        if_dout => ImgGry_OvlyFiltcz_da_dout,
        if_empty_n => ImgGry_OvlyFiltcz_da_empty_n,
        if_read => OvlayImage225_U0_ovlaysrc_data_stream_V_read);

    ImgGry_OvlySumcz_dat_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => OvlayImage225_U0_dst_data_stream_V_din,
        if_full_n => ImgGry_OvlySumcz_dat_full_n,
        if_write => OvlayImage225_U0_dst_data_stream_V_write,
        if_dout => ImgGry_OvlySumcz_dat_dout,
        if_empty_n => ImgGry_OvlySumcz_dat_empty_n,
        if_read => SeekPoint_U0_src_data_stream_V_read);

    start_for_TOP_fucCeG_U : component start_for_TOP_fucCeG
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_TOP_fuct_entry226_U0_din,
        if_full_n => start_for_TOP_fuct_entry226_U0_full_n,
        if_write => TOP_fuct_entry3_U0_start_write,
        if_dout => start_for_TOP_fuct_entry226_U0_dout,
        if_empty_n => start_for_TOP_fuct_entry226_U0_empty_n,
        if_read => TOP_fuct_entry226_U0_ap_ready);

    start_for_Block_TDeQ_U : component start_for_Block_TDeQ
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Block_TOP_fuct_memin_U0_din,
        if_full_n => start_for_Block_TOP_fuct_memin_U0_full_n,
        if_write => TOP_fuct_entry226_U0_start_write,
        if_dout => start_for_Block_TOP_fuct_memin_U0_dout,
        if_empty_n => start_for_Block_TOP_fuct_memin_U0_empty_n,
        if_read => Block_TOP_fuct_memin_U0_ap_ready);

    start_for_CopImagEe0_U : component start_for_CopImagEe0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_CopImage220_U0_din,
        if_full_n => start_for_CopImage220_U0_full_n,
        if_write => Block_TOP_fuct_memin_U0_start_write,
        if_dout => start_for_CopImage220_U0_dout,
        if_empty_n => start_for_CopImage220_U0_empty_n,
        if_read => CopImage220_U0_ap_ready);

    start_for_DuplicaFfa_U : component start_for_DuplicaFfa
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Duplicate221_U0_din,
        if_full_n => start_for_Duplicate221_U0_full_n,
        if_write => Block_TOP_fuct_memin_U0_start_write,
        if_dout => start_for_Duplicate221_U0_dout,
        if_empty_n => start_for_Duplicate221_U0_empty_n,
        if_read => Duplicate221_U0_ap_ready);

    start_for_ThreshoGfk_U : component start_for_ThreshoGfk
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Threshold222_U0_din,
        if_full_n => start_for_Threshold222_U0_full_n,
        if_write => Block_TOP_fuct_memin_U0_start_write,
        if_dout => start_for_Threshold222_U0_dout,
        if_empty_n => start_for_Threshold222_U0_empty_n,
        if_read => Threshold222_U0_ap_ready);

    start_for_ThreshoHfu_U : component start_for_ThreshoHfu
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Threshold_U0_din,
        if_full_n => start_for_Threshold_U0_full_n,
        if_write => Block_TOP_fuct_memin_U0_start_write,
        if_dout => start_for_Threshold_U0_dout,
        if_empty_n => start_for_Threshold_U0_empty_n,
        if_read => Threshold_U0_ap_ready);

    start_for_CvtColoIfE_U : component start_for_CvtColoIfE
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_CvtColor_U0_din,
        if_full_n => start_for_CvtColor_U0_full_n,
        if_write => AXIvideo2Mat_U0_start_write,
        if_dout => start_for_CvtColor_U0_dout,
        if_empty_n => start_for_CvtColor_U0_empty_n,
        if_read => CvtColor_U0_ap_ready);

    start_for_DuplicaJfO_U : component start_for_DuplicaJfO
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Duplicate219_U0_din,
        if_full_n => start_for_Duplicate219_U0_full_n,
        if_write => CvtColor_U0_start_write,
        if_dout => start_for_Duplicate219_U0_dout,
        if_empty_n => start_for_Duplicate219_U0_empty_n,
        if_read => Duplicate219_U0_ap_ready);

    start_for_Sobel_U0_U : component start_for_Sobel_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Sobel_U0_din,
        if_full_n => start_for_Sobel_U0_full_n,
        if_write => Duplicate221_U0_start_write,
        if_dout => start_for_Sobel_U0_dout,
        if_empty_n => start_for_Sobel_U0_empty_n,
        if_read => Sobel_U0_ap_ready);

    start_for_Sobel_1KfY_U : component start_for_Sobel_1KfY
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Sobel_1_U0_din,
        if_full_n => start_for_Sobel_1_U0_full_n,
        if_write => Duplicate221_U0_start_write,
        if_dout => start_for_Sobel_1_U0_dout,
        if_empty_n => start_for_Sobel_1_U0_empty_n,
        if_read => Sobel_1_U0_ap_ready);

    start_for_filtrelLf8_U : component start_for_filtrelLf8
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_filtrel_kernel_U0_din,
        if_full_n => start_for_filtrel_kernel_U0_full_n,
        if_write => Threshold222_U0_start_write,
        if_dout => start_for_filtrel_kernel_U0_dout,
        if_empty_n => start_for_filtrel_kernel_U0_empty_n,
        if_read => filtrel_kernel_U0_ap_ready);

    start_for_DuplicaMgi_U : component start_for_DuplicaMgi
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Duplicate_U0_din,
        if_full_n => start_for_Duplicate_U0_full_n,
        if_write => OvlayImage223_U0_start_write,
        if_dout => start_for_Duplicate_U0_dout,
        if_empty_n => start_for_Duplicate_U0_empty_n,
        if_read => Duplicate_U0_ap_ready);

    start_for_CopImagNgs_U : component start_for_CopImagNgs
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_CopImage224_U0_din,
        if_full_n => start_for_CopImage224_U0_full_n,
        if_write => Duplicate_U0_start_write,
        if_dout => start_for_CopImage224_U0_dout,
        if_empty_n => start_for_CopImage224_U0_empty_n,
        if_read => CopImage224_U0_ap_ready);

    start_for_filtrelOgC_U : component start_for_filtrelOgC
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_filtrel_kernelXS_U0_din,
        if_full_n => start_for_filtrel_kernelXS_U0_full_n,
        if_write => CopImage224_U0_start_write,
        if_dout => start_for_filtrel_kernelXS_U0_dout,
        if_empty_n => start_for_filtrel_kernelXS_U0_empty_n,
        if_read => filtrel_kernelXS_U0_ap_ready);

    start_for_SeekPoiPgM_U : component start_for_SeekPoiPgM
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_SeekPoint_U0_din,
        if_full_n => start_for_SeekPoint_U0_full_n,
        if_write => OvlayImage225_U0_start_write,
        if_dout => start_for_SeekPoint_U0_dout,
        if_empty_n => start_for_SeekPoint_U0_empty_n,
        if_read => SeekPoint_U0_ap_ready);




    AXIvideo2Mat_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2Mat_U0_ap_start <= ap_const_logic_1;
    Block_TOP_fuct_memin_U0_ap_continue <= ap_const_logic_1;
    Block_TOP_fuct_memin_U0_ap_start <= start_for_Block_TOP_fuct_memin_U0_empty_n;
    Block_TOP_fuct_memin_U0_start_full_n <= (start_for_Threshold_U0_full_n and start_for_Threshold222_U0_full_n and start_for_Duplicate221_U0_full_n and start_for_CopImage220_U0_full_n);
    CopImage220_U0_ap_continue <= ap_const_logic_1;
    CopImage220_U0_ap_start <= start_for_CopImage220_U0_empty_n;
    CopImage220_U0_start_full_n <= ap_const_logic_1;
    CopImage220_U0_start_write <= ap_const_logic_0;
    CopImage224_U0_ap_continue <= ap_const_logic_1;
    CopImage224_U0_ap_start <= start_for_CopImage224_U0_empty_n;
    CvtColor_U0_ap_continue <= ap_const_logic_1;
    CvtColor_U0_ap_start <= start_for_CvtColor_U0_empty_n;
    Duplicate219_U0_ap_continue <= ap_const_logic_1;
    Duplicate219_U0_ap_start <= start_for_Duplicate219_U0_empty_n;
    Duplicate219_U0_start_full_n <= ap_const_logic_1;
    Duplicate219_U0_start_write <= ap_const_logic_0;
    Duplicate221_U0_ap_continue <= ap_const_logic_1;
    Duplicate221_U0_ap_start <= start_for_Duplicate221_U0_empty_n;
    Duplicate221_U0_start_full_n <= (start_for_Sobel_U0_full_n and start_for_Sobel_1_U0_full_n);
    Duplicate_U0_ap_continue <= ap_const_logic_1;
    Duplicate_U0_ap_start <= start_for_Duplicate_U0_empty_n;
    INPUT_STREAM_TREADY <= AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
    Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_full_n <= SobOvlyIma_Strt_i_full_n;
    Loop_memset_SobOvlyI_U0_ap_continue <= SobOvlyIma_Strt_i_full_n;
    Loop_memset_SobOvlyI_U0_ap_start <= ap_const_logic_1;
    Loop_memset_SobOvlyI_U0_start_full_n <= ap_const_logic_1;
    Loop_memset_SobOvlyI_U0_start_write <= ap_const_logic_0;
    Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_full_n <= XsOvImStrtLoc_i_full_n;
    Loop_memset_XsOvImSt_U0_ap_continue <= XsOvImStrtLoc_i_full_n;
    Loop_memset_XsOvImSt_U0_ap_start <= ap_const_logic_1;
    Loop_memset_XsOvImSt_U0_start_full_n <= ap_const_logic_1;
    Loop_memset_XsOvImSt_U0_start_write <= ap_const_logic_0;
    OvlayImage223_U0_ap_continue <= ap_const_logic_1;
    OvlayImage223_U0_ap_start <= SobOvlyIma_Strt_t_empty_n;
    OvlayImage225_U0_ap_continue <= ap_const_logic_1;
    OvlayImage225_U0_ap_start <= XsOvImStrtLoc_t_empty_n;
    SeekPoint_U0_ap_continue <= ap_const_logic_1;
    SeekPoint_U0_ap_start <= start_for_SeekPoint_U0_empty_n;
    SeekPoint_U0_start_full_n <= ap_const_logic_1;
    SeekPoint_U0_start_write <= ap_const_logic_0;
    SobOvlyIma_Strt_t_d1 <= ap_const_lv1_0;
    SobOvlyIma_Strt_t_we1 <= ap_const_logic_0;
    Sobel_1_U0_ap_continue <= ap_const_logic_1;
    Sobel_1_U0_ap_start <= start_for_Sobel_1_U0_empty_n;
    Sobel_1_U0_start_full_n <= ap_const_logic_1;
    Sobel_1_U0_start_write <= ap_const_logic_0;
    Sobel_U0_ap_continue <= ap_const_logic_1;
    Sobel_U0_ap_start <= start_for_Sobel_U0_empty_n;
    Sobel_U0_start_full_n <= ap_const_logic_1;
    Sobel_U0_start_write <= ap_const_logic_0;
    TOP_fuct_entry226_U0_ap_continue <= ap_const_logic_1;
    TOP_fuct_entry226_U0_ap_start <= start_for_TOP_fuct_entry226_U0_empty_n;
    TOP_fuct_entry3_U0_ap_continue <= ap_const_logic_1;
    TOP_fuct_entry3_U0_ap_start <= ap_const_logic_1;
    Threshold222_U0_ap_continue <= ap_const_logic_1;
    Threshold222_U0_ap_start <= start_for_Threshold222_U0_empty_n;
    Threshold_U0_ap_continue <= ap_const_logic_1;
    Threshold_U0_ap_start <= start_for_Threshold_U0_empty_n;
    Threshold_U0_start_full_n <= ap_const_logic_1;
    Threshold_U0_start_write <= ap_const_logic_0;
    XsOvImStrtLoc_t_d1 <= ap_const_lv1_0;
    XsOvImStrtLoc_t_we1 <= ap_const_logic_0;
    ap_channel_done_SobOvlyIma_Strt <= Loop_memset_SobOvlyI_U0_ap_done;
    ap_channel_done_XsOvImStrtLoc <= Loop_memset_XsOvImSt_U0_ap_done;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    filtrel_kernelXS_U0_ap_continue <= ap_const_logic_1;
    filtrel_kernelXS_U0_ap_start <= start_for_filtrel_kernelXS_U0_empty_n;
    filtrel_kernelXS_U0_start_full_n <= ap_const_logic_1;
    filtrel_kernelXS_U0_start_write <= ap_const_logic_0;
    filtrel_kernel_U0_ap_continue <= ap_const_logic_1;
    filtrel_kernel_U0_ap_start <= start_for_filtrel_kernel_U0_empty_n;
    filtrel_kernel_U0_start_full_n <= ap_const_logic_1;
    filtrel_kernel_U0_start_write <= ap_const_logic_0;
    start_for_Block_TOP_fuct_memin_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_CopImage220_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_CopImage224_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_CvtColor_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Duplicate219_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Duplicate221_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Duplicate_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_SeekPoint_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Sobel_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Sobel_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_TOP_fuct_entry226_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Threshold222_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Threshold_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_filtrel_kernelXS_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_filtrel_kernel_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
