[1] I. PRESENT, “Cramming more components onto integrated circuits,”
Readings in computer architecture, p. 56, 2000.
[2] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R.
LeBlanc, “Design of ion-implanted mosfet’s with very small physical
dimensions,” Solid-State Circuits, IEEE Journal of, vol. 9, no. 5, pp.
256–268, 1974.
[3] M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald,
H. Hoffman, P. Johnson, J.-W. Lee, W. Lee et al., “The raw microprocessor: A computational fabric for software circuits and general-purpose
programs,” Micro, IEEE, vol. 22, no. 2, pp. 25–35, 2002.
[4] J. Howard, S. Dighe, S. R. Vangal, G. Ruhl, N. Borkar, S. Jain,
V. Erraguntla, M. Konow, M. Riepen, M. Gries et al., “A 48-core ia-32
processor in 45 nm cmos using on-die message-passing and dvfs for
performance and power scaling,” Solid-State Circuits, IEEE Journal of,
vol. 46, no. 1, pp. 173–183, 2011.
[5] Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, “A 5-ghz
mesh interconnect for a teraflops processor,” IEEE Micro, no. 5, pp.
51–61, 2007.
[6] X. Chen and L.-S. Peh, “Leakage power modeling and optimization
in interconnection networks,” in Proceedings of the 2003 international
symposium on Low power electronics and design. ACM, 2003, pp.
90–95.

[7] A. Banerjee, R. Mullins, and S. Moore, “A power and energy exploration
of network-on-chip architectures,” in Proceedings of the First International Symposium on Networks-on-Chip. IEEE Computer Society, 2007,
pp. 163–172.
[8] L. Chen and T. M. Pinkston, “Nord: Node-router decoupling for effective
power-gating of on-chip routers,” in Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE
Computer Society, 2012, pp. 270–281.
[9] C. Sun, C.-H. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh,
and V. Stojanovic, “Dsent-a tool connecting emerging photonics with
electronics for opto-electronic networks-on-chip modeling,” in Networks
on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on.
IEEE, 2012, pp. 201–210.
[10] R. D. Ritesh Parikh and V. Bertacco, “Power-aware nocs through routing
and topology reconfiguration,” in Design Automation Conference 2014,
DAC ’14, San Francisco, CA, USA, June 1-5, 2014. IEEE, 2014, pp.
1–6.
[11] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec benchmark suite:
Characterization and architectural implications,” in Proceedings of the
17th international conference on Parallel architectures and compilation
techniques. ACM, 2008, pp. 72–81.
[12] S. CPU2006, “Standard performance evaluation corporation,” 2006.
[13] M. Annavaram, “A case for guarded power gating for multi-core
processors,” in High Performance Computer Architecture (HPCA), 2011
IEEE 17th International Symposium on. IEEE, 2011, pp. 291–300.
[14] J. Lee and N. S. Kim, “Optimizing throughput of power-and thermalconstrained multicore processors using dvfs and per-core power-gating,”
in Design Automation Conference, 2009. DAC’09. 46th ACM/IEEE.
IEEE, 2009, pp. 47–50.
[15] J. Leverich, M. Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis,
“Power management of datacenter workloads using per-core power
gating,” Computer Architecture Letters, vol. 8, no. 2, pp. 48–51, 2009.
[16] R. Parikh, R. Das, and V. Bertacco, “Power-aware nocs through routing
and topology reconfiguration,” in Design Automation Conference (DAC),
2014 51st ACM/EDAC/IEEE. IEEE, 2014, pp. 1–6.
[17] A. Samih, R. Wang, A. Krishna, C. Maciocco, C. Tai, and Y. Solihin,
“Energy-efficient interconnect via router parking,” in High Performance
Computer Architecture (HPCA2013), 2013 IEEE 19th International
Symposium on. IEEE, 2013, pp. 508–519.
[18] L. Chen, D. Zhu, M. Pedram, and T. M. Pinkston, “Power punch:
Towards non-blocking power-gating of noc routers,” in High Performance Computer Architecture (HPCA), 2015 IEEE 21st International
Symposium on. IEEE, 2015, pp. 1–12.
[19] R. Kumar, A. Martı́nez, and A. González, “Dynamic selective devectorization for efficient power gating of simd units in a hw/sw codesigned environment,” in Computer Architecture and High Performance
Computing (SBAC-PAD), 2013 25th International Symposium on. IEEE,
2013, pp. 81–88.
[20] E. J. Kim, K. H. Yum, G. M. Link, N. Vijaykrishnan, M. Kandemir,
M. J. Irwin, M. Yousif, and C. R. Das, “Energy optimization techniques
in cluster interconnects,” in Proceedings of the 2003 international
symposium on Low power electronics and design. ACM, 2003, pp.
459–464.
[21] V. Soteriou and L.-S. Peh, “Design-space exploration of power-aware
on/off interconnection networks,” in Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International
Conference on. IEEE, 2004, pp. 510–517.
[22] H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and
H. Amano, “Ultra fine-grained run-time power gating of on-chip routers
for cmps,” in Networks-on-Chip (NOCS), 2010 Fourth ACM/IEEE
International Symposium on. IEEE, 2010, pp. 61–68.
[23] J. Duato, “A new theory of deadlock-free adaptive routing in wormhole
networks,” Parallel and Distributed Systems, IEEE Transactions on,
vol. 4, no. 12, pp. 1320–1331, 1993.
[24] J. Hestness and S. W. Keckler, “Netrace: Dependency-tracking traces
for efficient network-on-chip experimentation,” The University of Texas
at Austin, Dept. of Computer Science, Tech. Rep, 2011.

