verilog xil_defaultlib --include "../../../../../src/bd/cora_z7_10/ipshared/ec67/hdl" --include "../../../../../src/bd/cora_z7_10/ipshared/02c8/hdl/verilog" --include "../../../../../src/bd/cora_z7_10/ipshared/1313/hdl" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_processing_system7_0_0/sim/cora_z7_10_processing_system7_0_0.v" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_xlconcat_0_0/sim/cora_z7_10_xlconcat_0_0.v" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_xbar_0/sim/cora_z7_10_xbar_0.v" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_xlconcat_1_0/sim/cora_z7_10_xlconcat_1_0.v" \

sv xil_defaultlib --include "../../../../../src/bd/cora_z7_10/ipshared/ec67/hdl" --include "../../../../../src/bd/cora_z7_10/ipshared/02c8/hdl/verilog" --include "../../../../../src/bd/cora_z7_10/ipshared/1313/hdl" \
"../../../../../src/bd/cora_z7_10/ipshared/1f26/hdl/PWM_AXI.sv" \
"../../../../../src/bd/cora_z7_10/ipshared/1f26/hdl/PWM_v2_0.sv" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_pwm_rgb_0/sim/cora_z7_10_pwm_rgb_0.sv" \

verilog xil_defaultlib --include "../../../../../src/bd/cora_z7_10/ipshared/ec67/hdl" --include "../../../../../src/bd/cora_z7_10/ipshared/02c8/hdl/verilog" --include "../../../../../src/bd/cora_z7_10/ipshared/1313/hdl" \
"../../../../../src/bd/cora_z7_10/ip/cora_z7_10_auto_pc_0/sim/cora_z7_10_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
