<profile>

<section name = "Vitis HLS Report for 'fft_stage_2_0_Pipeline_SKIP_X'" level="0">
<item name = "Date">Thu Oct 13 07:49:26 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.953 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 26, 10.000 ns, 0.130 us, 2, 26, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- SKIP_X">0, 24, 18, 1, 1, 0 ~ 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 313, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 20, 1018, 818, -</column>
<column name="Memory">-, -, 32, 96, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 581, 96, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U336">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U337">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hadd_16ns_16ns_16_5_full_dsp_1_U338">hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U342">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U343">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U344">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hmul_16ns_16ns_16_4_max_dsp_1_U345">hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 35, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U339">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U340">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
<column name="hsub_16ns_16ns_16_5_full_dsp_1_U341">hsub_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 113, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w_M_imag32_U">fft_stage_0_018_w_M_imag29, 0, 16, 48, 0, 192, 16, 1, 3072</column>
<column name="w_M_real43_U">fft_stage_0_018_w_M_real40, 0, 16, 48, 0, 192, 16, 1, 3072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_fu_320_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln23_fu_243_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln24_fu_331_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln34_fu_267_p2">+, 0, 0, 39, 32, 4</column>
<column name="j1_19_fu_255_p2">+, 0, 0, 39, 32, 1</column>
<column name="k1_14_fu_219_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln1057_fu_214_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln27_fu_249_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln31_fu_261_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="j1_20_fu_273_p3">select, 0, 0, 32, 1, 1</column>
<column name="j1_21_fu_289_p3">select, 0, 0, 32, 1, 32</column>
<column name="m1_13_fu_281_p3">select, 0, 0, 32, 1, 32</column>
<column name="m1_14_fu_297_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="j1_fu_66">9, 2, 32, 64</column>
<column name="k1_fu_62">9, 2, 7, 14</column>
<column name="m1_fu_70">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_456">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="j1_fu_66">32, 0, 32, 0</column>
<column name="k1_fu_62">7, 0, 7, 0</column>
<column name="m1_fu_70">32, 0, 32, 0</column>
<column name="mul3_i_i_reg_511">16, 0, 16, 0</column>
<column name="mul6_i_i_reg_516">16, 0, 16, 0</column>
<column name="mul9_i_i_reg_521">16, 0, 16, 0</column>
<column name="mul_i_i_reg_506">16, 0, 16, 0</column>
<column name="p_r_M_imag_22_reg_552">16, 0, 16, 0</column>
<column name="p_r_M_imag_3_reg_575">16, 0, 16, 0</column>
<column name="p_r_M_imag_4_reg_585">16, 0, 16, 0</column>
<column name="p_r_M_imag_reg_500">16, 0, 16, 0</column>
<column name="p_r_M_real_3_reg_570">16, 0, 16, 0</column>
<column name="p_r_M_real_4_reg_580">16, 0, 16, 0</column>
<column name="p_r_M_real_reg_494">16, 0, 16, 0</column>
<column name="p_r_reg_546">16, 0, 16, 0</column>
<column name="trunc_ln22_reg_451">8, 0, 8, 0</column>
<column name="trunc_ln23_1_reg_541">16, 0, 16, 0</column>
<column name="trunc_ln23_reg_536">16, 0, 16, 0</column>
<column name="w1_M_imag_reg_488">16, 0, 16, 0</column>
<column name="w1_M_real_reg_482">16, 0, 16, 0</column>
<column name="zext_ln23_reg_526">6, 0, 64, 58</column>
<column name="zext_ln24_reg_472">6, 0, 64, 58</column>
<column name="add_ln23_reg_456">64, 32, 6, 0</column>
<column name="zext_ln23_reg_526">64, 32, 64, 58</column>
<column name="zext_ln24_reg_472">64, 32, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage.2.0_Pipeline_SKIP_X, return value</column>
<column name="trunc_ln18">in, 7, ap_none, trunc_ln18, scalar</column>
<column name="IN_r_address0">out, 6, ap_memory, IN_r, array</column>
<column name="IN_r_ce0">out, 1, ap_memory, IN_r, array</column>
<column name="IN_r_q0">in, 32, ap_memory, IN_r, array</column>
<column name="IN_r_address1">out, 6, ap_memory, IN_r, array</column>
<column name="IN_r_ce1">out, 1, ap_memory, IN_r, array</column>
<column name="IN_r_q1">in, 32, ap_memory, IN_r, array</column>
<column name="OUT_r_address0">out, 6, ap_memory, OUT_r, array</column>
<column name="OUT_r_ce0">out, 1, ap_memory, OUT_r, array</column>
<column name="OUT_r_we0">out, 1, ap_memory, OUT_r, array</column>
<column name="OUT_r_d0">out, 32, ap_memory, OUT_r, array</column>
<column name="OUT_r_address1">out, 6, ap_memory, OUT_r, array</column>
<column name="OUT_r_ce1">out, 1, ap_memory, OUT_r, array</column>
<column name="OUT_r_we1">out, 1, ap_memory, OUT_r, array</column>
<column name="OUT_r_d1">out, 32, ap_memory, OUT_r, array</column>
</table>
</item>
</section>
</profile>
