{"Source Block": ["oh/xilibs/hdl/PLLE2_ADV.v@80:90@HdlIdDef", "   \n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], "Clone Blocks": [["oh/xilibs/hdl/MMCME2_ADV.v@102:112", "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n   wire [6:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE_F);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@86:96", "      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n   //ugly POR reset\n   reg \t      POR;\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@77:87", "\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@79:89", "   wire \t reset = POR | RST;\n   \n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"], ["oh/xilibs/hdl/MMCME2_ADV.v@105:115", "   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n   wire [6:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE_F);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@84:94", "   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@82:92", "   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@79:89", "   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@81:91", "   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@82:92", "   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n   //ugly POR reset\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@85:95", "   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n   //ugly POR reset\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@80:90", "   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@83:93", "   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n"], ["oh/xilibs/hdl/MMCME2_ADV.v@103:113", "\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n   wire [6:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE_F);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@76:86", "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@83:93", "      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n   assign DIVCFG[4] = $clog2(CLKOUT4_DIVIDE);\n   assign DIVCFG[5] = $clog2(CLKOUT5_DIVIDE);\n\n\n   //ugly POR reset\n   reg \t      POR;\n"]], "Diff Content": {"Delete": [[85, "   wire [5:0] CLKOUT_DIV;\n"]], "Add": [[85, "   wire [3:0] \t DIVCFG[5:0]; \n"], [85, "   wire [5:0] \t CLKOUT_DIV;\n"]]}}