# Ignore compiled System Verilog files
*.blif
*.asc
*.json
*.bin

# Ignore iverilog sim files
*.vcd
mp2
single
miniproject1
