library IEEE;

use IEEE.std_logic_1164.all;


entity TB_sumadorcompleto is 
end TB_sumadorcompleto;


architecture ar_tb_sumadorcompleto of tb_sumadorcompleto is 
	
signal IN : std_logic_vector(2 downto 0 ):="000";

signal OUT : std_logic_vector (1 downto 0);


begin 

sumador1bit : entity work.sumadorcompleto port map ( IN(0), IN(1), IN(2), OUT(0),OUT(1));

IN(0) <= NOT IN(0) after 10 ns;
IN(1) <= NOT IN(1) after 20 ns;
IN(2) <= NOT IN(2) after 40 ns;


end ar_tb_sumadorcompleto;