Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 15 12:10:10 2024
| Host         : BB_Idea3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  256         
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.208    -5195.848                   2236                11113        0.179        0.000                      0                11113        3.750        0.000                       0                  1214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -3.208    -5195.848                   2236                11113        0.179        0.000                      0                11113        3.750        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :         2236  Failing Endpoints,  Worst Slack       -3.208ns,  Total Violation    -5195.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1024_1279_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 3.208ns (26.149%)  route 9.060ns (73.851%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.294     8.220    CPU/REGFILE/regs_reg_r2_0_31_6_11/ADDRA1
    SLICE_X52Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.344 r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.511     8.855    CPU/REGFILE/B[7]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.979 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=3, routed)           0.790     9.770    CPU/REGFILE/B_selected[7]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.894 r  CPU/REGFILE/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000     9.894    CPU/REGFILE/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.295 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.295    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.517 r  CPU/REGFILE/mem_reg_0_255_0_0_i_29/O[0]
                         net (fo=1, routed)           0.681    11.198    CPU/REGFILE/mem_reg_0_255_0_0_i_29_n_7
    SLICE_X53Y55         LUT6 (Prop_lut6_I3_O)        0.299    11.497 r  CPU/REGFILE/mem_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.264    11.761    CPU/REGFILE/mem_reg_0_255_0_0_i_15_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.885 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1574, routed)        1.273    13.159    DATAMEM/mem_reg_256_511_5_5/A6
    SLICE_X52Y47         MUXF7 (Prop_muxf7_S_O)       0.292    13.451 r  DATAMEM/mem_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000    13.451    DATAMEM/mem_reg_256_511_5_5/O1
    SLICE_X52Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    13.539 r  DATAMEM/mem_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.200    14.739    DATAMEM/mem_reg_256_511_5_5_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.319    15.058 r  DATAMEM/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.000    15.058    DATAMEM/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    15.270 r  DATAMEM/mem_reg_0_255_5_5_i_3/O
                         net (fo=1, routed)           0.869    16.139    CPU/REGFILE/mem_reg_0_255_5_5_i_1_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.438 r  CPU/REGFILE/mem_reg_0_255_5_5_i_1_comp/O
                         net (fo=34, routed)          0.977    17.415    DATAMEM/mem_reg_1024_1279_5_5/D
    SLICE_X50Y34         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.446    14.787    DATAMEM/mem_reg_1024_1279_5_5/WCLK
    SLICE_X50Y34         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X50Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.207    DATAMEM/mem_reg_1024_1279_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1280_1535_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.234ns  (logic 2.977ns (24.334%)  route 9.257ns (75.666%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.294     8.220    CPU/REGFILE/regs_reg_r2_0_31_6_11/ADDRA1
    SLICE_X52Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.344 r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.511     8.855    CPU/REGFILE/B[7]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.979 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=3, routed)           0.790     9.770    CPU/REGFILE/B_selected[7]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.894 r  CPU/REGFILE/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000     9.894    CPU/REGFILE/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.295 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.295    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.517 r  CPU/REGFILE/mem_reg_0_255_0_0_i_29/O[0]
                         net (fo=1, routed)           0.681    11.198    CPU/REGFILE/mem_reg_0_255_0_0_i_29_n_7
    SLICE_X53Y55         LUT6 (Prop_lut6_I3_O)        0.299    11.497 r  CPU/REGFILE/mem_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.264    11.761    CPU/REGFILE/mem_reg_0_255_0_0_i_15_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.885 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1574, routed)        1.841    13.726    DATAMEM/mem_reg_1024_1279_0_0/A6
    SLICE_X56Y34         MUXF7 (Prop_muxf7_S_O)       0.314    14.040 r  DATAMEM/mem_reg_1024_1279_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.040    DATAMEM/mem_reg_1024_1279_0_0/O0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098    14.138 r  DATAMEM/mem_reg_1024_1279_0_0/F8/O
                         net (fo=1, routed)           0.980    15.118    DATAMEM/mem_reg_1024_1279_0_0_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.319    15.437 r  DATAMEM/LED_0[0]_i_6/O
                         net (fo=1, routed)           0.263    15.700    CPU/REGFILE/LED_0[0]_i_2_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.824 r  CPU/REGFILE/LED_0[0]_i_3/O
                         net (fo=1, routed)           0.425    16.250    CPU/REGFILE/DATAMEM/data_out0[0]
    SLICE_X58Y43         LUT6 (Prop_lut6_I4_O)        0.124    16.374 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          1.007    17.381    DATAMEM/mem_reg_1280_1535_0_0/D
    SLICE_X54Y37         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.448    14.789    DATAMEM/mem_reg_1280_1535_0_0/WCLK
    SLICE_X54Y37         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X54Y37         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.209    DATAMEM/mem_reg_1280_1535_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -17.381    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_0_255_9_9/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 3.601ns (29.448%)  route 8.627ns (70.552%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  CPU/pc_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[7]_replica/Q
                         net (fo=26, routed)          1.153     6.756    CPU/REGFILE/p_address[7]_repN_alias
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_11_replica/O
                         net (fo=26, routed)          0.873     7.753    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X60Y52         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.903 f  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.590     8.493    CPU/REGFILE/A_0[0]
    SLICE_X55Y52         LUT1 (Prop_lut1_I0_O)        0.328     8.821 r  CPU/REGFILE/mem_reg_0_255_0_0_i_56/O
                         net (fo=1, routed)           0.473     9.294    CPU/REGFILE/data6[0]
    SLICE_X55Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.874 r  CPU/REGFILE/mem_reg_0_255_0_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.874    CPU/REGFILE/mem_reg_0_255_0_0_i_38_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.096 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34/O[0]
                         net (fo=1, routed)           0.931    11.027    CPU/REGFILE/data5[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.299    11.326 r  CPU/REGFILE/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.149    11.475    CPU/REGFILE/mem_reg_0_255_0_0_i_21_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.599 r  CPU/REGFILE/mem_reg_0_255_0_0_i_6/O
                         net (fo=1061, routed)        2.007    13.605    DATAMEM/mem_reg_0_255_9_9/A3
    SLICE_X42Y38         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    13.729 r  DATAMEM/mem_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.729    DATAMEM/mem_reg_0_255_9_9/OD
    SLICE_X42Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    13.970 r  DATAMEM/mem_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000    13.970    DATAMEM/mem_reg_0_255_9_9/O0
    SLICE_X42Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    14.068 r  DATAMEM/mem_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.907    14.975    DATAMEM/mem_reg_0_255_9_9_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.319    15.294 r  DATAMEM/mem_reg_0_255_9_9_i_5/O
                         net (fo=1, routed)           0.000    15.294    DATAMEM/mem_reg_0_255_9_9_i_5_n_0
    SLICE_X48Y47         MUXF7 (Prop_muxf7_I0_O)      0.238    15.532 r  DATAMEM/mem_reg_0_255_9_9_i_3/O
                         net (fo=1, routed)           0.410    15.942    CPU/REGFILE/mem_reg_0_255_9_9_i_1_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.298    16.240 r  CPU/REGFILE/mem_reg_0_255_9_9_i_1_comp/O
                         net (fo=34, routed)          1.135    17.375    DATAMEM/mem_reg_0_255_9_9/D
    SLICE_X42Y38         RAMS64E                                      r  DATAMEM/mem_reg_0_255_9_9/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.444    14.785    DATAMEM/mem_reg_0_255_9_9/WCLK
    SLICE_X42Y38         RAMS64E                                      r  DATAMEM/mem_reg_0_255_9_9/RAMS64E_A/CLK
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X42Y38         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.205    DATAMEM/mem_reg_0_255_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -17.375    
  -------------------------------------------------------------------
                         slack                                 -3.170    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.840ns  (logic 3.332ns (25.951%)  route 9.508ns (74.049%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.294     8.220    CPU/REGFILE/regs_reg_r2_0_31_6_11/ADDRA1
    SLICE_X52Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.344 r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.511     8.855    CPU/REGFILE/B[7]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.979 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=3, routed)           0.790     9.770    CPU/REGFILE/B_selected[7]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.894 r  CPU/REGFILE/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000     9.894    CPU/REGFILE/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.295 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.295    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.517 r  CPU/REGFILE/mem_reg_0_255_0_0_i_29/O[0]
                         net (fo=1, routed)           0.681    11.198    CPU/REGFILE/mem_reg_0_255_0_0_i_29_n_7
    SLICE_X53Y55         LUT6 (Prop_lut6_I3_O)        0.299    11.497 r  CPU/REGFILE/mem_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.264    11.761    CPU/REGFILE/mem_reg_0_255_0_0_i_15_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.885 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1574, routed)        1.273    13.159    DATAMEM/mem_reg_256_511_5_5/A6
    SLICE_X52Y47         MUXF7 (Prop_muxf7_S_O)       0.292    13.451 r  DATAMEM/mem_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000    13.451    DATAMEM/mem_reg_256_511_5_5/O1
    SLICE_X52Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    13.539 r  DATAMEM/mem_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.200    14.739    DATAMEM/mem_reg_256_511_5_5_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.319    15.058 r  DATAMEM/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.000    15.058    DATAMEM/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    15.270 r  DATAMEM/mem_reg_0_255_5_5_i_3/O
                         net (fo=1, routed)           0.869    16.139    CPU/REGFILE/mem_reg_0_255_5_5_i_1_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.438 r  CPU/REGFILE/mem_reg_0_255_5_5_i_1_comp/O
                         net (fo=34, routed)          0.841    17.279    CPU/REGFILE/d_data[5]
    SLICE_X63Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.403 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.584    17.986    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X60Y52         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.509    14.850    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y52         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y52         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.838    CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.986    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.823ns  (logic 3.332ns (25.985%)  route 9.491ns (74.015%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.294     8.220    CPU/REGFILE/regs_reg_r2_0_31_6_11/ADDRA1
    SLICE_X52Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.344 r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.511     8.855    CPU/REGFILE/B[7]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.979 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=3, routed)           0.790     9.770    CPU/REGFILE/B_selected[7]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.894 r  CPU/REGFILE/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.000     9.894    CPU/REGFILE/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.295 r  CPU/REGFILE/mem_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.295    CPU/REGFILE/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.517 r  CPU/REGFILE/mem_reg_0_255_0_0_i_29/O[0]
                         net (fo=1, routed)           0.681    11.198    CPU/REGFILE/mem_reg_0_255_0_0_i_29_n_7
    SLICE_X53Y55         LUT6 (Prop_lut6_I3_O)        0.299    11.497 r  CPU/REGFILE/mem_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.264    11.761    CPU/REGFILE/mem_reg_0_255_0_0_i_15_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.885 r  CPU/REGFILE/mem_reg_0_255_0_0_i_3/O
                         net (fo=1574, routed)        1.273    13.159    DATAMEM/mem_reg_256_511_5_5/A6
    SLICE_X52Y47         MUXF7 (Prop_muxf7_S_O)       0.292    13.451 r  DATAMEM/mem_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000    13.451    DATAMEM/mem_reg_256_511_5_5/O1
    SLICE_X52Y47         MUXF8 (Prop_muxf8_I1_O)      0.088    13.539 r  DATAMEM/mem_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.200    14.739    DATAMEM/mem_reg_256_511_5_5_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.319    15.058 r  DATAMEM/mem_reg_0_255_5_5_i_5/O
                         net (fo=1, routed)           0.000    15.058    DATAMEM/mem_reg_0_255_5_5_i_5_n_0
    SLICE_X51Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    15.270 r  DATAMEM/mem_reg_0_255_5_5_i_3/O
                         net (fo=1, routed)           0.869    16.139    CPU/REGFILE/mem_reg_0_255_5_5_i_1_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.438 r  CPU/REGFILE/mem_reg_0_255_5_5_i_1_comp/O
                         net (fo=34, routed)          0.841    17.279    CPU/REGFILE/d_data[5]
    SLICE_X63Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.403 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.567    17.970    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIC1
    SLICE_X60Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.509    14.850    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y51         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.838    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.116ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1280_1535_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 3.424ns (27.968%)  route 8.819ns (72.032%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.848     7.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X60Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.920 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.331     8.251    CPU/REGFILE/B[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.328     8.579 r  CPU/REGFILE/i__carry_i_6/O
                         net (fo=3, routed)           0.544     9.123    CPU/REGFILE/B_selected[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.765 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[3]
                         net (fo=1, routed)           0.831    10.596    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_4
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.306    10.902 r  CPU/REGFILE/mem_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.154    11.056    CPU/REGFILE/mem_reg_0_255_0_0_i_25_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.180 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1073, routed)        2.233    13.414    DATAMEM/mem_reg_1536_1791_7_7/A1
    SLICE_X38Y53         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.538 r  DATAMEM/mem_reg_1536_1791_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    DATAMEM/mem_reg_1536_1791_7_7/OD
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  DATAMEM/mem_reg_1536_1791_7_7/F7.B/O
                         net (fo=1, routed)           0.000    13.779    DATAMEM/mem_reg_1536_1791_7_7/O0
    SLICE_X38Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  DATAMEM/mem_reg_1536_1791_7_7/F8/O
                         net (fo=1, routed)           1.180    15.056    DATAMEM/mem_reg_1536_1791_7_7_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.319    15.375 r  DATAMEM/mem_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.000    15.375    DATAMEM/mem_reg_0_255_7_7_i_6_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    15.592 r  DATAMEM/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.582    16.174    CPU/REGFILE/mem_reg_0_255_7_7_i_1_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.473 r  CPU/REGFILE/mem_reg_0_255_7_7_i_1_comp/O
                         net (fo=34, routed)          0.916    17.390    DATAMEM/mem_reg_1280_1535_7_7/D
    SLICE_X38Y54         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.435    14.776    DATAMEM/mem_reg_1280_1535_7_7/WCLK
    SLICE_X38Y54         RAMS64E                                      r  DATAMEM/mem_reg_1280_1535_7_7/RAMS64E_A/CLK
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.274    DATAMEM/mem_reg_1280_1535_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -17.390    
  -------------------------------------------------------------------
                         slack                                 -3.116    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_512_767_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.242ns  (logic 3.424ns (27.970%)  route 8.818ns (72.030%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.848     7.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X60Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.920 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.331     8.251    CPU/REGFILE/B[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.328     8.579 r  CPU/REGFILE/i__carry_i_6/O
                         net (fo=3, routed)           0.544     9.123    CPU/REGFILE/B_selected[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.765 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[3]
                         net (fo=1, routed)           0.831    10.596    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_4
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.306    10.902 r  CPU/REGFILE/mem_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.154    11.056    CPU/REGFILE/mem_reg_0_255_0_0_i_25_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.180 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1073, routed)        2.233    13.414    DATAMEM/mem_reg_1536_1791_7_7/A1
    SLICE_X38Y53         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.538 r  DATAMEM/mem_reg_1536_1791_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    DATAMEM/mem_reg_1536_1791_7_7/OD
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  DATAMEM/mem_reg_1536_1791_7_7/F7.B/O
                         net (fo=1, routed)           0.000    13.779    DATAMEM/mem_reg_1536_1791_7_7/O0
    SLICE_X38Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  DATAMEM/mem_reg_1536_1791_7_7/F8/O
                         net (fo=1, routed)           1.180    15.056    DATAMEM/mem_reg_1536_1791_7_7_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.319    15.375 r  DATAMEM/mem_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.000    15.375    DATAMEM/mem_reg_0_255_7_7_i_6_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    15.592 r  DATAMEM/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.582    16.174    CPU/REGFILE/mem_reg_0_255_7_7_i_1_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.473 r  CPU/REGFILE/mem_reg_0_255_7_7_i_1_comp/O
                         net (fo=34, routed)          0.915    17.389    DATAMEM/mem_reg_512_767_7_7/D
    SLICE_X38Y50         RAMS64E                                      r  DATAMEM/mem_reg_512_767_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.436    14.777    DATAMEM/mem_reg_512_767_7_7/WCLK
    SLICE_X38Y50         RAMS64E                                      r  DATAMEM/mem_reg_512_767_7_7/RAMS64E_A/CLK
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.275    DATAMEM/mem_reg_512_767_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_256_511_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 3.424ns (27.973%)  route 8.816ns (72.027%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.848     7.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X60Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.920 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.331     8.251    CPU/REGFILE/B[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.328     8.579 r  CPU/REGFILE/i__carry_i_6/O
                         net (fo=3, routed)           0.544     9.123    CPU/REGFILE/B_selected[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.765 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[3]
                         net (fo=1, routed)           0.831    10.596    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_4
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.306    10.902 r  CPU/REGFILE/mem_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.154    11.056    CPU/REGFILE/mem_reg_0_255_0_0_i_25_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.180 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1073, routed)        2.233    13.414    DATAMEM/mem_reg_1536_1791_7_7/A1
    SLICE_X38Y53         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.538 r  DATAMEM/mem_reg_1536_1791_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    DATAMEM/mem_reg_1536_1791_7_7/OD
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  DATAMEM/mem_reg_1536_1791_7_7/F7.B/O
                         net (fo=1, routed)           0.000    13.779    DATAMEM/mem_reg_1536_1791_7_7/O0
    SLICE_X38Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  DATAMEM/mem_reg_1536_1791_7_7/F8/O
                         net (fo=1, routed)           1.180    15.056    DATAMEM/mem_reg_1536_1791_7_7_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.319    15.375 r  DATAMEM/mem_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.000    15.375    DATAMEM/mem_reg_0_255_7_7_i_6_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    15.592 r  DATAMEM/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.582    16.174    CPU/REGFILE/mem_reg_0_255_7_7_i_1_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.473 r  CPU/REGFILE/mem_reg_0_255_7_7_i_1_comp/O
                         net (fo=34, routed)          0.914    17.387    DATAMEM/mem_reg_256_511_7_7/D
    SLICE_X46Y58         RAMS64E                                      r  DATAMEM/mem_reg_256_511_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.437    14.778    DATAMEM/mem_reg_256_511_7_7/WCLK
    SLICE_X46Y58         RAMS64E                                      r  DATAMEM/mem_reg_256_511_7_7/RAMS64E_A/CLK
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.276    DATAMEM/mem_reg_256_511_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -17.387    
  -------------------------------------------------------------------
                         slack                                 -3.112    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1024_1279_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 3.424ns (28.134%)  route 8.746ns (71.866%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.848     7.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X60Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.920 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.331     8.251    CPU/REGFILE/B[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.328     8.579 r  CPU/REGFILE/i__carry_i_6/O
                         net (fo=3, routed)           0.544     9.123    CPU/REGFILE/B_selected[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.765 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[3]
                         net (fo=1, routed)           0.831    10.596    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_4
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.306    10.902 r  CPU/REGFILE/mem_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.154    11.056    CPU/REGFILE/mem_reg_0_255_0_0_i_25_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.180 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1073, routed)        2.233    13.414    DATAMEM/mem_reg_1536_1791_7_7/A1
    SLICE_X38Y53         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.538 r  DATAMEM/mem_reg_1536_1791_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    DATAMEM/mem_reg_1536_1791_7_7/OD
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  DATAMEM/mem_reg_1536_1791_7_7/F7.B/O
                         net (fo=1, routed)           0.000    13.779    DATAMEM/mem_reg_1536_1791_7_7/O0
    SLICE_X38Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  DATAMEM/mem_reg_1536_1791_7_7/F8/O
                         net (fo=1, routed)           1.180    15.056    DATAMEM/mem_reg_1536_1791_7_7_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.319    15.375 r  DATAMEM/mem_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.000    15.375    DATAMEM/mem_reg_0_255_7_7_i_6_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    15.592 r  DATAMEM/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.582    16.174    CPU/REGFILE/mem_reg_0_255_7_7_i_1_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.473 r  CPU/REGFILE/mem_reg_0_255_7_7_i_1_comp/O
                         net (fo=34, routed)          0.844    17.317    DATAMEM/mem_reg_1024_1279_7_7/D
    SLICE_X38Y46         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.445    14.786    DATAMEM/mem_reg_1024_1279_7_7/WCLK
    SLICE_X38Y46         RAMS64E                                      r  DATAMEM/mem_reg_1024_1279_7_7/RAMS64E_A/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y46         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.206    DATAMEM/mem_reg_1024_1279_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                         -17.317    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.108ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.548ns (27.916%)  route 9.162ns (72.084%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.626     5.147    CPU/clock_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  CPU/pc_reg[4]_replica/Q
                         net (fo=25, routed)          1.200     6.802    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.926 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.848     7.774    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X60Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.920 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.331     8.251    CPU/REGFILE/B[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.328     8.579 r  CPU/REGFILE/i__carry_i_6/O
                         net (fo=3, routed)           0.544     9.123    CPU/REGFILE/B_selected[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     9.765 r  CPU/REGFILE/mem_reg_0_255_0_0_i_39/O[3]
                         net (fo=1, routed)           0.831    10.596    CPU/REGFILE/mem_reg_0_255_0_0_i_39_n_4
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.306    10.902 r  CPU/REGFILE/mem_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.154    11.056    CPU/REGFILE/mem_reg_0_255_0_0_i_25_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.180 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=1073, routed)        2.233    13.414    DATAMEM/mem_reg_1536_1791_7_7/A1
    SLICE_X38Y53         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    13.538 r  DATAMEM/mem_reg_1536_1791_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    DATAMEM/mem_reg_1536_1791_7_7/OD
    SLICE_X38Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  DATAMEM/mem_reg_1536_1791_7_7/F7.B/O
                         net (fo=1, routed)           0.000    13.779    DATAMEM/mem_reg_1536_1791_7_7/O0
    SLICE_X38Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  DATAMEM/mem_reg_1536_1791_7_7/F8/O
                         net (fo=1, routed)           1.180    15.056    DATAMEM/mem_reg_1536_1791_7_7_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.319    15.375 r  DATAMEM/mem_reg_0_255_7_7_i_6/O
                         net (fo=1, routed)           0.000    15.375    DATAMEM/mem_reg_0_255_7_7_i_6_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    15.592 r  DATAMEM/mem_reg_0_255_7_7_i_3/O
                         net (fo=1, routed)           0.582    16.174    CPU/REGFILE/mem_reg_0_255_7_7_i_1_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.299    16.473 r  CPU/REGFILE/mem_reg_0_255_7_7_i_1_comp/O
                         net (fo=34, routed)          0.657    17.131    CPU/REGFILE/d_data[7]
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.255 r  CPU/REGFILE/regs_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.602    17.857    CPU/REGFILE/regs_reg_r2_0_31_6_11/DIA1
    SLICE_X52Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.443    14.784    CPU/REGFILE/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y51         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.749    CPU/REGFILE/regs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DATAMEM/LED_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    DATAMEM/clock_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  DATAMEM/LED_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DATAMEM/LED_1_reg[2]/Q
                         net (fo=1, routed)           0.097     1.714    OutputUnit/Now_reg[3]_0[2]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  OutputUnit/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    OutputUnit/Now[2]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.863     1.990    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.091     1.580    OutputUnit/Now_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DATAMEM/LED_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Now_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.093%)  route 0.114ns (37.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    DATAMEM/clock_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  DATAMEM/LED_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DATAMEM/LED_2_reg[0]/Q
                         net (fo=1, routed)           0.114     1.731    OutputUnit/Now_reg[3]_3[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  OutputUnit/Now[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    OutputUnit/Now[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.863     1.990    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.092     1.584    OutputUnit/Now_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DATAMEM/LED_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Now_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.594     1.477    DATAMEM/clock_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  DATAMEM/LED_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DATAMEM/LED_3_reg[3]/Q
                         net (fo=1, routed)           0.137     1.755    OutputUnit/Now_reg[3]_2[3]
    SLICE_X59Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  OutputUnit/Now[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    OutputUnit/Now[3]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[3]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.092     1.585    OutputUnit/Now_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DATAMEM/LED_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.594     1.477    DATAMEM/clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  DATAMEM/LED_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DATAMEM/LED_0_reg[1]/Q
                         net (fo=1, routed)           0.137     1.755    OutputUnit/Now_reg[3]_1[1]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  OutputUnit/Now[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    OutputUnit/Now[1]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.091     1.581    OutputUnit/Now_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.584     1.467    OutputUnit/CLK
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  OutputUnit/Count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.716    OutputUnit/Count_reg_n_0_[11]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  OutputUnit/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    OutputUnit/Count_reg[8]_i_1_n_4
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.852     1.979    OutputUnit/CLK
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    OutputUnit/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.584     1.467    OutputUnit/CLK
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  OutputUnit/Count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    OutputUnit/Count_reg_n_0_[7]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  OutputUnit/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    OutputUnit/Count_reg[4]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.851     1.978    OutputUnit/CLK
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    OutputUnit/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.585     1.468    OutputUnit/CLK
    SLICE_X59Y29         FDRE                                         r  OutputUnit/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  OutputUnit/Count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    OutputUnit/Count_reg_n_0_[15]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  OutputUnit/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    OutputUnit/Count_reg[12]_i_1_n_4
    SLICE_X59Y29         FDRE                                         r  OutputUnit/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.853     1.980    OutputUnit/CLK
    SLICE_X59Y29         FDRE                                         r  OutputUnit/Count_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    OutputUnit/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.582     1.465    OutputUnit/CLK
    SLICE_X59Y26         FDRE                                         r  OutputUnit/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  OutputUnit/Count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    OutputUnit/Count_reg_n_0_[3]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  OutputUnit/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    OutputUnit/Count_reg[0]_i_1_n_4
    SLICE_X59Y26         FDRE                                         r  OutputUnit/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.849     1.976    OutputUnit/CLK
    SLICE_X59Y26         FDRE                                         r  OutputUnit/Count_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    OutputUnit/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.584     1.467    OutputUnit/CLK
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  OutputUnit/Count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.713    OutputUnit/Count_reg_n_0_[8]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  OutputUnit/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    OutputUnit/Count_reg[8]_i_1_n_7
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.852     1.979    OutputUnit/CLK
    SLICE_X59Y28         FDRE                                         r  OutputUnit/Count_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    OutputUnit/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 OutputUnit/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputUnit/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.584     1.467    OutputUnit/CLK
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  OutputUnit/Count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.713    OutputUnit/Count_reg_n_0_[4]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  OutputUnit/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    OutputUnit/Count_reg[4]_i_1_n_7
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.851     1.978    OutputUnit/CLK
    SLICE_X59Y27         FDRE                                         r  OutputUnit/Count_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    OutputUnit/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y54   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y52   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y51   CPU/pc_reg[2]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y53   CPU/pc_reg[2]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y53   CPU/pc_reg[2]_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y54   CPU/pc_reg[2]_replica_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y54   CPU/pc_reg[2]_replica_4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y52   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y52   CPU/pc_reg[3]_replica/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y52   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.312ns (53.058%)  route 3.815ns (46.942%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           1.161     6.776    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.150     6.926 r  OutputUnit/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.654     9.580    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.286 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.286    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.342ns (54.301%)  route 3.654ns (45.699%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           1.325     6.939    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.154     7.093 r  OutputUnit/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.329     9.423    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.155 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.155    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 4.111ns (51.545%)  route 3.865ns (48.455%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           1.161     6.776    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.900 r  OutputUnit/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.704     9.603    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.135 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.135    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.091ns (52.101%)  route 3.761ns (47.899%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           1.326     6.941    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  OutputUnit/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.434     9.499    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.010 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.010    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 4.115ns (53.006%)  route 3.648ns (46.994%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           1.325     6.939    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.063 r  OutputUnit/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.323     9.387    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.922 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.922    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.319ns (55.760%)  route 3.426ns (44.240%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           0.935     6.549    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.119     6.668 r  OutputUnit/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.491     9.160    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.903 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.903    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 4.100ns (54.374%)  route 3.440ns (45.626%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.637     5.158    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  OutputUnit/Now_reg[1]/Q
                         net (fo=7, routed)           0.935     6.549    OutputUnit/Now[1]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.673 r  OutputUnit/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.505     9.179    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.698 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.698    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 4.159ns (69.110%)  route 1.859ns (30.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.624     5.145    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  OutputUnit/An_reg[3]/Q
                         net (fo=1, routed)           1.859     7.482    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.681    11.164 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.164    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.178ns (69.503%)  route 1.833ns (30.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.624     5.145    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  OutputUnit/An_reg[2]/Q
                         net (fo=1, routed)           1.833     7.457    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.700    11.157 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.157    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 4.021ns (68.778%)  route 1.825ns (31.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.624     5.145    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  OutputUnit/An_reg[0]/Q
                         net (fo=1, routed)           1.825     7.489    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.991 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.991    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OutputUnit/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.364ns (80.351%)  route 0.334ns (19.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.585     1.468    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  OutputUnit/An_reg[1]/Q
                         net (fo=1, routed)           0.334     1.966    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.166 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.166    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.368ns (77.758%)  route 0.391ns (22.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.585     1.468    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  OutputUnit/An_reg[0]/Q
                         net (fo=1, routed)           0.391     2.023    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.227 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.426ns (78.041%)  route 0.401ns (21.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.585     1.468    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  OutputUnit/An_reg[2]/Q
                         net (fo=1, routed)           0.401     2.017    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.295 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.295    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.412ns (77.287%)  route 0.415ns (22.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.585     1.468    OutputUnit/CLK
    SLICE_X60Y29         FDRE                                         r  OutputUnit/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  OutputUnit/An_reg[3]/Q
                         net (fo=1, routed)           0.415     2.031    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.296 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.296    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.422ns (62.847%)  route 0.841ns (37.153%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  OutputUnit/Now_reg[2]/Q
                         net (fo=7, routed)           0.224     1.841    OutputUnit/Now[2]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  OutputUnit/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.616     2.503    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.739 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.739    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.398ns (61.704%)  route 0.868ns (38.296%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.594     1.477    OutputUnit/CLK
    SLICE_X59Y43         FDRE                                         r  OutputUnit/Now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  OutputUnit/Now_reg[3]/Q
                         net (fo=7, routed)           0.201     1.819    OutputUnit/Now[3]
    SLICE_X58Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  OutputUnit/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.531    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.742 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.742    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.481ns (63.494%)  route 0.852ns (36.506%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  OutputUnit/Now_reg[2]/Q
                         net (fo=7, routed)           0.224     1.841    OutputUnit/Now[2]
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.886 r  OutputUnit/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.514    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.809 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.809    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.407ns (59.768%)  route 0.947ns (40.232%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  OutputUnit/Now_reg[2]/Q
                         net (fo=7, routed)           0.237     1.854    OutputUnit/Now[2]
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.899 r  OutputUnit/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.710     2.609    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.830 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.830    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.418ns (59.725%)  route 0.956ns (40.275%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  OutputUnit/Now_reg[2]/Q
                         net (fo=7, routed)           0.176     1.793    OutputUnit/Now[2]
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  OutputUnit/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.619    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.851 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.851    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutputUnit/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.457ns (61.091%)  route 0.928ns (38.909%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.593     1.476    OutputUnit/CLK
    SLICE_X58Y41         FDRE                                         r  OutputUnit/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  OutputUnit/Now_reg[2]/Q
                         net (fo=7, routed)           0.176     1.793    OutputUnit/Now[2]
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.048     1.841 r  OutputUnit/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.752     2.593    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.860 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.860    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.127ns  (logic 2.070ns (22.678%)  route 7.057ns (77.322%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.840     8.639    CPU/REGFILE/d_data[2]
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124     8.763 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.363     9.127    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIB0
    SLICE_X60Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.509     4.850    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y51         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 2.070ns (22.712%)  route 7.043ns (77.288%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.840     8.639    CPU/REGFILE/d_data[2]
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124     8.763 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.350     9.113    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIB0
    SLICE_X60Y52         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.509     4.850    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y52         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/LED_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.816ns  (logic 1.946ns (22.071%)  route 6.870ns (77.929%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          1.017     8.816    DATAMEM/d_data[2]
    SLICE_X59Y41         FDRE                                         r  DATAMEM/LED_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.517     4.858    DATAMEM/clock_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  DATAMEM/LED_1_reg[2]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_768_1023_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.946ns (22.139%)  route 6.843ns (77.861%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.989     8.789    DATAMEM/mem_reg_768_1023_2_2/D
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_768_1023_2_2/WCLK
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_768_1023_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.946ns (22.139%)  route 6.843ns (77.861%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.989     8.789    DATAMEM/mem_reg_768_1023_2_2/D
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_768_1023_2_2/WCLK
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_768_1023_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.946ns (22.139%)  route 6.843ns (77.861%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.989     8.789    DATAMEM/mem_reg_768_1023_2_2/D
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_768_1023_2_2/WCLK
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_768_1023_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.789ns  (logic 1.946ns (22.139%)  route 6.843ns (77.861%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.989     8.789    DATAMEM/mem_reg_768_1023_2_2/D
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_768_1023_2_2/WCLK
    SLICE_X52Y44         RAMS64E                                      r  DATAMEM/mem_reg_768_1023_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.734ns  (logic 1.946ns (22.279%)  route 6.788ns (77.721%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.934     8.734    DATAMEM/mem_reg_512_767_2_2/D
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_512_767_2_2/WCLK
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.734ns  (logic 1.946ns (22.279%)  route 6.788ns (77.721%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.934     8.734    DATAMEM/mem_reg_512_767_2_2/D
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_512_767_2_2/WCLK
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.734ns  (logic 1.946ns (22.279%)  route 6.788ns (77.721%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           4.303     5.753    CPU/REGFILE/B_IBUF[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  CPU/REGFILE/LED_0[2]_i_4/O
                         net (fo=2, routed)           0.467     6.343    CPU/REGFILE/LED_0[2]_i_4_n_0
    SLICE_X61Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.467 r  CPU/REGFILE/LED_0[2]_i_2_comp/O
                         net (fo=2, routed)           0.657     7.125    CPU/REGFILE/LED_0[2]_i_2_n_0_repN
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  CPU/REGFILE/LED_0[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.427     7.675    CPU/REGFILE/DATAMEM/data_out0[2]_repN
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.799 r  CPU/REGFILE/LED_0[2]_i_1_comp_1/O
                         net (fo=38, routed)          0.934     8.734    DATAMEM/mem_reg_512_767_2_2/D
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        1.452     4.793    DATAMEM/mem_reg_512_767_2_2/WCLK
    SLICE_X56Y41         RAMS64E                                      r  DATAMEM/mem_reg_512_767_2_2/RAMS64E_C/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/LED_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.313ns (27.620%)  route 0.819ns (72.380%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.215     1.132    DATAMEM/d_data[0]
    SLICE_X58Y43         FDRE                                         r  DATAMEM/LED_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    DATAMEM/clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  DATAMEM/LED_0_reg[0]/C

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.713%)  route 0.858ns (73.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.253     1.170    DATAMEM/mem_reg_1792_2047_0_0/D
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    DATAMEM/mem_reg_1792_2047_0_0/WCLK
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.713%)  route 0.858ns (73.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.253     1.170    DATAMEM/mem_reg_1792_2047_0_0/D
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    DATAMEM/mem_reg_1792_2047_0_0/WCLK
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.713%)  route 0.858ns (73.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.253     1.170    DATAMEM/mem_reg_1792_2047_0_0/D
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    DATAMEM/mem_reg_1792_2047_0_0/WCLK
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.713%)  route 0.858ns (73.287%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.253     1.170    DATAMEM/mem_reg_1792_2047_0_0/D
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.864     1.991    DATAMEM/mem_reg_1792_2047_0_0/WCLK
    SLICE_X60Y45         RAMS64E                                      r  DATAMEM/mem_reg_1792_2047_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 Op[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.310ns (26.411%)  route 0.865ns (73.589%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Op[1] (IN)
                         net (fo=0)                   0.000     0.000    Op[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Op_IBUF[1]_inst/O
                         net (fo=1, routed)           0.438     0.659    CPU/REGFILE/Op_IBUF[1]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.704 r  CPU/REGFILE/LED_0[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.239     0.942    CPU/REGFILE/LED_0[1]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  CPU/REGFILE/LED_0[1]_i_1_comp/O
                         net (fo=38, routed)          0.188     1.175    DATAMEM/mem_reg_0_255_1_1/D
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.865     1.992    DATAMEM/mem_reg_0_255_1_1/WCLK
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_A/CLK

Slack:                    inf
  Source:                 Op[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.310ns (26.411%)  route 0.865ns (73.589%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Op[1] (IN)
                         net (fo=0)                   0.000     0.000    Op[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Op_IBUF[1]_inst/O
                         net (fo=1, routed)           0.438     0.659    CPU/REGFILE/Op_IBUF[1]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.704 r  CPU/REGFILE/LED_0[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.239     0.942    CPU/REGFILE/LED_0[1]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  CPU/REGFILE/LED_0[1]_i_1_comp/O
                         net (fo=38, routed)          0.188     1.175    DATAMEM/mem_reg_0_255_1_1/D
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.865     1.992    DATAMEM/mem_reg_0_255_1_1/WCLK
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_B/CLK

Slack:                    inf
  Source:                 Op[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.310ns (26.411%)  route 0.865ns (73.589%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Op[1] (IN)
                         net (fo=0)                   0.000     0.000    Op[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Op_IBUF[1]_inst/O
                         net (fo=1, routed)           0.438     0.659    CPU/REGFILE/Op_IBUF[1]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.704 r  CPU/REGFILE/LED_0[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.239     0.942    CPU/REGFILE/LED_0[1]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  CPU/REGFILE/LED_0[1]_i_1_comp/O
                         net (fo=38, routed)          0.188     1.175    DATAMEM/mem_reg_0_255_1_1/D
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.865     1.992    DATAMEM/mem_reg_0_255_1_1/WCLK
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_C/CLK

Slack:                    inf
  Source:                 Op[1]
                            (input port)
  Destination:            DATAMEM/mem_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.310ns (26.411%)  route 0.865ns (73.589%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Op[1] (IN)
                         net (fo=0)                   0.000     0.000    Op[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Op_IBUF[1]_inst/O
                         net (fo=1, routed)           0.438     0.659    CPU/REGFILE/Op_IBUF[1]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.704 r  CPU/REGFILE/LED_0[1]_i_2_comp_1/O
                         net (fo=1, routed)           0.239     0.942    CPU/REGFILE/LED_0[1]_i_2_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  CPU/REGFILE/LED_0[1]_i_1_comp/O
                         net (fo=38, routed)          0.188     1.175    DATAMEM/mem_reg_0_255_1_1/D
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.865     1.992    DATAMEM/mem_reg_0_255_1_1/WCLK
    SLICE_X60Y47         RAMS64E                                      r  DATAMEM/mem_reg_0_255_1_1/RAMS64E_D/CLK

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            DATAMEM/LED_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.313ns (26.519%)  route 0.866ns (73.481%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Op_IBUF[0]_inst/O
                         net (fo=1, routed)           0.491     0.714    CPU/REGFILE/Op_IBUF[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.759 r  CPU/REGFILE/LED_0[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.113     0.872    CPU/REGFILE/LED_0[0]_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  CPU/REGFILE/LED_0[0]_i_1_comp/O
                         net (fo=38, routed)          0.262     1.179    DATAMEM/d_data[0]
    SLICE_X59Y42         FDRE                                         r  DATAMEM/LED_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1213, routed)        0.863     1.990    DATAMEM/clock_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  DATAMEM/LED_2_reg[0]/C





