==============================================================
File generated on Wed Mar 27 14:43:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.570 ; gain = 17.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.570 ; gain = 17.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.812 ; gain = 18.375
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] current_conv/mut.cpp:13: warning: out of bound array access on variable 'a'.
WARNING: [SYNCHK 200-77] The top function 'mutiply' (current_conv/mut.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.066 ; gain = 18.629
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 124.824 ; gain = 39.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 124.824 ; gain = 39.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mutiply' ...
WARNING: [SYN 201-107] Renaming port name 'mutiply/out' to 'mutiply/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.611 seconds; current allocated memory: 75.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 75.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mutiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/bias' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mutiply'.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 75.563 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 124.824 ; gain = 39.387
INFO: [SYSC 207-301] Generating SystemC RTL for mutiply.
INFO: [VHDL 208-304] Generating VHDL RTL for mutiply.
INFO: [VLOG 209-307] Generating Verilog RTL for mutiply.
INFO: [HLS 200-112] Total elapsed time: 10.991 seconds; peak allocated memory: 75.563 MB.
==============================================================
File generated on Wed Mar 27 14:51:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:24:70: error: expected parameter declarator
void conv(int ch_in,int ch_out,int Kx,int Ky,int stride, int padding,)
                                                                     ^
1 error generated.
==============================================================
File generated on Wed Mar 27 14:52:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.973 ; gain = 17.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.973 ; gain = 17.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.641 ; gain = 18.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] current_conv/mut.cpp:13: warning: out of bound array access on variable 'a'.
WARNING: [SYNCHK 200-77] The top function 'mutiply' (current_conv/mut.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.895 ; gain = 18.402
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.727 ; gain = 39.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.727 ; gain = 39.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mutiply' ...
WARNING: [SYN 201-107] Renaming port name 'mutiply/out' to 'mutiply/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.186 seconds; current allocated memory: 75.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mutiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/bias' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mutiply'.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 75.553 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.727 ; gain = 39.234
INFO: [SYSC 207-301] Generating SystemC RTL for mutiply.
INFO: [VHDL 208-304] Generating VHDL RTL for mutiply.
INFO: [VLOG 209-307] Generating Verilog RTL for mutiply.
INFO: [HLS 200-112] Total elapsed time: 4.569 seconds; peak allocated memory: 75.553 MB.
==============================================================
File generated on Wed Mar 27 15:04:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:7:6: error: variable-sized object may not be initialized
 int tmp[c]=a[c]*w[c];
     ^      ~~~~~~~~~
current_conv/mut.cpp:20:15: error: use of undeclared identifier 'tmp_a1'; did you mean 'tmp_b1'?
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
              ^~~~~~
              tmp_b1
current_conv/mut.cpp:20:6: note: 'tmp_b1' declared here
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
     ^
current_conv/mut.cpp:20:22: error: use of undeclared identifier 'tmp_a2'; did you mean 'tmp_b1'?
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
                     ^~~~~~
                     tmp_b1
current_conv/mut.cpp:20:6: note: 'tmp_b1' declared here
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
     ^
current_conv/mut.cpp:20:29: error: use of undeclared identifier 'tmp_a3'; did you mean 'tmp_b1'?
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
                            ^~~~~~
                            tmp_b1
current_conv/mut.cpp:20:6: note: 'tmp_b1' declared here
 int tmp_b1 = tmp_a1+tmp_a2+tmp_a3;
     ^
current_conv/mut.cpp:21:15: error: use of undeclared identifier 'tmp_a4'
 int tmp_b2 = tmp_a4+tmp_a5+tmp_a6;
              ^
current_conv/mut.cpp:21:22: error: use of undeclared identifier 'tmp_a5'
 int tmp_b2 = tmp_a4+tmp_a5+tmp_a6;
                     ^
current_conv/mut.cpp:21:29: error: use of undeclared identifier 'tmp_a6'
 int tmp_b2 = tmp_a4+tmp_a5+tmp_a6;
                            ^
current_conv/mut.cpp:22:15: error: use of undeclared identifier 'tmp_a7'
 int tmp_b3 = tmp_a7+tmp_a8+tmp_a9;
              ^
current_conv/mut.cpp:22:22: error: use of undeclared identifier 'tmp_a8'
 int tmp_b3 = tmp_a7+tmp_a8+tmp_a9;
                     ^
current_conv/mut.cpp:22:29: error: use of undeclared identifier 'tmp_a9'
 int tmp_b3 = tmp_a7+tmp_a8+tmp_a9;
                            ^
10 errors generated.
==============================================================
File generated on Wed Mar 27 15:05:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
WARNING: [HLS 200-40] In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:11:13: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:20: warning: array index 2 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:27: warning: array index 3 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:13: warning: array index 4 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:20: warning: array index 5 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:27: warning: array index 6 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:13: warning: array index 7 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:20: warning: array index 8 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:27: warning: array index 9 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
9 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.969 ; gain = 17.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.969 ; gain = 17.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.016 ; gain = 18.539
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] current_conv/mut.cpp:11: warning: out of bound array access on variable 'tmp'.
WARNING: [SYNCHK 200-77] The top function 'mutiply' (current_conv/mut.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.270 ; gain = 18.793
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_tmp' in function 'mutiply' automatically.
INFO: [HLS 200-489] Unrolling loop 'memset_tmp' in function 'mutiply' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (current_conv/mut.cpp:7) in function 'mutiply' completely with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.262 ; gain = 39.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.262 ; gain = 39.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mutiply' ...
WARNING: [SYN 201-107] Renaming port name 'mutiply/out' to 'mutiply/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.546 seconds; current allocated memory: 75.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mutiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/bias' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mutiply'.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 75.739 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.262 ; gain = 39.785
INFO: [SYSC 207-301] Generating SystemC RTL for mutiply.
INFO: [VHDL 208-304] Generating VHDL RTL for mutiply.
INFO: [VLOG 209-307] Generating Verilog RTL for mutiply.
INFO: [HLS 200-112] Total elapsed time: 4.87 seconds; peak allocated memory: 75.739 MB.
==============================================================
File generated on Wed Mar 27 15:13:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:11:13: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:20: warning: array index 2 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:27: warning: array index 3 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:13: warning: array index 4 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:20: warning: array index 5 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:27: warning: array index 6 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:13: warning: array index 7 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:20: warning: array index 8 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:27: warning: array index 9 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:34:52: error: redefinition of parameter 'w'
  ap_uint<8> S, ap_uint<16> padding,int f_in[],int w[],int out[])
                                                   ^
current_conv/mut.cpp:33:82: note: previous declaration is here
void conv(ap_uint<16> ch_in,ap_uint<16> ch_out,ap_uint<16> Kx,ap_uint<16> Ky,int w,int h,
                                                                                 ^
9 warnings and 1 error generated.
==============================================================
File generated on Wed Mar 27 15:14:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:11:13: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:20: warning: array index 2 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:27: warning: array index 3 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[1]+tmp[2]+tmp[3];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:13: warning: array index 4 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:20: warning: array index 5 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:27: warning: array index 6 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[4]+tmp[5]+tmp[6];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:13: warning: array index 7 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:20: warning: array index 8 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:27: warning: array index 9 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[7]+tmp[8]+tmp[9];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:34:52: error: redefinition of parameter 'w'
  ap_uint<8> S, ap_uint<16> padding,int f_in[],int w[],int out[])
                                                   ^
current_conv/mut.cpp:33:90: note: previous declaration is here
void conv(ap_uint<16> ch_in,ap_uint<16> ch_out,ap_uint<16> Kx,ap_uint<16> Ky,ap_uint<16> w,ap_uint<16> h,
                                                                                         ^
9 warnings and 1 error generated.
==============================================================
File generated on Wed Mar 27 15:16:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
WARNING: [HLS 200-40] In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:11:20: warning: array index 1 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[0]+tmp[1]+tmp[2];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:11:27: warning: array index 2 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b1=tmp[0]+tmp[1]+tmp[2];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:13: warning: array index 3 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[3]+tmp[4]+tmp[5];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:20: warning: array index 4 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[3]+tmp[4]+tmp[5];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:12:27: warning: array index 5 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b2=tmp[3]+tmp[4]+tmp[5];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:13: warning: array index 6 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[6]+tmp[7]+tmp[8];
            ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:20: warning: array index 7 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[6]+tmp[7]+tmp[8];
                   ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
current_conv/mut.cpp:13:27: warning: array index 8 is past the end of the array (which contains 1 element) [-Warray-bounds]
 int tmp_b3=tmp[6]+tmp[7]+tmp[8];
                          ^   ~
current_conv/mut.cpp:5:2: note: array 'tmp' declared here
 int tmp[]={0};
 ^
8 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.145 ; gain = 18.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.145 ; gain = 18.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 108.090 ; gain = 23.098
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] current_conv/mut.cpp:11: warning: out of bound array access on variable 'tmp'.
WARNING: [SYNCHK 200-77] The top function 'mutiply' (current_conv/mut.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.980 ; gain = 25.988
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_tmp' in function 'mutiply' automatically.
INFO: [HLS 200-489] Unrolling loop 'memset_tmp' in function 'mutiply' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (current_conv/mut.cpp:7) in function 'mutiply' completely with a factor of 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 134.914 ; gain = 49.922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 135.648 ; gain = 50.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mutiply' ...
WARNING: [SYN 201-107] Renaming port name 'mutiply/out' to 'mutiply/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.746 seconds; current allocated memory: 85.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 85.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mutiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mutiply/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mutiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/a_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/a_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/a_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/w_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mutiply/w_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mutiply/w_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/bias' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mutiply/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mutiply'.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 85.741 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 135.648 ; gain = 50.656
INFO: [SYSC 207-301] Generating SystemC RTL for mutiply.
INFO: [VHDL 208-304] Generating VHDL RTL for mutiply.
INFO: [VLOG 209-307] Generating Verilog RTL for mutiply.
INFO: [HLS 200-112] Total elapsed time: 5.091 seconds; peak allocated memory: 85.741 MB.
==============================================================
File generated on Wed Mar 27 16:12:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Mar 27 21:48:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:64:23: error: expected ';' at end of declaration
 int f_in_part[27]={0}
                      ^
                      ;
1 error generated.
==============================================================
File generated on Wed Mar 27 21:48:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:73:26: error: expected expression
     load_f_in_part(f_in[], ch_in, w_in,h_in,Kx,Ky,S,padding,i,j,f_in_part[]);
                         ^
current_conv/mut.cpp:74:41: error: subscript of pointer to incomplete type 'int [][]'
     mutiply(f_in_part,w,bias[cout],&out[cout][i][j]);
                                     ~~~^
2 errors generated.
==============================================================
File generated on Wed Mar 27 22:01:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/mut.cpp:1:
current_conv/mut.cpp:73:26: error: expected expression
     load_f_in_part(f_in[], ch_in, w_in,h_in,Kx,Ky,S,padding,i,j,f_in_part[]);
                         ^
current_conv/mut.cpp:74:41: error: subscript of pointer to incomplete type 'int [][]'
     mutiply(f_in_part,w,bias[cout],&out[cout][i][j]);
                                     ~~~^
2 errors generated.
==============================================================
File generated on Wed Mar 27 22:02:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:52:38: error: variable length array of non-POD element type 'data_t' (aka 'ap_int<16>')
                data_t feature_buffer[kx * ky * chin];
                                     ^
current_conv/current_conv.cpp:53:37: error: variable length array of non-POD element type 'data_t' (aka 'ap_int<16>')
                data_t weight_buffer[chin];
                                    ^
2 errors generated.
==============================================================
File generated on Wed Mar 27 22:04:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:49:26: error: variable length array of non-POD element type 'data_t' (aka 'ap_fixed<16, 6>')
    data_t feature_buffer[kx * ky * chin];
                         ^
current_conv/current_conv.cpp:50:25: error: variable length array of non-POD element type 'data_t' (aka 'ap_fixed<16, 6>')
    data_t weight_buffer[chin];
                        ^
2 errors generated.
==============================================================
File generated on Wed Mar 27 22:05:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.027 ; gain = 17.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.027 ; gain = 17.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.391 ; gain = 24.074
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] current_conv/current_conv.cpp:22: unsupported memory access on variable 'feature_in.V' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Mar 27 22:06:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.012 ; gain = 17.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.012 ; gain = 17.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 106.867 ; gain = 21.406
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] current_conv/current_conv.cpp:22: unsupported memory access on variable 'feature_in.V' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Mar 27 22:08:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/mut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.984 ; gain = 17.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.984 ; gain = 17.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 107.000 ; gain = 21.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.090 ; gain = 23.527
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:49)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 132.980 ; gain = 47.418
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out.V' (current_conv/current_conv.cpp:71:66). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight.V' (current_conv/current_conv.cpp:29:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 144.680 ; gain = 59.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.836 seconds; current allocated memory: 103.771 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 104.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 104.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 104.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 104.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 105.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 106.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_16s_16s_16ns_16_1_1' to 'conv_mac_muladd_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 106.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_feature_buffer_V' to 'conv_feature_buffcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_weight_buffer_V' to 'conv_weight_buffedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 108.984 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32eOg_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffedEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 165.266 ; gain = 79.703
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 9.365 seconds; peak allocated memory: 108.984 MB.
==============================================================
File generated on Thu Mar 28 17:17:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Mar 28 17:31:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:29:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:30:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:31:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:31:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:42:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:42:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:45:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 14:52:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:04:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:05:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:17:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:21:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:33:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 15:34:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:09:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:11:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:12:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:34:14: error: no member named 'cout' in namespace 'std'
        std::cout << "feature_buffer[" << i << "] = " << feature_buffer[i] << std::endl;
        ~~~~~^
current_conv/current_conv.cpp:34:84: error: no member named 'endl' in namespace 'std'
        std::cout << "feature_buffer[" << i << "] = " << feature_buffer[i] << std::endl;
                                                                              ~~~~~^
2 errors generated.
==============================================================
File generated on Fri Mar 29 16:12:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.723 ; gain = 17.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.723 ; gain = 17.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.957 ; gain = 18.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.211 ; gain = 19.078
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:54)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 125.754 ; gain = 40.621
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:79:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:31:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 136.906 ; gain = 51.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.122 seconds; current allocated memory: 97.172 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 97.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 97.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 97.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 98.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 98.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 99.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 100.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 102.377 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 157.609 ; gain = 72.477
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 9.601 seconds; peak allocated memory: 102.377 MB.
==============================================================
File generated on Fri Mar 29 16:35:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:35:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:37:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:37:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Mar 29 16:39:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:34:14: error: no member named 'cout' in namespace 'std'
        std::cout << "feature_buffer[" << i << "] = " << feature_buffer[i] << std::endl;
        ~~~~~^
current_conv/current_conv.cpp:34:84: error: no member named 'endl' in namespace 'std'
        std::cout << "feature_buffer[" << i << "] = " << feature_buffer[i] << std::endl;
                                                                              ~~~~~^
2 errors generated.
==============================================================
File generated on Fri Mar 29 16:40:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.297 ; gain = 17.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.297 ; gain = 17.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.234 ; gain = 18.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.488 ; gain = 19.250
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:59)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.242 ; gain = 40.004
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:91:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:39:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.414 ; gain = 52.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.675 seconds; current allocated memory: 97.360 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 97.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 98.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 99.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 99.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 100.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 102.803 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 158.906 ; gain = 73.668
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.208 seconds; peak allocated memory: 102.803 MB.
==============================================================
File generated on Fri Mar 29 16:47:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 17.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 17.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.957 ; gain = 18.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.211 ; gain = 18.766
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:17)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:62)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.680 ; gain = 40.234
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:94:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:42:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.312 ; gain = 51.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.674 seconds; current allocated memory: 97.376 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 97.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 97.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 98.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 99.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 99.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 100.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 102.818 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 159.219 ; gain = 73.773
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.246 seconds; peak allocated memory: 102.818 MB.
==============================================================
File generated on Fri Mar 29 16:48:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:19:102: error: expected ')'
void load(data_t feature_in[], data_t weight[], data_t feature_buffer[], data_t weight_buffer[], int 10, int kx, int ky, int win,int hin, int x, int y) {
                                                                                                     ^
current_conv/current_conv.cpp:19:10: note: to match this '('
void load(data_t feature_in[], data_t weight[], data_t feature_buffer[], data_t weight_buffer[], int 10, int kx, int ky, int win,int hin, int x, int y) {
         ^
current_conv/current_conv.cpp:24:29: error: use of undeclared identifier 'ky'
        for (int i = 0; i < ky; i++) {
                            ^
current_conv/current_conv.cpp:25:33: error: use of undeclared identifier 'kx'
            for (int j = 0; j < kx; j++) {
                                ^
current_conv/current_conv.cpp:26:26: error: use of undeclared identifier 'x'
                int xi = x * stride + j - padding;
                         ^
current_conv/current_conv.cpp:27:26: error: use of undeclared identifier 'y'
                int yi = y * stride + i - padding;
                         ^
current_conv/current_conv.cpp:28:37: error: use of undeclared identifier 'win'
                if (xi >= 0 && xi < win && yi >= 0 && yi < hin) {
                                    ^
current_conv/current_conv.cpp:28:60: error: use of undeclared identifier 'hin'
                if (xi >= 0 && xi < win && yi >= 0 && yi < hin) {
                                                           ^
current_conv/current_conv.cpp:29:60: error: use of undeclared identifier 'win'
                    feature_buffer[index] = feature_in[c * win * hin + yi * win + xi];
                                                           ^
current_conv/current_conv.cpp:29:66: error: use of undeclared identifier 'hin'
                    feature_buffer[index] = feature_in[c * win * hin + yi * win + xi];
                                                                 ^
current_conv/current_conv.cpp:29:77: error: use of undeclared identifier 'win'
                    feature_buffer[index] = feature_in[c * win * hin + yi * win + xi];
                                                                            ^
current_conv/current_conv.cpp:42:30: error: use of undeclared identifier 'kx'
    for (int c = 0; c < 10 * kx * ky; c++)
                             ^
current_conv/current_conv.cpp:42:35: error: use of undeclared identifier 'ky'
    for (int c = 0; c < 10 * kx * ky; c++)
                                  ^
current_conv/current_conv.cpp:49:70: error: expected ')'
data_t multiply(data_t feature_buffer[], data_t weight_buffer[], int 10, int kx, int ky) {
                                                                     ^
current_conv/current_conv.cpp:49:16: note: to match this '('
data_t multiply(data_t feature_buffer[], data_t weight_buffer[], int 10, int kx, int ky) {
               ^
current_conv/current_conv.cpp:53:29: error: use of undeclared identifier 'ky'
        for (int i = 0; i < ky; i++) {
                            ^
current_conv/current_conv.cpp:54:33: error: use of undeclared identifier 'kx'
            for (int j = 0; j < kx; j++) {
                                ^
current_conv/current_conv.cpp:55:64: error: use of undeclared identifier 'ky'
              sum += feature_buffer[index] * weight_buffer[c * ky * kx + i * kx + j];
                                                               ^
current_conv/current_conv.cpp:55:69: error: use of undeclared identifier 'kx'
              sum += feature_buffer[index] * weight_buffer[c * ky * kx + i * kx + j];
                                                                    ^
current_conv/current_conv.cpp:55:78: error: use of undeclared identifier 'kx'
              sum += feature_buffer[index] * weight_buffer[c * ky * kx + i * kx + j];
                                                                             ^
current_conv/current_conv.cpp:64:15: error: expected ')'
void conv(int 10, int chout, int kx, int ky, int win, int hin, int stride, int padding,
              ^
current_conv/current_conv.cpp:64:10: note: to match this '('
void conv(int 10, int chout, int kx, int ky, int win, int hin, int stride, int padding,
         ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
File generated on Fri Mar 29 16:49:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.547 ; gain = 17.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.547 ; gain = 17.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.027 ; gain = 19.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.285 ; gain = 19.395
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.812 ; gain = 40.922
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:102:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:47:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.402 ; gain = 52.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.925 seconds; current allocated memory: 97.551 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 97.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 98.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 98.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 98.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 99.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 100.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 100.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 103.002 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 159.594 ; gain = 74.703
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.5 seconds; peak allocated memory: 103.002 MB.
==============================================================
File generated on Fri Mar 29 16:50:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.438 ; gain = 16.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.438 ; gain = 16.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.863 ; gain = 18.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.508 ; gain = 19.043
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:71)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.648 ; gain = 40.184
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:103:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:48:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.223 ; gain = 51.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.584 seconds; current allocated memory: 97.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 97.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 98.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 98.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 99.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 100.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 100.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 103.004 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 158.824 ; gain = 73.359
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.112 seconds; peak allocated memory: 103.004 MB.
==============================================================
File generated on Fri Mar 29 16:51:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.395 ; gain = 17.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.395 ; gain = 17.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.145 ; gain = 19.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.469 ; gain = 19.457
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:93) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:71)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.004 ; gain = 39.992
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:105:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:48:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.594 ; gain = 52.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.574 seconds; current allocated memory: 97.550 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 97.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 98.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 98.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 99.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 100.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 100.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 103.006 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 159.273 ; gain = 74.262
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.088 seconds; peak allocated memory: 103.006 MB.
==============================================================
File generated on Fri Mar 29 16:51:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.422 ; gain = 16.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.422 ; gain = 16.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.363 ; gain = 18.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.617 ; gain = 18.844
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:93) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:71)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.586 ; gain = 39.812
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:105:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:48:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.312 ; gain = 51.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.743 seconds; current allocated memory: 97.550 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 97.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 98.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 98.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 99.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 100.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 100.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 103.006 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 159.145 ; gain = 73.371
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.327 seconds; peak allocated memory: 103.006 MB.
==============================================================
File generated on Fri Mar 29 16:55:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.730 ; gain = 17.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.730 ; gain = 17.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.699 ; gain = 18.180
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] current_conv/current_conv.cpp:66: unsupported memory access on variable 'feature_buffer' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Fri Mar 29 16:56:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.711 ; gain = 17.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.711 ; gain = 17.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.859 ; gain = 18.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.117 ; gain = 18.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.324 ; gain = 39.746
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:70:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.324 ; gain = 39.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.655 seconds; current allocated memory: 76.805 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 77.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 78.102 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.656 ; gain = 42.078
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.251 seconds; peak allocated memory: 78.102 MB.
==============================================================
File generated on Fri Mar 29 16:58:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.402 ; gain = 17.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.402 ; gain = 17.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.887 ; gain = 19.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.145 ; gain = 19.312
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.703 ; gain = 39.871
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.062 ; gain = 40.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.861 seconds; current allocated memory: 77.249 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 77.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 79.544 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 131.273 ; gain = 46.441
INFO: [SYSC 207-301] Generating SystemC RTL for load.
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [HLS 200-112] Total elapsed time: 5.828 seconds; peak allocated memory: 79.544 MB.
==============================================================
File generated on Fri Mar 29 17:00:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.285 ; gain = 16.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.285 ; gain = 16.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.125 ; gain = 18.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.379 ; gain = 18.918
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.746 ; gain = 39.285
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:31:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:28:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:56:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.039 ; gain = 39.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 77.627 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 78.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 80.455 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.965 ; gain = 48.504
INFO: [SYSC 207-301] Generating SystemC RTL for load.
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [HLS 200-112] Total elapsed time: 6.046 seconds; peak allocated memory: 80.455 MB.
==============================================================
File generated on Fri Mar 29 17:00:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.562 ; gain = 16.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.562 ; gain = 16.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.070 ; gain = 18.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.070 ; gain = 18.402
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.129 ; gain = 38.461
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:31:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:28:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.332 ; gain = 38.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.422 seconds; current allocated memory: 77.605 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 78.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 80.441 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.789 ; gain = 48.121
INFO: [SYSC 207-301] Generating SystemC RTL for load.
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [HLS 200-112] Total elapsed time: 5.566 seconds; peak allocated memory: 80.441 MB.
==============================================================
File generated on Fri Mar 29 17:01:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.293 ; gain = 17.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.293 ; gain = 17.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.008 ; gain = 19.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.266 ; gain = 19.477
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.500 ; gain = 39.711
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:31:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:28:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:57:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.402 ; gain = 40.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.417 seconds; current allocated memory: 77.605 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 78.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 80.426 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 134.109 ; gain = 49.320
INFO: [SYSC 207-301] Generating SystemC RTL for load.
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [HLS 200-112] Total elapsed time: 5.581 seconds; peak allocated memory: 80.426 MB.
==============================================================
File generated on Fri Mar 29 17:01:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.656 ; gain = 17.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.656 ; gain = 17.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.258 ; gain = 19.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.770 ; gain = 20.102
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:86)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.227 ; gain = 40.559
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:31:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:28:19) in function 'load'.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'feature_buffer' (current_conv/current_conv.cpp:99) is incompatible with the mode 'm_axi' on the formal argument 'feature_buffer' (current_conv/current_conv.cpp:62) for function 'multiply' (current_conv/current_conv.cpp:62). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'weight_buffer' (current_conv/current_conv.cpp:100) is incompatible with the mode 'm_axi' on the formal argument 'weight_buffer' (current_conv/current_conv.cpp:62) for function 'multiply' (current_conv/current_conv.cpp:62). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'feature_buffer' (current_conv/current_conv.cpp:99) is incompatible with the mode 'm_axi' on the formal argument 'feature_buffer' (current_conv/current_conv.cpp:19) for function 'load' (current_conv/current_conv.cpp:19). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'weight_buffer' (current_conv/current_conv.cpp:100) is incompatible with the mode 'm_axi' on the formal argument 'weight_buffer' (current_conv/current_conv.cpp:19) for function 'load' (current_conv/current_conv.cpp:19). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Fri Mar 29 17:02:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.461 ; gain = 17.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.461 ; gain = 17.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.156 ; gain = 19.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.410 ; gain = 19.324
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:81)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.027 ; gain = 39.941
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:114:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.719 ; gain = 52.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.758 seconds; current allocated memory: 97.778 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 98.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 98.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 99.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 99.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 101.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 101.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 104.157 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 160.605 ; gain = 75.520
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.464 seconds; peak allocated memory: 104.157 MB.
==============================================================
File generated on Sat Mar 30 15:47:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.570 ; gain = 17.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.570 ; gain = 17.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.301 ; gain = 18.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.809 ; gain = 19.301
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:81)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 125.035 ; gain = 39.527
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:114:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 137.832 ; gain = 52.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.978 seconds; current allocated memory: 97.850 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 98.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 98.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 98.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 99.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 99.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 101.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 101.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 104.172 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 161.109 ; gain = 75.602
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 11.769 seconds; peak allocated memory: 104.172 MB.
==============================================================
File generated on Sat Mar 30 15:49:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.453 ; gain = 16.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.453 ; gain = 16.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.988 ; gain = 18.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.242 ; gain = 18.746
INFO: [XFORM 203-11] Balancing expressions in function 'load' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.555 ; gain = 39.059
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.164 ; gain = 39.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.651 seconds; current allocated memory: 77.651 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 78.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 80.472 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.719 ; gain = 48.223
INFO: [SYSC 207-301] Generating SystemC RTL for load.
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [HLS 200-112] Total elapsed time: 5.825 seconds; peak allocated memory: 80.472 MB.
==============================================================
File generated on Sat Mar 30 15:53:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:54:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:55:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:55:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:56:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:57:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 15:59:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:01:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:01:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:01:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:28:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:28:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:28:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:29:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'weight': F:\Desktop\HLS_study\prj\current_conv\current_conv.cpp:17
ERROR: [HLS 214-124] use of undeclared identifier 'weight_buffer': F:\Desktop\HLS_study\prj\current_conv\current_conv.cpp:19
==============================================================
File generated on Sat Mar 30 16:29:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.453 ; gain = 17.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.453 ; gain = 17.320
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'load' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Mar 30 16:29:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.750 ; gain = 17.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.750 ; gain = 17.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.027 ; gain = 19.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.281 ; gain = 19.270
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.254 ; gain = 40.242
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load_feature'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.746 ; gain = 40.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_feature' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.453 seconds; current allocated memory: 77.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 77.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_feature' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 79.286 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 131.059 ; gain = 46.047
INFO: [SYSC 207-301] Generating SystemC RTL for load_feature.
INFO: [VHDL 208-304] Generating VHDL RTL for load_feature.
INFO: [VLOG 209-307] Generating Verilog RTL for load_feature.
INFO: [HLS 200-112] Total elapsed time: 5.326 seconds; peak allocated memory: 79.286 MB.
==============================================================
File generated on Sat Mar 30 16:30:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.844 ; gain = 18.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.098 ; gain = 18.738
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.578 ; gain = 40.219
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:64:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:64:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.578 ; gain = 40.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.32 seconds; current allocated memory: 76.297 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.013 seconds; current allocated memory: 76.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 77.211 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.223 ; gain = 40.863
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 4.817 seconds; peak allocated memory: 77.211 MB.
==============================================================
File generated on Sat Mar 30 16:32:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.438 ; gain = 17.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.438 ; gain = 17.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.711 ; gain = 18.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.965 ; gain = 18.820
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.961 ; gain = 39.816
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:65:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:65:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.961 ; gain = 39.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 76.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.013 seconds; current allocated memory: 76.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 77.195 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.840 ; gain = 40.695
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 4.714 seconds; peak allocated memory: 77.195 MB.
==============================================================
File generated on Sat Mar 30 16:33:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.340 ; gain = 16.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.340 ; gain = 16.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.770 ; gain = 18.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.023 ; gain = 18.535
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.684 ; gain = 40.195
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.684 ; gain = 40.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.538 seconds; current allocated memory: 76.255 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.015 seconds; current allocated memory: 76.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 77.200 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.684 ; gain = 40.195
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 5.068 seconds; peak allocated memory: 77.200 MB.
==============================================================
File generated on Sat Mar 30 16:33:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.520 ; gain = 17.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.520 ; gain = 17.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.688 ; gain = 18.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.945 ; gain = 18.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.055 ; gain = 39.625
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:67:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.055 ; gain = 39.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.594 seconds; current allocated memory: 76.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 76.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 77.343 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.324 ; gain = 40.895
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 5.151 seconds; peak allocated memory: 77.343 MB.
==============================================================
File generated on Sat Mar 30 16:34:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:34:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.414 ; gain = 17.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.414 ; gain = 17.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.309 ; gain = 19.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.562 ; gain = 19.500
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:97)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.723 ; gain = 39.660
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:130:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.312 ; gain = 62.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.877 seconds; current allocated memory: 107.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 107.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 108.392 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 109.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 110.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 111.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 111.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 114.089 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.387 ; gain = 86.324
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.754 seconds; peak allocated memory: 114.089 MB.
==============================================================
File generated on Sat Mar 30 16:35:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.473 ; gain = 17.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.473 ; gain = 17.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.816 ; gain = 18.418
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] current_conv/current_conv.cpp:89: unsupported memory access on variable 'feature_buffer' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Mar 30 16:35:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.562 ; gain = 17.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.562 ; gain = 17.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.957 ; gain = 18.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.957 ; gain = 18.555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.531 ; gain = 40.129
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:89:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.531 ; gain = 40.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.638 seconds; current allocated memory: 76.791 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 77.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 78.119 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 128.066 ; gain = 42.664
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.235 seconds; peak allocated memory: 78.119 MB.
==============================================================
File generated on Sat Mar 30 16:37:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 17.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 17.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.953 ; gain = 18.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.207 ; gain = 19.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 126.066 ; gain = 41.016
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:89:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.066 ; gain = 41.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.632 seconds; current allocated memory: 77.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 78.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 81.215 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.238 ; gain = 48.188
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.698 seconds; peak allocated memory: 81.215 MB.
==============================================================
File generated on Sat Mar 30 16:38:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.410 ; gain = 17.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.410 ; gain = 17.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.188 ; gain = 19.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.699 ; gain = 19.703
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.488 ; gain = 40.492
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'feature_buffer' (current_conv/current_conv.cpp:112) is incompatible with the mode 'm_axi' on the formal argument 'feature_buffer' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'weight_buffer' (current_conv/current_conv.cpp:113) is incompatible with the mode 'm_axi' on the formal argument 'weight_buffer' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Sat Mar 30 16:38:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.359 ; gain = 17.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.359 ; gain = 17.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.262 ; gain = 19.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.773 ; gain = 19.707
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.090 ; gain = 40.023
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:132:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.410 ; gain = 62.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.668 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.410 ; gain = 87.344
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.674 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sat Mar 30 16:39:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.398 ; gain = 17.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.398 ; gain = 17.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.172 ; gain = 19.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.684 ; gain = 19.906
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.137 ; gain = 40.359
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.219 ; gain = 62.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.81 seconds; current allocated memory: 107.584 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 108.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 108.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 109.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 110.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 111.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 111.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 112.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 115.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.629 ; gain = 87.852
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.999 seconds; peak allocated memory: 115.015 MB.
==============================================================
File generated on Sat Mar 30 16:39:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.312 ; gain = 17.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.312 ; gain = 17.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.270 ; gain = 19.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.527 ; gain = 19.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.227 ; gain = 40.094
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.332 ; gain = 62.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.848 seconds; current allocated memory: 107.584 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 107.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 108.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 108.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 109.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 110.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 111.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 111.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 112.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 115.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.973 ; gain = 87.840
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.131 seconds; peak allocated memory: 115.015 MB.
==============================================================
File generated on Sat Mar 30 16:40:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.500 ; gain = 16.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.500 ; gain = 16.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.398 ; gain = 18.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.652 ; gain = 19.148
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.656 ; gain = 39.152
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.242 ; gain = 61.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.761 seconds; current allocated memory: 107.522 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 107.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 108.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 108.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 108.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 109.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 109.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 110.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 111.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 111.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 114.473 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.883 ; gain = 86.379
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.801 seconds; peak allocated memory: 114.473 MB.
==============================================================
File generated on Sat Mar 30 16:40:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 16.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 16.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.328 ; gain = 18.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.582 ; gain = 19.180
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.879 ; gain = 40.477
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.508 ; gain = 62.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.725 seconds; current allocated memory: 107.522 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 107.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 108.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 108.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 109.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 109.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 110.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 111.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 111.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 114.473 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.383 ; gain = 86.980
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.817 seconds; peak allocated memory: 114.473 MB.
==============================================================
File generated on Sat Mar 30 16:41:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.488 ; gain = 17.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.488 ; gain = 17.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.121 ; gain = 18.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.379 ; gain = 19.086
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.188 ; gain = 39.895
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.609 ; gain = 62.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.752 seconds; current allocated memory: 107.521 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 107.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 108.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 108.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 109.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 109.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 110.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 111.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 111.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 114.472 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.617 ; gain = 87.324
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.879 seconds; peak allocated memory: 114.472 MB.
==============================================================
File generated on Sat Mar 30 16:41:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.582 ; gain = 17.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.582 ; gain = 17.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.238 ; gain = 19.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.750 ; gain = 19.816
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.496 ; gain = 40.562
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.742 ; gain = 62.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.783 seconds; current allocated memory: 107.584 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 107.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 108.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 108.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 109.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 110.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 111.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 111.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 112.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 115.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 173.102 ; gain = 88.168
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.034 seconds; peak allocated memory: 115.015 MB.
==============================================================
File generated on Sat Mar 30 16:41:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 16.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 16.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.262 ; gain = 18.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.516 ; gain = 18.965
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_feature' (current_conv/current_conv.cpp:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_weight' (current_conv/current_conv.cpp:56).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:79) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:82) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:85) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:22) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:25) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:28) in function 'load_feature': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:61) in function 'load_weight': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.164 ; gain = 39.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (current_conv/current_conv.cpp:118:44) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (current_conv/current_conv.cpp:115:54) in function 'conv'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.562 ; gain = 62.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.857 seconds; current allocated memory: 107.584 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 107.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 108.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 108.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'load_feature' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 109.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 110.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 111.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 111.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 112.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 115.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 173.492 ; gain = 87.941
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.09 seconds; peak allocated memory: 115.015 MB.
==============================================================
File generated on Sat Mar 30 16:42:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.500 ; gain = 17.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.500 ; gain = 17.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.113 ; gain = 19.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.621 ; gain = 19.914
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.074 ; gain = 40.367
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:132:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.430 ; gain = 62.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.623 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.918 ; gain = 88.211
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.648 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sat Mar 30 16:43:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.422 ; gain = 17.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.422 ; gain = 17.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.336 ; gain = 18.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.594 ; gain = 19.230
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.172 ; gain = 39.809
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:132:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.391 ; gain = 62.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.191 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.926 ; gain = 87.562
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.365 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sat Mar 30 16:44:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.449 ; gain = 16.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.449 ; gain = 16.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.363 ; gain = 18.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.617 ; gain = 18.887
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.078 ; gain = 39.348
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:132:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.352 ; gain = 61.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.582 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 173.145 ; gain = 87.414
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.566 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sat Mar 30 16:46:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.441 ; gain = 17.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.441 ; gain = 17.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.254 ; gain = 18.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.543 ; gain = 19.211
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:99)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.684 ; gain = 40.352
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:132:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.215 ; gain = 61.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.608 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.449 ; gain = 87.117
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.586 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sat Mar 30 16:50:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:51:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:51:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:52:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Mar 30 16:52:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 13:57:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.598 ; gain = 16.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.598 ; gain = 16.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.945 ; gain = 18.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.199 ; gain = 18.523
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 125.520 ; gain = 39.844
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:89:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 125.520 ; gain = 39.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.07 seconds; current allocated memory: 77.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 78.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 81.231 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 133.605 ; gain = 47.930
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 11.134 seconds; peak allocated memory: 81.231 MB.
==============================================================
File generated on Sun Mar 31 14:00:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.672 ; gain = 17.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.672 ; gain = 17.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.766 ; gain = 18.863
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.020 ; gain = 19.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.074 ; gain = 40.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.074 ; gain = 40.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.267 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.074 ; gain = 40.172
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.084 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:01:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.441 ; gain = 17.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.441 ; gain = 17.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.855 ; gain = 19.141
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.109 ; gain = 19.395
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.949 ; gain = 40.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.949 ; gain = 40.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.229 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.949 ; gain = 40.234
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.873 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:02:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 17.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 17.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.902 ; gain = 18.582
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.160 ; gain = 18.840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.000 ; gain = 39.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.000 ; gain = 39.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.271 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.000 ; gain = 39.680
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.872 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:03:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 17.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.469 ; gain = 17.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.605 ; gain = 18.637
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.859 ; gain = 18.891
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.930 ; gain = 39.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.930 ; gain = 39.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.281 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.930 ; gain = 39.961
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.92 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:04:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.227 ; gain = 16.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.227 ; gain = 16.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.941 ; gain = 18.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.941 ; gain = 18.629
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.934 ; gain = 40.621
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:83:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:80:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.934 ; gain = 40.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.316 seconds; current allocated memory: 77.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 78.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 81.215 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 133.527 ; gain = 48.215
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.346 seconds; peak allocated memory: 81.215 MB.
==============================================================
File generated on Sun Mar 31 14:04:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:05:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Mar 31 14:05:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.707 ; gain = 17.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.707 ; gain = 17.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.848 ; gain = 18.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.102 ; gain = 18.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.223 ; gain = 39.938
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.223 ; gain = 39.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.329 seconds; current allocated memory: 76.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 76.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 77.358 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.484 ; gain = 41.199
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 4.873 seconds; peak allocated memory: 77.358 MB.
==============================================================
File generated on Sun Mar 31 14:05:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.504 ; gain = 17.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.504 ; gain = 17.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.465 ; gain = 18.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.727 ; gain = 18.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.562 ; gain = 40.211
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:66:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.562 ; gain = 40.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_weight' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.162 seconds; current allocated memory: 76.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 76.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_weight/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_weight' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 77.343 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.664 ; gain = 41.312
INFO: [SYSC 207-301] Generating SystemC RTL for load_weight.
INFO: [VHDL 208-304] Generating VHDL RTL for load_weight.
INFO: [VLOG 209-307] Generating Verilog RTL for load_weight.
INFO: [HLS 200-112] Total elapsed time: 4.689 seconds; peak allocated memory: 77.343 MB.
==============================================================
File generated on Sun Mar 31 14:06:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.824 ; gain = 17.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.824 ; gain = 17.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.066 ; gain = 18.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.066 ; gain = 18.566
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.750 ; gain = 39.250
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.938 ; gain = 39.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_feature' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.374 seconds; current allocated memory: 77.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 77.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_feature/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_feature' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 79.302 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 131.355 ; gain = 45.855
INFO: [SYSC 207-301] Generating SystemC RTL for load_feature.
INFO: [VHDL 208-304] Generating VHDL RTL for load_feature.
INFO: [VLOG 209-307] Generating Verilog RTL for load_feature.
INFO: [HLS 200-112] Total elapsed time: 5.237 seconds; peak allocated memory: 79.302 MB.
==============================================================
File generated on Sun Mar 31 14:11:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 16.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 16.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.109 ; gain = 18.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.617 ; gain = 19.145
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.020 ; gain = 39.547
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:83:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:80:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'feature_buffer' (current_conv/current_conv.cpp:115) is incompatible with the mode 'm_axi' on the formal argument 'feature_buffer' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'weight_buffer' (current_conv/current_conv.cpp:116) is incompatible with the mode 'm_axi' on the formal argument 'weight_buffer' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'weight_buffer' (current_conv/current_conv.cpp:116) is incompatible with the mode 'm_axi' on the formal argument 'weight_buffer' (current_conv/current_conv.cpp:56) for function 'load_weight' (current_conv/current_conv.cpp:56). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'feature_buffer' (current_conv/current_conv.cpp:115) is incompatible with the mode 'm_axi' on the formal argument 'feature_buffer' (current_conv/current_conv.cpp:14) for function 'load_feature' (current_conv/current_conv.cpp:14). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Sun Mar 31 14:11:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 17.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.383 ; gain = 17.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.832 ; gain = 18.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.086 ; gain = 18.707
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.918 ; gain = 40.539
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:83:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:80:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.918 ; gain = 40.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.556 seconds; current allocated memory: 77.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 78.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 81.231 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.289 ; gain = 47.910
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.643 seconds; peak allocated memory: 81.231 MB.
==============================================================
File generated on Sun Mar 31 14:12:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
WARNING: [HLS 200-40] In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:98:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.457 ; gain = 17.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.457 ; gain = 17.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.961 ; gain = 19.062
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-78] Function 'multiply' (current_conv/current_conv.cpp:72) has undefined return value (possible cause(s): an uninitialized variable is used in the computation of return result).
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.219 ; gain = 19.320
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.621 ; gain = 40.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.621 ; gain = 40.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.449 seconds; current allocated memory: 75.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.007 seconds; current allocated memory: 75.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 75.700 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.621 ; gain = 40.723
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.059 seconds; peak allocated memory: 75.700 MB.
==============================================================
File generated on Sun Mar 31 14:14:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from current_conv/current_conv.cpp:1:
current_conv/current_conv.cpp:133:34: error: no matching function for call to 'multiply'
                data_t conv_sum =multiply(feature_buffer, weight_buffer, chin, kx, ky);
                                 ^~~~~~~~
current_conv/current_conv.cpp:72:6: note: candidate function not viable: requires 6 arguments, but 5 were provided
void multiply(data_t feature_buffer[], data_t weight_buffer[], int chin, int kx, int ky,data_t result)
     ^
1 error generated.
==============================================================
File generated on Sun Mar 31 14:15:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.859 ; gain = 18.945
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.117 ; gain = 19.203
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.734 ; gain = 39.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.734 ; gain = 39.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.354 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.734 ; gain = 39.820
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.965 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:16:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.375 ; gain = 17.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.375 ; gain = 17.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.961 ; gain = 19.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.961 ; gain = 19.113
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.059 ; gain = 40.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.059 ; gain = 40.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.329 seconds; current allocated memory: 75.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 75.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 75.704 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.059 ; gain = 40.211
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.998 seconds; peak allocated memory: 75.704 MB.
==============================================================
File generated on Sun Mar 31 14:18:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.410 ; gain = 17.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.410 ; gain = 17.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.883 ; gain = 19.082
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.141 ; gain = 19.340
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.668 ; gain = 39.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.668 ; gain = 39.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.496 seconds; current allocated memory: 75.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 75.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'result' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 75.812 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.668 ; gain = 39.867
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.208 seconds; peak allocated memory: 75.812 MB.
==============================================================
File generated on Sun Mar 31 14:19:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.906 ; gain = 18.680
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.906 ; gain = 18.680
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.742 ; gain = 40.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.742 ; gain = 40.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.397 seconds; current allocated memory: 75.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.008 seconds; current allocated memory: 75.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'result' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/chin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/kx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/ky' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 75.812 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.742 ; gain = 40.516
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.078 seconds; peak allocated memory: 75.812 MB.
==============================================================
File generated on Sun Mar 31 14:19:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.535 ; gain = 17.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.535 ; gain = 17.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.969 ; gain = 18.578
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'multiply' (current_conv/current_conv.cpp:72) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.223 ; gain = 18.832
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.195 ; gain = 39.805
ERROR: [XFORM 203-801] Cannot specify interface mode m_axi on a scalar argument 'result' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72).
ERROR: [XFORM 203-801] Cannot specify interface mode 'm_axi' on a non-pointer argument 'result' (current_conv/current_conv.cpp:72) for function 'multiply' (current_conv/current_conv.cpp:72). Please use a pointer (or reference) instead.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Sun Mar 31 14:20:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:22:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:23:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.883 ; gain = 18.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.883 ; gain = 18.945
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.570 ; gain = 40.633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:83:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:80:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.570 ; gain = 40.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.589 seconds; current allocated memory: 77.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 78.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 81.227 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.445 ; gain = 48.508
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.643 seconds; peak allocated memory: 81.227 MB.
==============================================================
File generated on Sun Mar 31 14:23:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:23:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.746 ; gain = 19.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.000 ; gain = 19.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.871 ; gain = 40.277
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:83:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:80:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.871 ; gain = 40.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 77.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 78.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 81.200 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.805 ; gain = 49.211
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.903 seconds; peak allocated memory: 81.200 MB.
==============================================================
File generated on Sun Mar 31 14:25:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.340 ; gain = 17.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.340 ; gain = 17.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.828 ; gain = 18.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.082 ; gain = 18.855
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.773 ; gain = 40.547
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.773 ; gain = 40.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.582 seconds; current allocated memory: 76.760 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 77.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 78.104 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 127.633 ; gain = 42.406
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.213 seconds; peak allocated memory: 78.104 MB.
==============================================================
File generated on Sun Mar 31 14:25:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.777 ; gain = 18.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.031 ; gain = 18.695
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:80) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:83) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:86) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.438 ; gain = 40.102
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.438 ; gain = 40.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.327 seconds; current allocated memory: 76.777 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 77.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 78.125 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 128.082 ; gain = 42.746
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.943 seconds; peak allocated memory: 78.125 MB.
==============================================================
File generated on Sun Mar 31 14:26:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.457 ; gain = 16.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.457 ; gain = 16.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.773 ; gain = 18.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.031 ; gain = 18.426
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply' (current_conv/current_conv.cpp:72).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (current_conv/current_conv.cpp:80) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (current_conv/current_conv.cpp:83) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (current_conv/current_conv.cpp:86) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.977 ; gain = 40.371
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:90:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.977 ; gain = 40.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.484 seconds; current allocated memory: 76.777 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 77.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 78.125 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 128.227 ; gain = 42.621
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.144 seconds; peak allocated memory: 78.125 MB.
==============================================================
File generated on Sun Mar 31 14:27:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 16.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 16.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.859 ; gain = 18.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.863 ; gain = 18.496
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.668 ; gain = 40.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.668 ; gain = 40.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.257 seconds; current allocated memory: 75.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.012 seconds; current allocated memory: 75.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_feature_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_feature_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiply/m_axi_weight_buffer_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply/m_axi_weight_buffer_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 76.102 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.668 ; gain = 40.301
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 4.913 seconds; peak allocated memory: 76.102 MB.
==============================================================
File generated on Sun Mar 31 14:38:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.375 ; gain = 17.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.602 ; gain = 17.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.984 ; gain = 19.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.238 ; gain = 19.379
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.480 ; gain = 40.621
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:89:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.480 ; gain = 40.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.653 seconds; current allocated memory: 76.760 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 77.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 78.104 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 127.781 ; gain = 42.922
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.293 seconds; peak allocated memory: 78.104 MB.
==============================================================
File generated on Sun Mar 31 14:38:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.613 ; gain = 17.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.613 ; gain = 17.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.691 ; gain = 18.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.945 ; gain = 18.445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.426 ; gain = 39.926
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:82:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:79:19) in function 'multiply'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight_buffer' (current_conv/current_conv.cpp:89:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.426 ; gain = 39.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 109.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.541 seconds; current allocated memory: 77.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 78.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/feature_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_urem_96ns_32ns_96_100_1' to 'multiply_urem_96nbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'multiply' is 6380 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'multiply_urem_96nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 81.200 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'multiply_urem_96nbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 133.840 ; gain = 48.340
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 5.635 seconds; peak allocated memory: 81.200 MB.
==============================================================
File generated on Sun Mar 31 14:39:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:39:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 16.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 16.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.266 ; gain = 18.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.523 ; gain = 19.082
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.191 ; gain = 39.750
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:136:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.125 ; gain = 61.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.757 seconds; current allocated memory: 107.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 107.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 108.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 108.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 109.185 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 109.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 110.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 111.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 114.735 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.500 ; gain = 87.059
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.788 seconds; peak allocated memory: 114.735 MB.
==============================================================
File generated on Sun Mar 31 14:41:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:42:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 31 14:42:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.387 ; gain = 16.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.387 ; gain = 16.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.273 ; gain = 18.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.527 ; gain = 18.805
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.227 ; gain = 39.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.430 ; gain = 61.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.777 ; gain = 87.055
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.773 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sun Mar 31 14:44:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.203 ; gain = 17.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.203 ; gain = 17.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.094 ; gain = 19.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.645 ; gain = 19.965
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.141 ; gain = 40.461
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.336 ; gain = 62.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 107.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 108.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 108.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 109.176 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 109.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 110.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 111.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 112.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 114.741 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.594 ; gain = 87.914
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.698 seconds; peak allocated memory: 114.741 MB.
==============================================================
File generated on Sun Mar 31 14:45:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 16.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 16.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.223 ; gain = 18.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.480 ; gain = 18.898
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.008 ; gain = 39.426
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.223 ; gain = 61.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.649 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 111.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.809 ; gain = 87.227
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.662 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Sun Mar 31 14:45:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.555 ; gain = 17.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.090 ; gain = 18.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.344 ; gain = 19.016
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.863 ; gain = 39.535
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.324 ; gain = 61.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.667 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 111.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 114.749 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.676 ; gain = 87.348
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.687 seconds; peak allocated memory: 114.749 MB.
==============================================================
File generated on Sun Mar 31 14:59:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.371 ; gain = 17.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.598 ; gain = 17.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.094 ; gain = 18.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.602 ; gain = 19.285
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.230 ; gain = 39.914
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.211 ; gain = 61.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.643 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 108.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 109.184 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 110.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 111.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 114.749 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.395 ; gain = 87.078
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.676 seconds; peak allocated memory: 114.749 MB.
==============================================================
File generated on Sun Mar 31 15:00:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 01 17:14:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.359 ; gain = 17.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.359 ; gain = 17.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.234 ; gain = 18.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 104.492 ; gain = 19.238
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 125.512 ; gain = 40.258
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:135:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 147.328 ; gain = 62.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.587 seconds; current allocated memory: 107.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 107.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 108.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 108.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 109.169 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 109.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 110.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 111.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 112.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 114.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 172.324 ; gain = 87.070
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 12.77 seconds; peak allocated memory: 114.734 MB.
==============================================================
File generated on Mon Apr 01 17:14:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 01 17:15:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Apr 01 20:38:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.332 ; gain = 17.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.332 ; gain = 17.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.297 ; gain = 19.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.871 ; gain = 20.062
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 125.262 ; gain = 40.453
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:145:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 147.633 ; gain = 62.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.052 seconds; current allocated memory: 107.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 108.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 108.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 108.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 108.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 109.325 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 109.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 111.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 112.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'ky', 'hin', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 115.011 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 174.199 ; gain = 89.391
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 12.267 seconds; peak allocated memory: 115.011 MB.
==============================================================
File generated on Mon Apr 01 20:38:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Apr 02 15:06:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 15:38:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=99999999999 port=&weight offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=99999999999 port=&weight offset=slave' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=99999999999 port=&feature_in offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=99999999999 port=&feature_in offset=slave' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=99999999999 port=&bias offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=99999999999 port=&bias offset=slave' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=99999999999 port=&feature_out offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=99999999999 port=&feature_out offset=slave' is not a valid pragma.
==============================================================
File generated on Tue Apr 02 15:38:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.180 ; gain = 16.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.180 ; gain = 16.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.215 ; gain = 18.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.469 ; gain = 18.828
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.254 ; gain = 39.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.852 ; gain = 62.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.338 seconds; current allocated memory: 107.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 108.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 108.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 108.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 109.507 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 110.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 111.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 114.653 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.129 ; gain = 86.488
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.289 seconds; peak allocated memory: 114.653 MB.
==============================================================
File generated on Tue Apr 02 15:39:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.293 ; gain = 16.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.293 ; gain = 16.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.289 ; gain = 18.949
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] current_conv/current_conv.cpp:35: unsupported memory access on variable 'feature_in' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 02 15:39:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.559 ; gain = 17.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.559 ; gain = 17.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.191 ; gain = 18.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.574 ; gain = 19.148
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.301 ; gain = 39.875
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:145:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 147.664 ; gain = 62.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.013 seconds; current allocated memory: 107.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 108.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 109.324 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 109.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 111.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 111.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 112.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'ky', 'hin', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 115.010 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 174.020 ; gain = 88.594
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.1 seconds; peak allocated memory: 115.010 MB.
==============================================================
File generated on Tue Apr 02 15:40:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 17.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.363 ; gain = 17.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.348 ; gain = 19.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.605 ; gain = 19.773
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (current_conv/current_conv.cpp:134) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.082 ; gain = 40.250
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'feature_out' (current_conv/current_conv.cpp:145:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.723 ; gain = 62.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 107.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 108.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 108.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 109.326 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 109.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 111.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 111.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 112.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'ky', 'hin', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 115.012 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 174.055 ; gain = 89.223
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.22 seconds; peak allocated memory: 115.012 MB.
==============================================================
File generated on Tue Apr 02 15:41:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.336 ; gain = 16.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.336 ; gain = 16.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.230 ; gain = 18.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.742 ; gain = 19.082
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.840 ; gain = 39.180
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (current_conv/current_conv.cpp:147:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 148.000 ; gain = 62.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.864 seconds; current allocated memory: 107.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 108.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 108.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 108.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 109.381 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 110.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 111.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 111.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 112.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 115.143 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 174.344 ; gain = 88.684
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.041 seconds; peak allocated memory: 115.143 MB.
==============================================================
File generated on Tue Apr 02 15:42:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.328 ; gain = 16.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.328 ; gain = 16.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.242 ; gain = 18.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.754 ; gain = 19.277
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.133 ; gain = 39.656
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.898 ; gain = 62.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.711 seconds; current allocated memory: 107.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 108.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 109.545 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 110.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 111.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 112.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 112.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 114.673 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.578 ; gain = 87.102
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.523 seconds; peak allocated memory: 114.673 MB.
==============================================================
File generated on Tue Apr 02 15:42:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.559 ; gain = 17.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.559 ; gain = 17.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.273 ; gain = 18.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.531 ; gain = 19.176
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chout' (current_conv/current_conv.cpp:137) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.562 ; gain = 40.207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 147.898 ; gain = 62.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.03 seconds; current allocated memory: 107.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 108.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 108.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 108.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 108.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 109.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 109.547 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 110.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 111.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 112.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 112.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 114.675 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.781 ; gain = 86.426
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.15 seconds; peak allocated memory: 114.675 MB.
==============================================================
File generated on Tue Apr 02 15:43:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.344 ; gain = 17.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.344 ; gain = 17.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.301 ; gain = 19.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.559 ; gain = 19.574
INFO: [HLS 200-489] Unrolling loop 'loop_chout' (current_conv/current_conv.cpp:137) in function 'conv' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.473 ; gain = 40.488
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 149.969 ; gain = 64.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.494 seconds; current allocated memory: 109.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 110.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 110.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 110.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 110.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 111.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 112.259 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 114.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 115.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 116.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 116.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 120.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 182.449 ; gain = 97.465
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.876 seconds; peak allocated memory: 120.395 MB.
==============================================================
File generated on Tue Apr 02 15:43:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.703 ; gain = 17.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.703 ; gain = 17.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.211 ; gain = 18.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.465 ; gain = 19.191
INFO: [HLS 200-489] Unrolling loop 'loop_chout' (current_conv/current_conv.cpp:137) in function 'conv' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.707 ; gain = 40.434
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 150.418 ; gain = 65.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.299 seconds; current allocated memory: 109.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 110.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 110.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 110.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 110.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 111.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 112.259 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 114.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 115.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 116.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 116.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 120.394 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 182.281 ; gain = 97.008
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.743 seconds; peak allocated memory: 120.394 MB.
==============================================================
File generated on Tue Apr 02 15:44:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.371 ; gain = 17.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.371 ; gain = 17.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.188 ; gain = 19.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.441 ; gain = 19.719
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.797 ; gain = 40.074
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.809 ; gain = 63.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.828 seconds; current allocated memory: 107.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 108.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 109.523 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 110.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 111.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 114.653 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.957 ; gain = 87.234
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.609 seconds; peak allocated memory: 114.653 MB.
==============================================================
File generated on Tue Apr 02 15:46:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 15:46:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.398 ; gain = 16.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.398 ; gain = 16.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.180 ; gain = 18.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.742 ; gain = 19.316
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.965 ; gain = 39.539
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.641 ; gain = 62.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 107.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 108.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 108.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 109.523 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 110.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 111.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 114.653 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.797 ; gain = 86.371
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.843 seconds; peak allocated memory: 114.653 MB.
==============================================================
File generated on Tue Apr 02 15:47:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Apr 02 16:56:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 16:59:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 17:13:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 17:14:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 17:33:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 02 17:34:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:30:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:31:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 17.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 17.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.277 ; gain = 18.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.824 ; gain = 19.430
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.078 ; gain = 39.684
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.699 ; gain = 62.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.853 seconds; current allocated memory: 107.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 108.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 110.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 111.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 112.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 112.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 114.775 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.555 ; gain = 87.160
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.813 seconds; peak allocated memory: 114.775 MB.
==============================================================
File generated on Wed Apr 03 21:33:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:34:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:34:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:34:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:35:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.719 ; gain = 17.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.945 ; gain = 18.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.410 ; gain = 19.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.664 ; gain = 19.871
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.852 ; gain = 40.059
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 148.246 ; gain = 63.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.728 seconds; current allocated memory: 107.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 108.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 108.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 109.523 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 110.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 111.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 114.654 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.855 ; gain = 87.062
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.548 seconds; peak allocated memory: 114.654 MB.
==============================================================
File generated on Wed Apr 03 21:35:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.453 ; gain = 17.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.676 ; gain = 17.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.180 ; gain = 19.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.691 ; gain = 19.660
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.828 ; gain = 39.797
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.867 ; gain = 62.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.778 seconds; current allocated memory: 107.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 108.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 108.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 109.523 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 110.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 111.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 114.654 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.363 ; gain = 86.332
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.628 seconds; peak allocated memory: 114.654 MB.
==============================================================
File generated on Wed Apr 03 21:36:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.391 ; gain = 17.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.391 ; gain = 17.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.211 ; gain = 19.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.469 ; gain = 19.324
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.805 ; gain = 39.660
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.715 ; gain = 62.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.889 seconds; current allocated memory: 107.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 108.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 109.523 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 110.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 111.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 112.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 114.654 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32bkb_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.664 ; gain = 86.520
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.727 seconds; peak allocated memory: 114.654 MB.
==============================================================
File generated on Wed Apr 03 21:36:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.512 ; gain = 17.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.512 ; gain = 17.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.441 ; gain = 19.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.695 ; gain = 19.676
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.449 ; gain = 40.430
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 148.141 ; gain = 63.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.851 seconds; current allocated memory: 107.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 108.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 109.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 110.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 111.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 112.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 112.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 114.775 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.918 ; gain = 87.898
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.803 seconds; peak allocated memory: 114.775 MB.
==============================================================
File generated on Wed Apr 03 21:37:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:38:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 21:38:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.352 ; gain = 17.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.305 ; gain = 19.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.559 ; gain = 19.383
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 124.977 ; gain = 39.801
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.594 ; gain = 62.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.841 seconds; current allocated memory: 107.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 108.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 109.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 109.678 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 110.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 111.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 112.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 114.791 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.422 ; gain = 87.246
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.797 seconds; peak allocated memory: 114.791 MB.
==============================================================
File generated on Wed Apr 03 21:41:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sat Apr 06 20:35:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 20:36:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 20:38:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 20:40:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 20:40:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 20:41:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 12:38:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 12:39:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 12:39:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 17.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 17.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.355 ; gain = 18.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.871 ; gain = 19.492
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 125.176 ; gain = 39.797
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 147.379 ; gain = 62.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.276 seconds; current allocated memory: 107.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 109.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 110.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 111.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 112.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 114.791 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 171.598 ; gain = 86.219
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 10.228 seconds; peak allocated memory: 114.791 MB.
==============================================================
File generated on Sun Apr 07 12:40:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.633 ; gain = 17.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.633 ; gain = 17.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.168 ; gain = 19.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.676 ; gain = 19.754
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.469 ; gain = 40.547
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 148.375 ; gain = 63.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.693 seconds; current allocated memory: 107.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 109.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 110.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 111.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 112.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 114.775 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.902 ; gain = 87.980
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.576 seconds; peak allocated memory: 114.775 MB.
==============================================================
File generated on Sun Apr 07 12:40:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.344 ; gain = 19.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.605 ; gain = 19.707
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.340 ; gain = 40.441
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.973 ; gain = 63.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.682 seconds; current allocated memory: 107.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 108.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 110.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 111.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 112.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 114.791 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.582 ; gain = 87.684
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.527 seconds; peak allocated memory: 114.791 MB.
==============================================================
File generated on Sun Apr 07 12:41:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.430 ; gain = 16.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.430 ; gain = 16.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.223 ; gain = 18.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.605 ; gain = 19.129
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.301 ; gain = 39.824
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.855 ; gain = 62.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.681 seconds; current allocated memory: 107.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 108.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 108.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 109.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 110.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 111.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 112.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 114.791 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_weight_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 173.066 ; gain = 87.590
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.508 seconds; peak allocated memory: 114.791 MB.
==============================================================
File generated on Sun Apr 07 12:41:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Apr 07 13:10:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.570 ; gain = 17.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.570 ; gain = 17.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.227 ; gain = 18.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.738 ; gain = 19.484
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.520 ; gain = 39.266
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.801 ; gain = 62.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.756 seconds; current allocated memory: 107.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 108.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 108.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 108.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 109.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 110.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 111.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 112.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 112.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 114.770 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.457 ; gain = 87.203
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.623 seconds; peak allocated memory: 114.770 MB.
==============================================================
File generated on Sun Apr 07 13:11:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.590 ; gain = 17.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.590 ; gain = 17.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.309 ; gain = 19.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.816 ; gain = 19.902
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.355 ; gain = 40.441
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 147.453 ; gain = 62.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.834 seconds; current allocated memory: 107.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 108.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 108.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 108.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 108.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 109.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 110.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 111.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 112.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 112.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 114.770 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.629 ; gain = 87.715
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.928 seconds; peak allocated memory: 114.770 MB.
==============================================================
File generated on Sun Apr 07 13:15:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.738 ; gain = 18.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.738 ; gain = 18.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.145 ; gain = 19.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.398 ; gain = 19.660
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:102)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.539 ; gain = 40.801
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:84:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:81:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:25:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:22:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:68:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.402 ; gain = 62.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.86 seconds; current allocated memory: 107.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 108.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 108.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 108.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 108.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 109.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 110.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 111.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 112.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 112.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 114.770 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 171.977 ; gain = 87.238
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.832 seconds; peak allocated memory: 114.770 MB.
==============================================================
File generated on Sun Apr 07 13:15:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Apr 24 21:19:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:20:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:21:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:21:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:22:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:22:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:23:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:23:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:25:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:25:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:26:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:27:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.586 ; gain = 17.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.586 ; gain = 17.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.258 ; gain = 18.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.770 ; gain = 19.414
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:103)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 124.988 ; gain = 39.633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:85:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:82:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:69:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 147.586 ; gain = 62.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.665 seconds; current allocated memory: 107.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 108.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 108.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 109.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 109.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 109.750 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 110.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 111.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 112.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 112.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 114.896 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 172.531 ; gain = 87.176
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 10.799 seconds; peak allocated memory: 114.896 MB.
==============================================================
File generated on Wed Apr 24 21:42:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:43:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:45:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:45:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_conv/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.480 ; gain = 17.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.707 ; gain = 17.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.199 ; gain = 19.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.457 ; gain = 19.352
INFO: [XFORM 203-11] Balancing expressions in function 'load_feature' (current_conv/current_conv.cpp:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (current_conv/current_conv.cpp:105)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 124.832 ; gain = 39.727
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:87:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:84:19) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_conv/current_conv.cpp:26:16) in function 'load_feature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_conv/current_conv.cpp:23:19) in function 'load_feature'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weight' (current_conv/current_conv.cpp:71:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 147.559 ; gain = 62.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.755 seconds; current allocated memory: 107.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 108.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 108.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.026 seconds; current allocated memory: 108.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 109.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 109.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 109.751 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 110.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 111.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 112.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 113.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'chin', 'chout', 'kx', 'win', 'hin', 'stride', 'padding', 'feature_in', 'weight', 'feature_out' and 'bias' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 114.896 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv_feature_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 172.777 ; gain = 87.672
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.707 seconds; peak allocated memory: 114.896 MB.
==============================================================
File generated on Wed Apr 24 21:45:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
