                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.0.0 #11528 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _CLK_HSECmd
                                     14 	.globl _CLK_ClockSwitchConfig
                                     15 	.globl _CLK_GetClockFreq
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area DATA
                                     20 ;--------------------------------------------------------
                                     21 ; ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area INITIALIZED
                                     24 ;--------------------------------------------------------
                                     25 ; absolute external ram data
                                     26 ;--------------------------------------------------------
                                     27 	.area DABS (ABS)
                                     28 
                                     29 ; default segment ordering for linker
                                     30 	.area HOME
                                     31 	.area GSINIT
                                     32 	.area GSFINAL
                                     33 	.area CONST
                                     34 	.area INITIALIZER
                                     35 	.area CODE
                                     36 
                                     37 ;--------------------------------------------------------
                                     38 ; global & static initialisations
                                     39 ;--------------------------------------------------------
                                     40 	.area HOME
                                     41 	.area GSINIT
                                     42 	.area GSFINAL
                                     43 	.area GSINIT
                                     44 ;--------------------------------------------------------
                                     45 ; Home
                                     46 ;--------------------------------------------------------
                                     47 	.area HOME
                                     48 	.area HOME
                                     49 ;--------------------------------------------------------
                                     50 ; code
                                     51 ;--------------------------------------------------------
                                     52 	.area CODE
                           000000    53 	Sstm8s_clk$CLK_HSECmd$0 ==.
                                     54 ;	Source/Std_Lib/Src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                     55 ;	-----------------------------------------
                                     56 ;	 function CLK_HSECmd
                                     57 ;	-----------------------------------------
      000000                         58 _CLK_HSECmd:
                           000000    59 	Sstm8s_clk$CLK_HSECmd$1 ==.
                           000000    60 	Sstm8s_clk$CLK_HSECmd$2 ==.
                                     61 ;	Source/Std_Lib/Src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000000 C6 50 C1         [ 1]   62 	ld	a, 0x50c1
                           000003    63 	Sstm8s_clk$CLK_HSECmd$3 ==.
                                     64 ;	Source/Std_Lib/Src/stm8s_clk.c: 126: if (NewState != DISABLE)
      000003 0D 03            [ 1]   65 	tnz	(0x03, sp)
      000005 27 07            [ 1]   66 	jreq	00102$
                           000007    67 	Sstm8s_clk$CLK_HSECmd$4 ==.
                           000007    68 	Sstm8s_clk$CLK_HSECmd$5 ==.
                                     69 ;	Source/Std_Lib/Src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000007 AA 01            [ 1]   70 	or	a, #0x01
      000009 C7 50 C1         [ 1]   71 	ld	0x50c1, a
                           00000C    72 	Sstm8s_clk$CLK_HSECmd$6 ==.
      00000C 20 05            [ 2]   73 	jra	00104$
      00000E                         74 00102$:
                           00000E    75 	Sstm8s_clk$CLK_HSECmd$7 ==.
                           00000E    76 	Sstm8s_clk$CLK_HSECmd$8 ==.
                                     77 ;	Source/Std_Lib/Src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      00000E A4 FE            [ 1]   78 	and	a, #0xfe
      000010 C7 50 C1         [ 1]   79 	ld	0x50c1, a
                           000013    80 	Sstm8s_clk$CLK_HSECmd$9 ==.
      000013                         81 00104$:
                           000013    82 	Sstm8s_clk$CLK_HSECmd$10 ==.
                                     83 ;	Source/Std_Lib/Src/stm8s_clk.c: 136: }
                           000013    84 	Sstm8s_clk$CLK_HSECmd$11 ==.
                           000013    85 	XG$CLK_HSECmd$0$0 ==.
      000013 81               [ 4]   86 	ret
                           000014    87 	Sstm8s_clk$CLK_HSECmd$12 ==.
                           000014    88 	Sstm8s_clk$CLK_ClockSwitchConfig$13 ==.
                                     89 ;	Source/Std_Lib/Src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                     90 ;	-----------------------------------------
                                     91 ;	 function CLK_ClockSwitchConfig
                                     92 ;	-----------------------------------------
      000014                         93 _CLK_ClockSwitchConfig:
                           000014    94 	Sstm8s_clk$CLK_ClockSwitchConfig$14 ==.
                           000014    95 	Sstm8s_clk$CLK_ClockSwitchConfig$15 ==.
                                     96 ;	Source/Std_Lib/Src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
      000014 C6 50 C3         [ 1]   97 	ld	a, 0x50c3
      000017 90 97            [ 1]   98 	ld	yl, a
                           000019    99 	Sstm8s_clk$CLK_ClockSwitchConfig$16 ==.
                                    100 ;	Source/Std_Lib/Src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000019 C6 50 C5         [ 1]  101 	ld	a, 0x50c5
                           00001C   102 	Sstm8s_clk$CLK_ClockSwitchConfig$17 ==.
                                    103 ;	Source/Std_Lib/Src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
      00001C 88               [ 1]  104 	push	a
                           00001D   105 	Sstm8s_clk$CLK_ClockSwitchConfig$18 ==.
      00001D 7B 04            [ 1]  106 	ld	a, (0x04, sp)
      00001F 4A               [ 1]  107 	dec	a
      000020 84               [ 1]  108 	pop	a
                           000021   109 	Sstm8s_clk$CLK_ClockSwitchConfig$19 ==.
      000021 27 03            [ 1]  110 	jreq	00233$
      000023 CCr00r5F         [ 2]  111 	jp	00122$
      000026                        112 00233$:
                           000026   113 	Sstm8s_clk$CLK_ClockSwitchConfig$20 ==.
                           000026   114 	Sstm8s_clk$CLK_ClockSwitchConfig$21 ==.
                           000026   115 	Sstm8s_clk$CLK_ClockSwitchConfig$22 ==.
                                    116 ;	Source/Std_Lib/Src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000026 AA 02            [ 1]  117 	or	a, #0x02
      000028 C7 50 C5         [ 1]  118 	ld	0x50c5, a
                           00002B   119 	Sstm8s_clk$CLK_ClockSwitchConfig$23 ==.
      00002B C6 50 C5         [ 1]  120 	ld	a, 0x50c5
                           00002E   121 	Sstm8s_clk$CLK_ClockSwitchConfig$24 ==.
                                    122 ;	Source/Std_Lib/Src/stm8s_clk.c: 331: if (ITState != DISABLE)
      00002E 0D 05            [ 1]  123 	tnz	(0x05, sp)
      000030 27 07            [ 1]  124 	jreq	00102$
                           000032   125 	Sstm8s_clk$CLK_ClockSwitchConfig$25 ==.
                           000032   126 	Sstm8s_clk$CLK_ClockSwitchConfig$26 ==.
                                    127 ;	Source/Std_Lib/Src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
      000032 AA 04            [ 1]  128 	or	a, #0x04
      000034 C7 50 C5         [ 1]  129 	ld	0x50c5, a
                           000037   130 	Sstm8s_clk$CLK_ClockSwitchConfig$27 ==.
      000037 20 05            [ 2]  131 	jra	00103$
      000039                        132 00102$:
                           000039   133 	Sstm8s_clk$CLK_ClockSwitchConfig$28 ==.
                           000039   134 	Sstm8s_clk$CLK_ClockSwitchConfig$29 ==.
                                    135 ;	Source/Std_Lib/Src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      000039 A4 FB            [ 1]  136 	and	a, #0xfb
      00003B C7 50 C5         [ 1]  137 	ld	0x50c5, a
                           00003E   138 	Sstm8s_clk$CLK_ClockSwitchConfig$30 ==.
      00003E                        139 00103$:
                           00003E   140 	Sstm8s_clk$CLK_ClockSwitchConfig$31 ==.
                                    141 ;	Source/Std_Lib/Src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
      00003E AE 50 C4         [ 2]  142 	ldw	x, #0x50c4
      000041 7B 04            [ 1]  143 	ld	a, (0x04, sp)
      000043 F7               [ 1]  144 	ld	(x), a
                           000044   145 	Sstm8s_clk$CLK_ClockSwitchConfig$32 ==.
                           000044   146 	Sstm8s_clk$CLK_ClockSwitchConfig$33 ==.
                                    147 ;	Source/Std_Lib/Src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
      000044 5F               [ 1]  148 	clrw	x
      000045 5A               [ 2]  149 	decw	x
      000046                        150 00105$:
      000046 C6 50 C5         [ 1]  151 	ld	a, 0x50c5
      000049 44               [ 1]  152 	srl	a
      00004A 24 06            [ 1]  153 	jrnc	00107$
      00004C 5D               [ 2]  154 	tnzw	x
      00004D 27 03            [ 1]  155 	jreq	00107$
                           00004F   156 	Sstm8s_clk$CLK_ClockSwitchConfig$34 ==.
                           00004F   157 	Sstm8s_clk$CLK_ClockSwitchConfig$35 ==.
                                    158 ;	Source/Std_Lib/Src/stm8s_clk.c: 346: DownCounter--;
      00004F 5A               [ 2]  159 	decw	x
                           000050   160 	Sstm8s_clk$CLK_ClockSwitchConfig$36 ==.
      000050 20 F4            [ 2]  161 	jra	00105$
      000052                        162 00107$:
                           000052   163 	Sstm8s_clk$CLK_ClockSwitchConfig$37 ==.
                                    164 ;	Source/Std_Lib/Src/stm8s_clk.c: 349: if(DownCounter != 0)
      000052 5D               [ 2]  165 	tnzw	x
      000053 27 06            [ 1]  166 	jreq	00109$
                           000055   167 	Sstm8s_clk$CLK_ClockSwitchConfig$38 ==.
                           000055   168 	Sstm8s_clk$CLK_ClockSwitchConfig$39 ==.
                                    169 ;	Source/Std_Lib/Src/stm8s_clk.c: 351: Swif = SUCCESS;
      000055 A6 01            [ 1]  170 	ld	a, #0x01
      000057 97               [ 1]  171 	ld	xl, a
                           000058   172 	Sstm8s_clk$CLK_ClockSwitchConfig$40 ==.
      000058 CCr00r91         [ 2]  173 	jp	00123$
      00005B                        174 00109$:
                           00005B   175 	Sstm8s_clk$CLK_ClockSwitchConfig$41 ==.
                           00005B   176 	Sstm8s_clk$CLK_ClockSwitchConfig$42 ==.
                                    177 ;	Source/Std_Lib/Src/stm8s_clk.c: 355: Swif = ERROR;
      00005B 5F               [ 1]  178 	clrw	x
                           00005C   179 	Sstm8s_clk$CLK_ClockSwitchConfig$43 ==.
      00005C CCr00r91         [ 2]  180 	jp	00123$
      00005F                        181 00122$:
                           00005F   182 	Sstm8s_clk$CLK_ClockSwitchConfig$44 ==.
                           00005F   183 	Sstm8s_clk$CLK_ClockSwitchConfig$45 ==.
                                    184 ;	Source/Std_Lib/Src/stm8s_clk.c: 361: if (ITState != DISABLE)
      00005F 0D 05            [ 1]  185 	tnz	(0x05, sp)
      000061 27 07            [ 1]  186 	jreq	00112$
                           000063   187 	Sstm8s_clk$CLK_ClockSwitchConfig$46 ==.
                           000063   188 	Sstm8s_clk$CLK_ClockSwitchConfig$47 ==.
                                    189 ;	Source/Std_Lib/Src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
      000063 AA 04            [ 1]  190 	or	a, #0x04
      000065 C7 50 C5         [ 1]  191 	ld	0x50c5, a
                           000068   192 	Sstm8s_clk$CLK_ClockSwitchConfig$48 ==.
      000068 20 05            [ 2]  193 	jra	00113$
      00006A                        194 00112$:
                           00006A   195 	Sstm8s_clk$CLK_ClockSwitchConfig$49 ==.
                           00006A   196 	Sstm8s_clk$CLK_ClockSwitchConfig$50 ==.
                                    197 ;	Source/Std_Lib/Src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      00006A A4 FB            [ 1]  198 	and	a, #0xfb
      00006C C7 50 C5         [ 1]  199 	ld	0x50c5, a
                           00006F   200 	Sstm8s_clk$CLK_ClockSwitchConfig$51 ==.
      00006F                        201 00113$:
                           00006F   202 	Sstm8s_clk$CLK_ClockSwitchConfig$52 ==.
                                    203 ;	Source/Std_Lib/Src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
      00006F AE 50 C4         [ 2]  204 	ldw	x, #0x50c4
      000072 7B 04            [ 1]  205 	ld	a, (0x04, sp)
      000074 F7               [ 1]  206 	ld	(x), a
                           000075   207 	Sstm8s_clk$CLK_ClockSwitchConfig$53 ==.
                           000075   208 	Sstm8s_clk$CLK_ClockSwitchConfig$54 ==.
                                    209 ;	Source/Std_Lib/Src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
      000075 5F               [ 1]  210 	clrw	x
      000076 5A               [ 2]  211 	decw	x
      000077                        212 00115$:
      000077 C6 50 C5         [ 1]  213 	ld	a, 0x50c5
      00007A A5 08            [ 1]  214 	bcp	a, #0x08
      00007C 27 06            [ 1]  215 	jreq	00117$
      00007E 5D               [ 2]  216 	tnzw	x
      00007F 27 03            [ 1]  217 	jreq	00117$
                           000081   218 	Sstm8s_clk$CLK_ClockSwitchConfig$55 ==.
                           000081   219 	Sstm8s_clk$CLK_ClockSwitchConfig$56 ==.
                                    220 ;	Source/Std_Lib/Src/stm8s_clk.c: 376: DownCounter--;
      000081 5A               [ 2]  221 	decw	x
                           000082   222 	Sstm8s_clk$CLK_ClockSwitchConfig$57 ==.
      000082 20 F3            [ 2]  223 	jra	00115$
      000084                        224 00117$:
                           000084   225 	Sstm8s_clk$CLK_ClockSwitchConfig$58 ==.
                                    226 ;	Source/Std_Lib/Src/stm8s_clk.c: 379: if(DownCounter != 0)
      000084 5D               [ 2]  227 	tnzw	x
      000085 27 09            [ 1]  228 	jreq	00119$
                           000087   229 	Sstm8s_clk$CLK_ClockSwitchConfig$59 ==.
                           000087   230 	Sstm8s_clk$CLK_ClockSwitchConfig$60 ==.
                                    231 ;	Source/Std_Lib/Src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
      000087 72 12 50 C5      [ 1]  232 	bset	20677, #1
                           00008B   233 	Sstm8s_clk$CLK_ClockSwitchConfig$61 ==.
                                    234 ;	Source/Std_Lib/Src/stm8s_clk.c: 383: Swif = SUCCESS;
      00008B A6 01            [ 1]  235 	ld	a, #0x01
      00008D 97               [ 1]  236 	ld	xl, a
                           00008E   237 	Sstm8s_clk$CLK_ClockSwitchConfig$62 ==.
      00008E 20 01            [ 2]  238 	jra	00123$
      000090                        239 00119$:
                           000090   240 	Sstm8s_clk$CLK_ClockSwitchConfig$63 ==.
                           000090   241 	Sstm8s_clk$CLK_ClockSwitchConfig$64 ==.
                                    242 ;	Source/Std_Lib/Src/stm8s_clk.c: 387: Swif = ERROR;
      000090 5F               [ 1]  243 	clrw	x
                           000091   244 	Sstm8s_clk$CLK_ClockSwitchConfig$65 ==.
      000091                        245 00123$:
                           000091   246 	Sstm8s_clk$CLK_ClockSwitchConfig$66 ==.
                                    247 ;	Source/Std_Lib/Src/stm8s_clk.c: 390: if(Swif != ERROR)
      000091 9F               [ 1]  248 	ld	a, xl
      000092 4D               [ 1]  249 	tnz	a
      000093 26 03            [ 1]  250 	jrne	00242$
      000095 CCr00rC6         [ 2]  251 	jp	00136$
      000098                        252 00242$:
                           000098   253 	Sstm8s_clk$CLK_ClockSwitchConfig$67 ==.
                           000098   254 	Sstm8s_clk$CLK_ClockSwitchConfig$68 ==.
                                    255 ;	Source/Std_Lib/Src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
      000098 0D 06            [ 1]  256 	tnz	(0x06, sp)
      00009A 26 0C            [ 1]  257 	jrne	00132$
      00009C 90 9F            [ 1]  258 	ld	a, yl
      00009E A1 E1            [ 1]  259 	cp	a, #0xe1
      0000A0 26 06            [ 1]  260 	jrne	00132$
                           0000A2   261 	Sstm8s_clk$CLK_ClockSwitchConfig$69 ==.
                           0000A2   262 	Sstm8s_clk$CLK_ClockSwitchConfig$70 ==.
                           0000A2   263 	Sstm8s_clk$CLK_ClockSwitchConfig$71 ==.
                                    264 ;	Source/Std_Lib/Src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      0000A2 72 11 50 C0      [ 1]  265 	bres	20672, #0
                           0000A6   266 	Sstm8s_clk$CLK_ClockSwitchConfig$72 ==.
      0000A6 20 1E            [ 2]  267 	jra	00136$
      0000A8                        268 00132$:
                           0000A8   269 	Sstm8s_clk$CLK_ClockSwitchConfig$73 ==.
                                    270 ;	Source/Std_Lib/Src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
      0000A8 0D 06            [ 1]  271 	tnz	(0x06, sp)
      0000AA 26 0C            [ 1]  272 	jrne	00128$
      0000AC 90 9F            [ 1]  273 	ld	a, yl
      0000AE A1 D2            [ 1]  274 	cp	a, #0xd2
      0000B0 26 06            [ 1]  275 	jrne	00128$
                           0000B2   276 	Sstm8s_clk$CLK_ClockSwitchConfig$74 ==.
                           0000B2   277 	Sstm8s_clk$CLK_ClockSwitchConfig$75 ==.
                           0000B2   278 	Sstm8s_clk$CLK_ClockSwitchConfig$76 ==.
                                    279 ;	Source/Std_Lib/Src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      0000B2 72 17 50 C0      [ 1]  280 	bres	20672, #3
                           0000B6   281 	Sstm8s_clk$CLK_ClockSwitchConfig$77 ==.
      0000B6 20 0E            [ 2]  282 	jra	00136$
      0000B8                        283 00128$:
                           0000B8   284 	Sstm8s_clk$CLK_ClockSwitchConfig$78 ==.
                                    285 ;	Source/Std_Lib/Src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
      0000B8 0D 06            [ 1]  286 	tnz	(0x06, sp)
      0000BA 26 0A            [ 1]  287 	jrne	00136$
      0000BC 90 9F            [ 1]  288 	ld	a, yl
      0000BE A1 B4            [ 1]  289 	cp	a, #0xb4
      0000C0 26 04            [ 1]  290 	jrne	00136$
                           0000C2   291 	Sstm8s_clk$CLK_ClockSwitchConfig$79 ==.
                           0000C2   292 	Sstm8s_clk$CLK_ClockSwitchConfig$80 ==.
                           0000C2   293 	Sstm8s_clk$CLK_ClockSwitchConfig$81 ==.
                                    294 ;	Source/Std_Lib/Src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      0000C2 72 11 50 C1      [ 1]  295 	bres	20673, #0
                           0000C6   296 	Sstm8s_clk$CLK_ClockSwitchConfig$82 ==.
      0000C6                        297 00136$:
                           0000C6   298 	Sstm8s_clk$CLK_ClockSwitchConfig$83 ==.
                                    299 ;	Source/Std_Lib/Src/stm8s_clk.c: 406: return(Swif);
      0000C6 9F               [ 1]  300 	ld	a, xl
                           0000C7   301 	Sstm8s_clk$CLK_ClockSwitchConfig$84 ==.
                                    302 ;	Source/Std_Lib/Src/stm8s_clk.c: 407: }
                           0000C7   303 	Sstm8s_clk$CLK_ClockSwitchConfig$85 ==.
                           0000C7   304 	XG$CLK_ClockSwitchConfig$0$0 ==.
      0000C7 81               [ 4]  305 	ret
                           0000C8   306 	Sstm8s_clk$CLK_ClockSwitchConfig$86 ==.
                           0000C8   307 	Sstm8s_clk$CLK_GetClockFreq$87 ==.
                                    308 ;	Source/Std_Lib/Src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                    309 ;	-----------------------------------------
                                    310 ;	 function CLK_GetClockFreq
                                    311 ;	-----------------------------------------
      0000C8                        312 _CLK_GetClockFreq:
                           0000C8   313 	Sstm8s_clk$CLK_GetClockFreq$88 ==.
      0000C8 52 04            [ 2]  314 	sub	sp, #4
                           0000CA   315 	Sstm8s_clk$CLK_GetClockFreq$89 ==.
                           0000CA   316 	Sstm8s_clk$CLK_GetClockFreq$90 ==.
                                    317 ;	Source/Std_Lib/Src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      0000CA C6 50 C3         [ 1]  318 	ld	a, 0x50c3
      0000CD 6B 04            [ 1]  319 	ld	(0x04, sp), a
                           0000CF   320 	Sstm8s_clk$CLK_GetClockFreq$91 ==.
                                    321 ;	Source/Std_Lib/Src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      0000CF 7B 04            [ 1]  322 	ld	a, (0x04, sp)
      0000D1 A1 E1            [ 1]  323 	cp	a, #0xe1
      0000D3 26 26            [ 1]  324 	jrne	00105$
                           0000D5   325 	Sstm8s_clk$CLK_GetClockFreq$92 ==.
                           0000D5   326 	Sstm8s_clk$CLK_GetClockFreq$93 ==.
                           0000D5   327 	Sstm8s_clk$CLK_GetClockFreq$94 ==.
                                    328 ;	Source/Std_Lib/Src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      0000D5 C6 50 C6         [ 1]  329 	ld	a, 0x50c6
      0000D8 A4 18            [ 1]  330 	and	a, #0x18
                           0000DA   331 	Sstm8s_clk$CLK_GetClockFreq$95 ==.
                                    332 ;	Source/Std_Lib/Src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      0000DA 44               [ 1]  333 	srl	a
      0000DB 44               [ 1]  334 	srl	a
      0000DC 44               [ 1]  335 	srl	a
                           0000DD   336 	Sstm8s_clk$CLK_GetClockFreq$96 ==.
                                    337 ;	Source/Std_Lib/Src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
      0000DD 5F               [ 1]  338 	clrw	x
      0000DE 97               [ 1]  339 	ld	xl, a
      0000DF 1Cr00r00         [ 2]  340 	addw	x, #(_HSIDivFactor + 0)
      0000E2 F6               [ 1]  341 	ld	a, (x)
                           0000E3   342 	Sstm8s_clk$CLK_GetClockFreq$97 ==.
                                    343 ;	Source/Std_Lib/Src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
      0000E3 5F               [ 1]  344 	clrw	x
      0000E4 97               [ 1]  345 	ld	xl, a
      0000E5 90 5F            [ 1]  346 	clrw	y
                           0000E7   347 	Sstm8s_clk$CLK_GetClockFreq$98 ==.
      0000E7 89               [ 2]  348 	pushw	x
                           0000E8   349 	Sstm8s_clk$CLK_GetClockFreq$99 ==.
      0000E8 90 89            [ 2]  350 	pushw	y
                           0000EA   351 	Sstm8s_clk$CLK_GetClockFreq$100 ==.
      0000EA 4B 00            [ 1]  352 	push	#0x00
                           0000EC   353 	Sstm8s_clk$CLK_GetClockFreq$101 ==.
      0000EC 4B 24            [ 1]  354 	push	#0x24
                           0000EE   355 	Sstm8s_clk$CLK_GetClockFreq$102 ==.
      0000EE 4B F4            [ 1]  356 	push	#0xf4
                           0000F0   357 	Sstm8s_clk$CLK_GetClockFreq$103 ==.
      0000F0 4B 00            [ 1]  358 	push	#0x00
                           0000F2   359 	Sstm8s_clk$CLK_GetClockFreq$104 ==.
      0000F2 CDr00r00         [ 4]  360 	call	__divulong
      0000F5 5B 08            [ 2]  361 	addw	sp, #8
                           0000F7   362 	Sstm8s_clk$CLK_GetClockFreq$105 ==.
      0000F7 1F 03            [ 2]  363 	ldw	(0x03, sp), x
      0000F9 20 1A            [ 2]  364 	jra	00106$
      0000FB                        365 00105$:
                           0000FB   366 	Sstm8s_clk$CLK_GetClockFreq$106 ==.
                                    367 ;	Source/Std_Lib/Src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
      0000FB 7B 04            [ 1]  368 	ld	a, (0x04, sp)
      0000FD A1 D2            [ 1]  369 	cp	a, #0xd2
      0000FF 26 0B            [ 1]  370 	jrne	00102$
                           000101   371 	Sstm8s_clk$CLK_GetClockFreq$107 ==.
                           000101   372 	Sstm8s_clk$CLK_GetClockFreq$108 ==.
                           000101   373 	Sstm8s_clk$CLK_GetClockFreq$109 ==.
                                    374 ;	Source/Std_Lib/Src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
      000101 AE F4 00         [ 2]  375 	ldw	x, #0xf400
      000104 1F 03            [ 2]  376 	ldw	(0x03, sp), x
      000106 90 AE 00 01      [ 2]  377 	ldw	y, #0x0001
                           00010A   378 	Sstm8s_clk$CLK_GetClockFreq$110 ==.
      00010A 20 09            [ 2]  379 	jra	00106$
      00010C                        380 00102$:
                           00010C   381 	Sstm8s_clk$CLK_GetClockFreq$111 ==.
                           00010C   382 	Sstm8s_clk$CLK_GetClockFreq$112 ==.
                                    383 ;	Source/Std_Lib/Src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
      00010C AE 12 00         [ 2]  384 	ldw	x, #0x1200
      00010F 1F 03            [ 2]  385 	ldw	(0x03, sp), x
      000111 90 AE 00 7A      [ 2]  386 	ldw	y, #0x007a
                           000115   387 	Sstm8s_clk$CLK_GetClockFreq$113 ==.
      000115                        388 00106$:
                           000115   389 	Sstm8s_clk$CLK_GetClockFreq$114 ==.
                                    390 ;	Source/Std_Lib/Src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
      000115 1E 03            [ 2]  391 	ldw	x, (0x03, sp)
                           000117   392 	Sstm8s_clk$CLK_GetClockFreq$115 ==.
                                    393 ;	Source/Std_Lib/Src/stm8s_clk.c: 595: }
      000117 5B 04            [ 2]  394 	addw	sp, #4
                           000119   395 	Sstm8s_clk$CLK_GetClockFreq$116 ==.
                           000119   396 	Sstm8s_clk$CLK_GetClockFreq$117 ==.
                           000119   397 	XG$CLK_GetClockFreq$0$0 ==.
      000119 81               [ 4]  398 	ret
                           00011A   399 	Sstm8s_clk$CLK_GetClockFreq$118 ==.
                                    400 	.area CODE
                                    401 	.area CONST
                           000000   402 G$HSIDivFactor$0_0$0 == .
      000000                        403 _HSIDivFactor:
      000000 01                     404 	.db #0x01	; 1
      000001 02                     405 	.db #0x02	; 2
      000002 04                     406 	.db #0x04	; 4
      000003 08                     407 	.db #0x08	; 8
                           000004   408 G$CLKPrescTable$0_0$0 == .
      000004                        409 _CLKPrescTable:
      000004 01                     410 	.db #0x01	; 1
      000005 02                     411 	.db #0x02	; 2
      000006 04                     412 	.db #0x04	; 4
      000007 08                     413 	.db #0x08	; 8
      000008 0A                     414 	.db #0x0a	; 10
      000009 10                     415 	.db #0x10	; 16
      00000A 14                     416 	.db #0x14	; 20
      00000B 28                     417 	.db #0x28	; 40
                                    418 	.area INITIALIZER
                                    419 	.area CABS (ABS)
                                    420 
                                    421 	.area .debug_line (NOLOAD)
      000000 00 00 01 D8            422 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        423 Ldebug_line_start:
      000004 00 02                  424 	.dw	2
      000006 00 00 00 7F            425 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     426 	.db	1
      00000B 01                     427 	.db	1
      00000C FB                     428 	.db	-5
      00000D 0F                     429 	.db	15
      00000E 0A                     430 	.db	10
      00000F 00                     431 	.db	0
      000010 01                     432 	.db	1
      000011 01                     433 	.db	1
      000012 01                     434 	.db	1
      000013 01                     435 	.db	1
      000014 00                     436 	.db	0
      000015 00                     437 	.db	0
      000016 00                     438 	.db	0
      000017 01                     439 	.db	1
      000018 43 3A 5C 50 72 6F 67   440 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                     441 	.db	0
      000041 43 3A 5C 50 72 6F 67   442 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                     443 	.db	0
      000065 00                     444 	.db	0
      000066 53 6F 75 72 63 65 2F   445 	.ascii "Source/Std_Lib/Src/stm8s_clk.c"
             53 74 64 5F 4C 69 62
             2F 53 72 63 2F 73 74
             6D 38 73 5F 63 6C 6B
             2E 63
      000084 00                     446 	.db	0
      000085 00                     447 	.uleb128	0
      000086 00                     448 	.uleb128	0
      000087 00                     449 	.uleb128	0
      000088 00                     450 	.db	0
      000089                        451 Ldebug_line_stmt:
      000089 00                     452 	.db	0
      00008A 05                     453 	.uleb128	5
      00008B 02                     454 	.db	2
      00008C 00 00r00r00            455 	.dw	0,(Sstm8s_clk$CLK_HSECmd$0)
      000090 03                     456 	.db	3
      000091 F8 00                  457 	.sleb128	120
      000093 01                     458 	.db	1
      000094 09                     459 	.db	9
      000095 00 00                  460 	.dw	Sstm8s_clk$CLK_HSECmd$2-Sstm8s_clk$CLK_HSECmd$0
      000097 03                     461 	.db	3
      000098 08                     462 	.sleb128	8
      000099 01                     463 	.db	1
      00009A 09                     464 	.db	9
      00009B 00 03                  465 	.dw	Sstm8s_clk$CLK_HSECmd$3-Sstm8s_clk$CLK_HSECmd$2
      00009D 03                     466 	.db	3
      00009E 7D                     467 	.sleb128	-3
      00009F 01                     468 	.db	1
      0000A0 09                     469 	.db	9
      0000A1 00 04                  470 	.dw	Sstm8s_clk$CLK_HSECmd$5-Sstm8s_clk$CLK_HSECmd$3
      0000A3 03                     471 	.db	3
      0000A4 03                     472 	.sleb128	3
      0000A5 01                     473 	.db	1
      0000A6 09                     474 	.db	9
      0000A7 00 07                  475 	.dw	Sstm8s_clk$CLK_HSECmd$8-Sstm8s_clk$CLK_HSECmd$5
      0000A9 03                     476 	.db	3
      0000AA 05                     477 	.sleb128	5
      0000AB 01                     478 	.db	1
      0000AC 09                     479 	.db	9
      0000AD 00 05                  480 	.dw	Sstm8s_clk$CLK_HSECmd$10-Sstm8s_clk$CLK_HSECmd$8
      0000AF 03                     481 	.db	3
      0000B0 02                     482 	.sleb128	2
      0000B1 01                     483 	.db	1
      0000B2 09                     484 	.db	9
      0000B3 00 01                  485 	.dw	1+Sstm8s_clk$CLK_HSECmd$11-Sstm8s_clk$CLK_HSECmd$10
      0000B5 00                     486 	.db	0
      0000B6 01                     487 	.uleb128	1
      0000B7 01                     488 	.db	1
      0000B8 00                     489 	.db	0
      0000B9 05                     490 	.uleb128	5
      0000BA 02                     491 	.db	2
      0000BB 00 00r00r14            492 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$13)
      0000BF 03                     493 	.db	3
      0000C0 B4 02                  494 	.sleb128	308
      0000C2 01                     495 	.db	1
      0000C3 09                     496 	.db	9
      0000C4 00 00                  497 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$15-Sstm8s_clk$CLK_ClockSwitchConfig$13
      0000C6 03                     498 	.db	3
      0000C7 0D                     499 	.sleb128	13
      0000C8 01                     500 	.db	1
      0000C9 09                     501 	.db	9
      0000CA 00 05                  502 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$16-Sstm8s_clk$CLK_ClockSwitchConfig$15
      0000CC 03                     503 	.db	3
      0000CD 06                     504 	.sleb128	6
      0000CE 01                     505 	.db	1
      0000CF 09                     506 	.db	9
      0000D0 00 03                  507 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$17-Sstm8s_clk$CLK_ClockSwitchConfig$16
      0000D2 03                     508 	.db	3
      0000D3 7D                     509 	.sleb128	-3
      0000D4 01                     510 	.db	1
      0000D5 09                     511 	.db	9
      0000D6 00 0A                  512 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$22-Sstm8s_clk$CLK_ClockSwitchConfig$17
      0000D8 03                     513 	.db	3
      0000D9 03                     514 	.sleb128	3
      0000DA 01                     515 	.db	1
      0000DB 09                     516 	.db	9
      0000DC 00 08                  517 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$24-Sstm8s_clk$CLK_ClockSwitchConfig$22
      0000DE 03                     518 	.db	3
      0000DF 03                     519 	.sleb128	3
      0000E0 01                     520 	.db	1
      0000E1 09                     521 	.db	9
      0000E2 00 04                  522 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$26-Sstm8s_clk$CLK_ClockSwitchConfig$24
      0000E4 03                     523 	.db	3
      0000E5 02                     524 	.sleb128	2
      0000E6 01                     525 	.db	1
      0000E7 09                     526 	.db	9
      0000E8 00 07                  527 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$29-Sstm8s_clk$CLK_ClockSwitchConfig$26
      0000EA 03                     528 	.db	3
      0000EB 04                     529 	.sleb128	4
      0000EC 01                     530 	.db	1
      0000ED 09                     531 	.db	9
      0000EE 00 05                  532 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$31-Sstm8s_clk$CLK_ClockSwitchConfig$29
      0000F0 03                     533 	.db	3
      0000F1 04                     534 	.sleb128	4
      0000F2 01                     535 	.db	1
      0000F3 09                     536 	.db	9
      0000F4 00 06                  537 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$33-Sstm8s_clk$CLK_ClockSwitchConfig$31
      0000F6 03                     538 	.db	3
      0000F7 03                     539 	.sleb128	3
      0000F8 01                     540 	.db	1
      0000F9 09                     541 	.db	9
      0000FA 00 0B                  542 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$35-Sstm8s_clk$CLK_ClockSwitchConfig$33
      0000FC 03                     543 	.db	3
      0000FD 02                     544 	.sleb128	2
      0000FE 01                     545 	.db	1
      0000FF 09                     546 	.db	9
      000100 00 03                  547 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$37-Sstm8s_clk$CLK_ClockSwitchConfig$35
      000102 03                     548 	.db	3
      000103 03                     549 	.sleb128	3
      000104 01                     550 	.db	1
      000105 09                     551 	.db	9
      000106 00 03                  552 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$39-Sstm8s_clk$CLK_ClockSwitchConfig$37
      000108 03                     553 	.db	3
      000109 02                     554 	.sleb128	2
      00010A 01                     555 	.db	1
      00010B 09                     556 	.db	9
      00010C 00 06                  557 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$42-Sstm8s_clk$CLK_ClockSwitchConfig$39
      00010E 03                     558 	.db	3
      00010F 04                     559 	.sleb128	4
      000110 01                     560 	.db	1
      000111 09                     561 	.db	9
      000112 00 04                  562 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$45-Sstm8s_clk$CLK_ClockSwitchConfig$42
      000114 03                     563 	.db	3
      000115 06                     564 	.sleb128	6
      000116 01                     565 	.db	1
      000117 09                     566 	.db	9
      000118 00 04                  567 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$47-Sstm8s_clk$CLK_ClockSwitchConfig$45
      00011A 03                     568 	.db	3
      00011B 02                     569 	.sleb128	2
      00011C 01                     570 	.db	1
      00011D 09                     571 	.db	9
      00011E 00 07                  572 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$50-Sstm8s_clk$CLK_ClockSwitchConfig$47
      000120 03                     573 	.db	3
      000121 04                     574 	.sleb128	4
      000122 01                     575 	.db	1
      000123 09                     576 	.db	9
      000124 00 05                  577 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$52-Sstm8s_clk$CLK_ClockSwitchConfig$50
      000126 03                     578 	.db	3
      000127 04                     579 	.sleb128	4
      000128 01                     580 	.db	1
      000129 09                     581 	.db	9
      00012A 00 06                  582 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$54-Sstm8s_clk$CLK_ClockSwitchConfig$52
      00012C 03                     583 	.db	3
      00012D 03                     584 	.sleb128	3
      00012E 01                     585 	.db	1
      00012F 09                     586 	.db	9
      000130 00 0C                  587 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$56-Sstm8s_clk$CLK_ClockSwitchConfig$54
      000132 03                     588 	.db	3
      000133 02                     589 	.sleb128	2
      000134 01                     590 	.db	1
      000135 09                     591 	.db	9
      000136 00 03                  592 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$58-Sstm8s_clk$CLK_ClockSwitchConfig$56
      000138 03                     593 	.db	3
      000139 03                     594 	.sleb128	3
      00013A 01                     595 	.db	1
      00013B 09                     596 	.db	9
      00013C 00 03                  597 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$60-Sstm8s_clk$CLK_ClockSwitchConfig$58
      00013E 03                     598 	.db	3
      00013F 03                     599 	.sleb128	3
      000140 01                     600 	.db	1
      000141 09                     601 	.db	9
      000142 00 04                  602 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$61-Sstm8s_clk$CLK_ClockSwitchConfig$60
      000144 03                     603 	.db	3
      000145 01                     604 	.sleb128	1
      000146 01                     605 	.db	1
      000147 09                     606 	.db	9
      000148 00 05                  607 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$64-Sstm8s_clk$CLK_ClockSwitchConfig$61
      00014A 03                     608 	.db	3
      00014B 04                     609 	.sleb128	4
      00014C 01                     610 	.db	1
      00014D 09                     611 	.db	9
      00014E 00 01                  612 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$66-Sstm8s_clk$CLK_ClockSwitchConfig$64
      000150 03                     613 	.db	3
      000151 03                     614 	.sleb128	3
      000152 01                     615 	.db	1
      000153 09                     616 	.db	9
      000154 00 07                  617 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$68-Sstm8s_clk$CLK_ClockSwitchConfig$66
      000156 03                     618 	.db	3
      000157 03                     619 	.sleb128	3
      000158 01                     620 	.db	1
      000159 09                     621 	.db	9
      00015A 00 0A                  622 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$71-Sstm8s_clk$CLK_ClockSwitchConfig$68
      00015C 03                     623 	.db	3
      00015D 02                     624 	.sleb128	2
      00015E 01                     625 	.db	1
      00015F 09                     626 	.db	9
      000160 00 06                  627 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$73-Sstm8s_clk$CLK_ClockSwitchConfig$71
      000162 03                     628 	.db	3
      000163 02                     629 	.sleb128	2
      000164 01                     630 	.db	1
      000165 09                     631 	.db	9
      000166 00 0A                  632 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$76-Sstm8s_clk$CLK_ClockSwitchConfig$73
      000168 03                     633 	.db	3
      000169 02                     634 	.sleb128	2
      00016A 01                     635 	.db	1
      00016B 09                     636 	.db	9
      00016C 00 06                  637 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$78-Sstm8s_clk$CLK_ClockSwitchConfig$76
      00016E 03                     638 	.db	3
      00016F 02                     639 	.sleb128	2
      000170 01                     640 	.db	1
      000171 09                     641 	.db	9
      000172 00 0A                  642 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$81-Sstm8s_clk$CLK_ClockSwitchConfig$78
      000174 03                     643 	.db	3
      000175 02                     644 	.sleb128	2
      000176 01                     645 	.db	1
      000177 09                     646 	.db	9
      000178 00 04                  647 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$83-Sstm8s_clk$CLK_ClockSwitchConfig$81
      00017A 03                     648 	.db	3
      00017B 03                     649 	.sleb128	3
      00017C 01                     650 	.db	1
      00017D 09                     651 	.db	9
      00017E 00 01                  652 	.dw	Sstm8s_clk$CLK_ClockSwitchConfig$84-Sstm8s_clk$CLK_ClockSwitchConfig$83
      000180 03                     653 	.db	3
      000181 01                     654 	.sleb128	1
      000182 01                     655 	.db	1
      000183 09                     656 	.db	9
      000184 00 01                  657 	.dw	1+Sstm8s_clk$CLK_ClockSwitchConfig$85-Sstm8s_clk$CLK_ClockSwitchConfig$84
      000186 00                     658 	.db	0
      000187 01                     659 	.uleb128	1
      000188 01                     660 	.db	1
      000189 00                     661 	.db	0
      00018A 05                     662 	.uleb128	5
      00018B 02                     663 	.db	2
      00018C 00 00r00rC8            664 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$87)
      000190 03                     665 	.db	3
      000191 B8 04                  666 	.sleb128	568
      000193 01                     667 	.db	1
      000194 09                     668 	.db	9
      000195 00 02                  669 	.dw	Sstm8s_clk$CLK_GetClockFreq$90-Sstm8s_clk$CLK_GetClockFreq$87
      000197 03                     670 	.db	3
      000198 07                     671 	.sleb128	7
      000199 01                     672 	.db	1
      00019A 09                     673 	.db	9
      00019B 00 05                  674 	.dw	Sstm8s_clk$CLK_GetClockFreq$91-Sstm8s_clk$CLK_GetClockFreq$90
      00019D 03                     675 	.db	3
      00019E 02                     676 	.sleb128	2
      00019F 01                     677 	.db	1
      0001A0 09                     678 	.db	9
      0001A1 00 06                  679 	.dw	Sstm8s_clk$CLK_GetClockFreq$94-Sstm8s_clk$CLK_GetClockFreq$91
      0001A3 03                     680 	.db	3
      0001A4 02                     681 	.sleb128	2
      0001A5 01                     682 	.db	1
      0001A6 09                     683 	.db	9
      0001A7 00 05                  684 	.dw	Sstm8s_clk$CLK_GetClockFreq$95-Sstm8s_clk$CLK_GetClockFreq$94
      0001A9 03                     685 	.db	3
      0001AA 01                     686 	.sleb128	1
      0001AB 01                     687 	.db	1
      0001AC 09                     688 	.db	9
      0001AD 00 03                  689 	.dw	Sstm8s_clk$CLK_GetClockFreq$96-Sstm8s_clk$CLK_GetClockFreq$95
      0001AF 03                     690 	.db	3
      0001B0 01                     691 	.sleb128	1
      0001B1 01                     692 	.db	1
      0001B2 09                     693 	.db	9
      0001B3 00 06                  694 	.dw	Sstm8s_clk$CLK_GetClockFreq$97-Sstm8s_clk$CLK_GetClockFreq$96
      0001B5 03                     695 	.db	3
      0001B6 01                     696 	.sleb128	1
      0001B7 01                     697 	.db	1
      0001B8 09                     698 	.db	9
      0001B9 00 18                  699 	.dw	Sstm8s_clk$CLK_GetClockFreq$106-Sstm8s_clk$CLK_GetClockFreq$97
      0001BB 03                     700 	.db	3
      0001BC 02                     701 	.sleb128	2
      0001BD 01                     702 	.db	1
      0001BE 09                     703 	.db	9
      0001BF 00 06                  704 	.dw	Sstm8s_clk$CLK_GetClockFreq$109-Sstm8s_clk$CLK_GetClockFreq$106
      0001C1 03                     705 	.db	3
      0001C2 02                     706 	.sleb128	2
      0001C3 01                     707 	.db	1
      0001C4 09                     708 	.db	9
      0001C5 00 0B                  709 	.dw	Sstm8s_clk$CLK_GetClockFreq$112-Sstm8s_clk$CLK_GetClockFreq$109
      0001C7 03                     710 	.db	3
      0001C8 04                     711 	.sleb128	4
      0001C9 01                     712 	.db	1
      0001CA 09                     713 	.db	9
      0001CB 00 09                  714 	.dw	Sstm8s_clk$CLK_GetClockFreq$114-Sstm8s_clk$CLK_GetClockFreq$112
      0001CD 03                     715 	.db	3
      0001CE 03                     716 	.sleb128	3
      0001CF 01                     717 	.db	1
      0001D0 09                     718 	.db	9
      0001D1 00 02                  719 	.dw	Sstm8s_clk$CLK_GetClockFreq$115-Sstm8s_clk$CLK_GetClockFreq$114
      0001D3 03                     720 	.db	3
      0001D4 01                     721 	.sleb128	1
      0001D5 01                     722 	.db	1
      0001D6 09                     723 	.db	9
      0001D7 00 03                  724 	.dw	1+Sstm8s_clk$CLK_GetClockFreq$117-Sstm8s_clk$CLK_GetClockFreq$115
      0001D9 00                     725 	.db	0
      0001DA 01                     726 	.uleb128	1
      0001DB 01                     727 	.db	1
      0001DC                        728 Ldebug_line_end:
                                    729 
                                    730 	.area .debug_loc (NOLOAD)
      000000                        731 Ldebug_loc_start:
      000000 00 00r01r19            732 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$116)
      000004 00 00r01r1A            733 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$118)
      000008 00 02                  734 	.dw	2
      00000A 78                     735 	.db	120
      00000B 01                     736 	.sleb128	1
      00000C 00 00r01r01            737 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$107)
      000010 00 00r01r19            738 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$116)
      000014 00 02                  739 	.dw	2
      000016 78                     740 	.db	120
      000017 05                     741 	.sleb128	5
      000018 00 00r00rF7            742 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$105)
      00001C 00 00r01r01            743 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$107)
      000020 00 02                  744 	.dw	2
      000022 78                     745 	.db	120
      000023 05                     746 	.sleb128	5
      000024 00 00r00rF2            747 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$104)
      000028 00 00r00rF7            748 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$105)
      00002C 00 02                  749 	.dw	2
      00002E 78                     750 	.db	120
      00002F 0D                     751 	.sleb128	13
      000030 00 00r00rF0            752 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$103)
      000034 00 00r00rF2            753 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$104)
      000038 00 02                  754 	.dw	2
      00003A 78                     755 	.db	120
      00003B 0C                     756 	.sleb128	12
      00003C 00 00r00rEE            757 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$102)
      000040 00 00r00rF0            758 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$103)
      000044 00 02                  759 	.dw	2
      000046 78                     760 	.db	120
      000047 0B                     761 	.sleb128	11
      000048 00 00r00rEC            762 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$101)
      00004C 00 00r00rEE            763 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$102)
      000050 00 02                  764 	.dw	2
      000052 78                     765 	.db	120
      000053 0A                     766 	.sleb128	10
      000054 00 00r00rEA            767 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$100)
      000058 00 00r00rEC            768 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$101)
      00005C 00 02                  769 	.dw	2
      00005E 78                     770 	.db	120
      00005F 09                     771 	.sleb128	9
      000060 00 00r00rE8            772 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$99)
      000064 00 00r00rEA            773 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$100)
      000068 00 02                  774 	.dw	2
      00006A 78                     775 	.db	120
      00006B 07                     776 	.sleb128	7
      00006C 00 00r00rD5            777 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$92)
      000070 00 00r00rE8            778 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$99)
      000074 00 02                  779 	.dw	2
      000076 78                     780 	.db	120
      000077 05                     781 	.sleb128	5
      000078 00 00r00rCA            782 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$89)
      00007C 00 00r00rD5            783 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$92)
      000080 00 02                  784 	.dw	2
      000082 78                     785 	.db	120
      000083 05                     786 	.sleb128	5
      000084 00 00r00rC8            787 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$88)
      000088 00 00r00rCA            788 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$89)
      00008C 00 02                  789 	.dw	2
      00008E 78                     790 	.db	120
      00008F 01                     791 	.sleb128	1
      000090 00 00 00 00            792 	.dw	0,0
      000094 00 00 00 00            793 	.dw	0,0
      000098 00 00r00rC2            794 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$79)
      00009C 00 00r00rC8            795 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$86)
      0000A0 00 02                  796 	.dw	2
      0000A2 78                     797 	.db	120
      0000A3 01                     798 	.sleb128	1
      0000A4 00 00r00rB2            799 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$74)
      0000A8 00 00r00rC2            800 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$79)
      0000AC 00 02                  801 	.dw	2
      0000AE 78                     802 	.db	120
      0000AF 01                     803 	.sleb128	1
      0000B0 00 00r00rA2            804 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$69)
      0000B4 00 00r00rB2            805 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$74)
      0000B8 00 02                  806 	.dw	2
      0000BA 78                     807 	.db	120
      0000BB 01                     808 	.sleb128	1
      0000BC 00 00r00r26            809 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$20)
      0000C0 00 00r00rA2            810 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$69)
      0000C4 00 02                  811 	.dw	2
      0000C6 78                     812 	.db	120
      0000C7 01                     813 	.sleb128	1
      0000C8 00 00r00r21            814 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$19)
      0000CC 00 00r00r26            815 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$20)
      0000D0 00 02                  816 	.dw	2
      0000D2 78                     817 	.db	120
      0000D3 01                     818 	.sleb128	1
      0000D4 00 00r00r1D            819 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$18)
      0000D8 00 00r00r21            820 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$19)
      0000DC 00 02                  821 	.dw	2
      0000DE 78                     822 	.db	120
      0000DF 02                     823 	.sleb128	2
      0000E0 00 00r00r14            824 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$14)
      0000E4 00 00r00r1D            825 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$18)
      0000E8 00 02                  826 	.dw	2
      0000EA 78                     827 	.db	120
      0000EB 01                     828 	.sleb128	1
      0000EC 00 00 00 00            829 	.dw	0,0
      0000F0 00 00 00 00            830 	.dw	0,0
      0000F4 00 00r00r00            831 	.dw	0,(Sstm8s_clk$CLK_HSECmd$1)
      0000F8 00 00r00r14            832 	.dw	0,(Sstm8s_clk$CLK_HSECmd$12)
      0000FC 00 02                  833 	.dw	2
      0000FE 78                     834 	.db	120
      0000FF 01                     835 	.sleb128	1
      000100 00 00 00 00            836 	.dw	0,0
      000104 00 00 00 00            837 	.dw	0,0
                                    838 
                                    839 	.area .debug_abbrev (NOLOAD)
      000000                        840 Ldebug_abbrev:
      000000 0D                     841 	.uleb128	13
      000001 34                     842 	.uleb128	52
      000002 00                     843 	.db	0
      000003 02                     844 	.uleb128	2
      000004 0A                     845 	.uleb128	10
      000005 03                     846 	.uleb128	3
      000006 08                     847 	.uleb128	8
      000007 3F                     848 	.uleb128	63
      000008 0C                     849 	.uleb128	12
      000009 49                     850 	.uleb128	73
      00000A 13                     851 	.uleb128	19
      00000B 00                     852 	.uleb128	0
      00000C 00                     853 	.uleb128	0
      00000D 03                     854 	.uleb128	3
      00000E 05                     855 	.uleb128	5
      00000F 00                     856 	.db	0
      000010 02                     857 	.uleb128	2
      000011 0A                     858 	.uleb128	10
      000012 03                     859 	.uleb128	3
      000013 08                     860 	.uleb128	8
      000014 49                     861 	.uleb128	73
      000015 13                     862 	.uleb128	19
      000016 00                     863 	.uleb128	0
      000017 00                     864 	.uleb128	0
      000018 0B                     865 	.uleb128	11
      000019 01                     866 	.uleb128	1
      00001A 01                     867 	.db	1
      00001B 01                     868 	.uleb128	1
      00001C 13                     869 	.uleb128	19
      00001D 0B                     870 	.uleb128	11
      00001E 0B                     871 	.uleb128	11
      00001F 49                     872 	.uleb128	73
      000020 13                     873 	.uleb128	19
      000021 00                     874 	.uleb128	0
      000022 00                     875 	.uleb128	0
      000023 02                     876 	.uleb128	2
      000024 2E                     877 	.uleb128	46
      000025 01                     878 	.db	1
      000026 01                     879 	.uleb128	1
      000027 13                     880 	.uleb128	19
      000028 03                     881 	.uleb128	3
      000029 08                     882 	.uleb128	8
      00002A 11                     883 	.uleb128	17
      00002B 01                     884 	.uleb128	1
      00002C 12                     885 	.uleb128	18
      00002D 01                     886 	.uleb128	1
      00002E 3F                     887 	.uleb128	63
      00002F 0C                     888 	.uleb128	12
      000030 40                     889 	.uleb128	64
      000031 06                     890 	.uleb128	6
      000032 00                     891 	.uleb128	0
      000033 00                     892 	.uleb128	0
      000034 09                     893 	.uleb128	9
      000035 34                     894 	.uleb128	52
      000036 00                     895 	.db	0
      000037 02                     896 	.uleb128	2
      000038 0A                     897 	.uleb128	10
      000039 03                     898 	.uleb128	3
      00003A 08                     899 	.uleb128	8
      00003B 49                     900 	.uleb128	73
      00003C 13                     901 	.uleb128	19
      00003D 00                     902 	.uleb128	0
      00003E 00                     903 	.uleb128	0
      00003F 06                     904 	.uleb128	6
      000040 2E                     905 	.uleb128	46
      000041 01                     906 	.db	1
      000042 01                     907 	.uleb128	1
      000043 13                     908 	.uleb128	19
      000044 03                     909 	.uleb128	3
      000045 08                     910 	.uleb128	8
      000046 11                     911 	.uleb128	17
      000047 01                     912 	.uleb128	1
      000048 12                     913 	.uleb128	18
      000049 01                     914 	.uleb128	1
      00004A 3F                     915 	.uleb128	63
      00004B 0C                     916 	.uleb128	12
      00004C 40                     917 	.uleb128	64
      00004D 06                     918 	.uleb128	6
      00004E 49                     919 	.uleb128	73
      00004F 13                     920 	.uleb128	19
      000050 00                     921 	.uleb128	0
      000051 00                     922 	.uleb128	0
      000052 0A                     923 	.uleb128	10
      000053 26                     924 	.uleb128	38
      000054 00                     925 	.db	0
      000055 49                     926 	.uleb128	73
      000056 13                     927 	.uleb128	19
      000057 00                     928 	.uleb128	0
      000058 00                     929 	.uleb128	0
      000059 01                     930 	.uleb128	1
      00005A 11                     931 	.uleb128	17
      00005B 01                     932 	.db	1
      00005C 03                     933 	.uleb128	3
      00005D 08                     934 	.uleb128	8
      00005E 10                     935 	.uleb128	16
      00005F 06                     936 	.uleb128	6
      000060 13                     937 	.uleb128	19
      000061 0B                     938 	.uleb128	11
      000062 25                     939 	.uleb128	37
      000063 08                     940 	.uleb128	8
      000064 00                     941 	.uleb128	0
      000065 00                     942 	.uleb128	0
      000066 04                     943 	.uleb128	4
      000067 0B                     944 	.uleb128	11
      000068 00                     945 	.db	0
      000069 11                     946 	.uleb128	17
      00006A 01                     947 	.uleb128	1
      00006B 12                     948 	.uleb128	18
      00006C 01                     949 	.uleb128	1
      00006D 00                     950 	.uleb128	0
      00006E 00                     951 	.uleb128	0
      00006F 08                     952 	.uleb128	8
      000070 0B                     953 	.uleb128	11
      000071 01                     954 	.db	1
      000072 01                     955 	.uleb128	1
      000073 13                     956 	.uleb128	19
      000074 11                     957 	.uleb128	17
      000075 01                     958 	.uleb128	1
      000076 00                     959 	.uleb128	0
      000077 00                     960 	.uleb128	0
      000078 07                     961 	.uleb128	7
      000079 0B                     962 	.uleb128	11
      00007A 01                     963 	.db	1
      00007B 01                     964 	.uleb128	1
      00007C 13                     965 	.uleb128	19
      00007D 11                     966 	.uleb128	17
      00007E 01                     967 	.uleb128	1
      00007F 12                     968 	.uleb128	18
      000080 01                     969 	.uleb128	1
      000081 00                     970 	.uleb128	0
      000082 00                     971 	.uleb128	0
      000083 0C                     972 	.uleb128	12
      000084 21                     973 	.uleb128	33
      000085 00                     974 	.db	0
      000086 2F                     975 	.uleb128	47
      000087 0B                     976 	.uleb128	11
      000088 00                     977 	.uleb128	0
      000089 00                     978 	.uleb128	0
      00008A 05                     979 	.uleb128	5
      00008B 24                     980 	.uleb128	36
      00008C 00                     981 	.db	0
      00008D 03                     982 	.uleb128	3
      00008E 08                     983 	.uleb128	8
      00008F 0B                     984 	.uleb128	11
      000090 0B                     985 	.uleb128	11
      000091 3E                     986 	.uleb128	62
      000092 0B                     987 	.uleb128	11
      000093 00                     988 	.uleb128	0
      000094 00                     989 	.uleb128	0
      000095 00                     990 	.uleb128	0
                                    991 
                                    992 	.area .debug_info (NOLOAD)
      000000 00 00 02 FA            993 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                        994 Ldebug_info_start:
      000004 00 02                  995 	.dw	2
      000006 00 00r00r00            996 	.dw	0,(Ldebug_abbrev)
      00000A 04                     997 	.db	4
      00000B 01                     998 	.uleb128	1
      00000C 53 6F 75 72 63 65 2F   999 	.ascii "Source/Std_Lib/Src/stm8s_clk.c"
             53 74 64 5F 4C 69 62
             2F 53 72 63 2F 73 74
             6D 38 73 5F 63 6C 6B
             2E 63
      00002A 00                    1000 	.db	0
      00002B 00 00r00r00           1001 	.dw	0,(Ldebug_line_start+-4)
      00002F 01                    1002 	.db	1
      000030 53 44 43 43 20 76 65  1003 	.ascii "SDCC version 4.0.0 #11528"
             72 73 69 6F 6E 20 34
             2E 30 2E 30 20 23 31
             31 35 32 38
      000049 00                    1004 	.db	0
      00004A 02                    1005 	.uleb128	2
      00004B 00 00 00 8B           1006 	.dw	0,139
      00004F 43 4C 4B 5F 48 53 45  1007 	.ascii "CLK_HSECmd"
             43 6D 64
      000059 00                    1008 	.db	0
      00005A 00 00r00r00           1009 	.dw	0,(_CLK_HSECmd)
      00005E 00 00r00r14           1010 	.dw	0,(XG$CLK_HSECmd$0$0+1)
      000062 01                    1011 	.db	1
      000063 00 00r00rF4           1012 	.dw	0,(Ldebug_loc_start+244)
      000067 03                    1013 	.uleb128	3
      000068 02                    1014 	.db	2
      000069 91                    1015 	.db	145
      00006A 02                    1016 	.sleb128	2
      00006B 4E 65 77 53 74 61 74  1017 	.ascii "NewState"
             65
      000073 00                    1018 	.db	0
      000074 00 00 00 8B           1019 	.dw	0,139
      000078 04                    1020 	.uleb128	4
      000079 00 00r00r07           1021 	.dw	0,(Sstm8s_clk$CLK_HSECmd$4)
      00007D 00 00r00r0C           1022 	.dw	0,(Sstm8s_clk$CLK_HSECmd$6)
      000081 04                    1023 	.uleb128	4
      000082 00 00r00r0E           1024 	.dw	0,(Sstm8s_clk$CLK_HSECmd$7)
      000086 00 00r00r13           1025 	.dw	0,(Sstm8s_clk$CLK_HSECmd$9)
      00008A 00                    1026 	.uleb128	0
      00008B 05                    1027 	.uleb128	5
      00008C 75 6E 73 69 67 6E 65  1028 	.ascii "unsigned char"
             64 20 63 68 61 72
      000099 00                    1029 	.db	0
      00009A 01                    1030 	.db	1
      00009B 08                    1031 	.db	8
      00009C 06                    1032 	.uleb128	6
      00009D 00 00 01 F6           1033 	.dw	0,502
      0000A1 43 4C 4B 5F 43 6C 6F  1034 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      0000B6 00                    1035 	.db	0
      0000B7 00 00r00r14           1036 	.dw	0,(_CLK_ClockSwitchConfig)
      0000BB 00 00r00rC8           1037 	.dw	0,(XG$CLK_ClockSwitchConfig$0$0+1)
      0000BF 01                    1038 	.db	1
      0000C0 00 00r00r98           1039 	.dw	0,(Ldebug_loc_start+152)
      0000C4 00 00 00 8B           1040 	.dw	0,139
      0000C8 03                    1041 	.uleb128	3
      0000C9 02                    1042 	.db	2
      0000CA 91                    1043 	.db	145
      0000CB 02                    1044 	.sleb128	2
      0000CC 43 4C 4B 5F 53 77 69  1045 	.ascii "CLK_SwitchMode"
             74 63 68 4D 6F 64 65
      0000DA 00                    1046 	.db	0
      0000DB 00 00 00 8B           1047 	.dw	0,139
      0000DF 03                    1048 	.uleb128	3
      0000E0 02                    1049 	.db	2
      0000E1 91                    1050 	.db	145
      0000E2 03                    1051 	.sleb128	3
      0000E3 43 4C 4B 5F 4E 65 77  1052 	.ascii "CLK_NewClock"
             43 6C 6F 63 6B
      0000EF 00                    1053 	.db	0
      0000F0 00 00 00 8B           1054 	.dw	0,139
      0000F4 03                    1055 	.uleb128	3
      0000F5 02                    1056 	.db	2
      0000F6 91                    1057 	.db	145
      0000F7 04                    1058 	.sleb128	4
      0000F8 49 54 53 74 61 74 65  1059 	.ascii "ITState"
      0000FF 00                    1060 	.db	0
      000100 00 00 00 8B           1061 	.dw	0,139
      000104 03                    1062 	.uleb128	3
      000105 02                    1063 	.db	2
      000106 91                    1064 	.db	145
      000107 05                    1065 	.sleb128	5
      000108 43 4C 4B 5F 43 75 72  1066 	.ascii "CLK_CurrentClockState"
             72 65 6E 74 43 6C 6F
             63 6B 53 74 61 74 65
      00011D 00                    1067 	.db	0
      00011E 00 00 00 8B           1068 	.dw	0,139
      000122 07                    1069 	.uleb128	7
      000123 00 00 01 5D           1070 	.dw	0,349
      000127 00 00r00r26           1071 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$21)
      00012B 00 00r00r44           1072 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$32)
      00012F 04                    1073 	.uleb128	4
      000130 00 00r00r32           1074 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$25)
      000134 00 00r00r37           1075 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$27)
      000138 04                    1076 	.uleb128	4
      000139 00 00r00r39           1077 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$28)
      00013D 00 00r00r3E           1078 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$30)
      000141 04                    1079 	.uleb128	4
      000142 00 00r00r4F           1080 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$34)
      000146 00 00r00r50           1081 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$36)
      00014A 04                    1082 	.uleb128	4
      00014B 00 00r00r55           1083 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$38)
      00014F 00 00r00r58           1084 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$40)
      000153 04                    1085 	.uleb128	4
      000154 00 00r00r5B           1086 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$41)
      000158 00 00r00r5C           1087 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$43)
      00015C 00                    1088 	.uleb128	0
      00015D 07                    1089 	.uleb128	7
      00015E 00 00 01 98           1090 	.dw	0,408
      000162 00 00r00r5F           1091 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$44)
      000166 00 00r00r75           1092 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$53)
      00016A 04                    1093 	.uleb128	4
      00016B 00 00r00r63           1094 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$46)
      00016F 00 00r00r68           1095 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$48)
      000173 04                    1096 	.uleb128	4
      000174 00 00r00r6A           1097 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$49)
      000178 00 00r00r6F           1098 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$51)
      00017C 04                    1099 	.uleb128	4
      00017D 00 00r00r81           1100 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$55)
      000181 00 00r00r82           1101 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$57)
      000185 04                    1102 	.uleb128	4
      000186 00 00r00r87           1103 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$59)
      00018A 00 00r00r8E           1104 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$62)
      00018E 04                    1105 	.uleb128	4
      00018F 00 00r00r90           1106 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$63)
      000193 00 00r00r91           1107 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$65)
      000197 00                    1108 	.uleb128	0
      000198 08                    1109 	.uleb128	8
      000199 00 00 01 BD           1110 	.dw	0,445
      00019D 00 00r00r98           1111 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$67)
      0001A1 04                    1112 	.uleb128	4
      0001A2 00 00r00rA2           1113 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$70)
      0001A6 00 00r00rA6           1114 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$72)
      0001AA 04                    1115 	.uleb128	4
      0001AB 00 00r00rB2           1116 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$75)
      0001AF 00 00r00rB6           1117 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$77)
      0001B3 04                    1118 	.uleb128	4
      0001B4 00 00r00rC2           1119 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$80)
      0001B8 00 00r00rC6           1120 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$82)
      0001BC 00                    1121 	.uleb128	0
      0001BD 09                    1122 	.uleb128	9
      0001BE 01                    1123 	.db	1
      0001BF 53                    1124 	.db	83
      0001C0 63 6C 6F 63 6B 5F 6D  1125 	.ascii "clock_master"
             61 73 74 65 72
      0001CC 00                    1126 	.db	0
      0001CD 00 00 00 8B           1127 	.dw	0,139
      0001D1 09                    1128 	.uleb128	9
      0001D2 06                    1129 	.db	6
      0001D3 52                    1130 	.db	82
      0001D4 93                    1131 	.db	147
      0001D5 01                    1132 	.uleb128	1
      0001D6 51                    1133 	.db	81
      0001D7 93                    1134 	.db	147
      0001D8 01                    1135 	.uleb128	1
      0001D9 44 6F 77 6E 43 6F 75  1136 	.ascii "DownCounter"
             6E 74 65 72
      0001E4 00                    1137 	.db	0
      0001E5 00 00 01 F6           1138 	.dw	0,502
      0001E9 09                    1139 	.uleb128	9
      0001EA 01                    1140 	.db	1
      0001EB 51                    1141 	.db	81
      0001EC 53 77 69 66           1142 	.ascii "Swif"
      0001F0 00                    1143 	.db	0
      0001F1 00 00 00 8B           1144 	.dw	0,139
      0001F5 00                    1145 	.uleb128	0
      0001F6 05                    1146 	.uleb128	5
      0001F7 75 6E 73 69 67 6E 65  1147 	.ascii "unsigned int"
             64 20 69 6E 74
      000203 00                    1148 	.db	0
      000204 02                    1149 	.db	2
      000205 07                    1150 	.db	7
      000206 05                    1151 	.uleb128	5
      000207 75 6E 73 69 67 6E 65  1152 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000214 00                    1153 	.db	0
      000215 04                    1154 	.db	4
      000216 07                    1155 	.db	7
      000217 06                    1156 	.uleb128	6
      000218 00 00 02 A9           1157 	.dw	0,681
      00021C 43 4C 4B 5F 47 65 74  1158 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      00022C 00                    1159 	.db	0
      00022D 00 00r00rC8           1160 	.dw	0,(_CLK_GetClockFreq)
      000231 00 00r01r1A           1161 	.dw	0,(XG$CLK_GetClockFreq$0$0+1)
      000235 01                    1162 	.db	1
      000236 00 00r00r00           1163 	.dw	0,(Ldebug_loc_start)
      00023A 00 00 02 06           1164 	.dw	0,518
      00023E 04                    1165 	.uleb128	4
      00023F 00 00r00rD5           1166 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$93)
      000243 00 00r00rE7           1167 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$98)
      000247 04                    1168 	.uleb128	4
      000248 00 00r01r01           1169 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$108)
      00024C 00 00r01r0A           1170 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$110)
      000250 04                    1171 	.uleb128	4
      000251 00 00r01r0C           1172 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$111)
      000255 00 00r01r15           1173 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$113)
      000259 09                    1174 	.uleb128	9
      00025A 0E                    1175 	.db	14
      00025B 54                    1176 	.db	84
      00025C 93                    1177 	.db	147
      00025D 01                    1178 	.uleb128	1
      00025E 53                    1179 	.db	83
      00025F 93                    1180 	.db	147
      000260 01                    1181 	.uleb128	1
      000261 91                    1182 	.db	145
      000262 7E                    1183 	.sleb128	-2
      000263 93                    1184 	.db	147
      000264 01                    1185 	.uleb128	1
      000265 91                    1186 	.db	145
      000266 7F                    1187 	.sleb128	-1
      000267 93                    1188 	.db	147
      000268 01                    1189 	.uleb128	1
      000269 63 6C 6F 63 6B 66 72  1190 	.ascii "clockfrequency"
             65 71 75 65 6E 63 79
      000277 00                    1191 	.db	0
      000278 00 00 02 06           1192 	.dw	0,518
      00027C 09                    1193 	.uleb128	9
      00027D 02                    1194 	.db	2
      00027E 91                    1195 	.db	145
      00027F 7F                    1196 	.sleb128	-1
      000280 63 6C 6F 63 6B 73 6F  1197 	.ascii "clocksource"
             75 72 63 65
      00028B 00                    1198 	.db	0
      00028C 00 00 00 8B           1199 	.dw	0,139
      000290 09                    1200 	.uleb128	9
      000291 01                    1201 	.db	1
      000292 50                    1202 	.db	80
      000293 74 6D 70              1203 	.ascii "tmp"
      000296 00                    1204 	.db	0
      000297 00 00 00 8B           1205 	.dw	0,139
      00029B 09                    1206 	.uleb128	9
      00029C 01                    1207 	.db	1
      00029D 50                    1208 	.db	80
      00029E 70 72 65 73 63        1209 	.ascii "presc"
      0002A3 00                    1210 	.db	0
      0002A4 00 00 00 8B           1211 	.dw	0,139
      0002A8 00                    1212 	.uleb128	0
      0002A9 0A                    1213 	.uleb128	10
      0002AA 00 00 00 8B           1214 	.dw	0,139
      0002AE 0B                    1215 	.uleb128	11
      0002AF 00 00 02 BB           1216 	.dw	0,699
      0002B3 04                    1217 	.db	4
      0002B4 00 00 02 A9           1218 	.dw	0,681
      0002B8 0C                    1219 	.uleb128	12
      0002B9 03                    1220 	.db	3
      0002BA 00                    1221 	.uleb128	0
      0002BB 0D                    1222 	.uleb128	13
      0002BC 05                    1223 	.db	5
      0002BD 03                    1224 	.db	3
      0002BE 00 00r00r00           1225 	.dw	0,(_HSIDivFactor)
      0002C2 48 53 49 44 69 76 46  1226 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      0002CE 00                    1227 	.db	0
      0002CF 01                    1228 	.db	1
      0002D0 00 00 02 AE           1229 	.dw	0,686
      0002D4 0B                    1230 	.uleb128	11
      0002D5 00 00 02 E1           1231 	.dw	0,737
      0002D9 08                    1232 	.db	8
      0002DA 00 00 02 A9           1233 	.dw	0,681
      0002DE 0C                    1234 	.uleb128	12
      0002DF 07                    1235 	.db	7
      0002E0 00                    1236 	.uleb128	0
      0002E1 0D                    1237 	.uleb128	13
      0002E2 05                    1238 	.db	5
      0002E3 03                    1239 	.db	3
      0002E4 00 00r00r04           1240 	.dw	0,(_CLKPrescTable)
      0002E8 43 4C 4B 50 72 65 73  1241 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      0002F5 00                    1242 	.db	0
      0002F6 01                    1243 	.db	1
      0002F7 00 00 02 D4           1244 	.dw	0,724
      0002FB 00                    1245 	.uleb128	0
      0002FC 00                    1246 	.uleb128	0
      0002FD 00                    1247 	.uleb128	0
      0002FE                       1248 Ldebug_info_end:
                                   1249 
                                   1250 	.area .debug_pubnames (NOLOAD)
      000000 00 00 00 6F           1251 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       1252 Ldebug_pubnames_start:
      000004 00 02                 1253 	.dw	2
      000006 00 00r00r00           1254 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 02 FE           1255 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 4A           1256 	.dw	0,74
      000012 43 4C 4B 5F 48 53 45  1257 	.ascii "CLK_HSECmd"
             43 6D 64
      00001C 00                    1258 	.db	0
      00001D 00 00 00 9C           1259 	.dw	0,156
      000021 43 4C 4B 5F 43 6C 6F  1260 	.ascii "CLK_ClockSwitchConfig"
             63 6B 53 77 69 74 63
             68 43 6F 6E 66 69 67
      000036 00                    1261 	.db	0
      000037 00 00 02 17           1262 	.dw	0,535
      00003B 43 4C 4B 5F 47 65 74  1263 	.ascii "CLK_GetClockFreq"
             43 6C 6F 63 6B 46 72
             65 71
      00004B 00                    1264 	.db	0
      00004C 00 00 02 BB           1265 	.dw	0,699
      000050 48 53 49 44 69 76 46  1266 	.ascii "HSIDivFactor"
             61 63 74 6F 72
      00005C 00                    1267 	.db	0
      00005D 00 00 02 E1           1268 	.dw	0,737
      000061 43 4C 4B 50 72 65 73  1269 	.ascii "CLKPrescTable"
             63 54 61 62 6C 65
      00006E 00                    1270 	.db	0
      00006F 00 00 00 00           1271 	.dw	0,0
      000073                       1272 Ldebug_pubnames_end:
                                   1273 
                                   1274 	.area .debug_frame (NOLOAD)
      000000 00 00                 1275 	.dw	0
      000002 00 0E                 1276 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       1277 Ldebug_CIE0_start:
      000004 FF FF                 1278 	.dw	0xffff
      000006 FF FF                 1279 	.dw	0xffff
      000008 01                    1280 	.db	1
      000009 00                    1281 	.db	0
      00000A 01                    1282 	.uleb128	1
      00000B 7F                    1283 	.sleb128	-1
      00000C 09                    1284 	.db	9
      00000D 0C                    1285 	.db	12
      00000E 08                    1286 	.uleb128	8
      00000F 02                    1287 	.uleb128	2
      000010 89                    1288 	.db	137
      000011 01                    1289 	.uleb128	1
      000012                       1290 Ldebug_CIE0_end:
      000012 00 00 00 60           1291 	.dw	0,96
      000016 00 00r00r00           1292 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r00rC8           1293 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$88)	;initial loc
      00001E 00 00 00 52           1294 	.dw	0,Sstm8s_clk$CLK_GetClockFreq$118-Sstm8s_clk$CLK_GetClockFreq$88
      000022 01                    1295 	.db	1
      000023 00 00r00rC8           1296 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$88)
      000027 0E                    1297 	.db	14
      000028 02                    1298 	.uleb128	2
      000029 01                    1299 	.db	1
      00002A 00 00r00rCA           1300 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$89)
      00002E 0E                    1301 	.db	14
      00002F 06                    1302 	.uleb128	6
      000030 01                    1303 	.db	1
      000031 00 00r00rD5           1304 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$92)
      000035 0E                    1305 	.db	14
      000036 06                    1306 	.uleb128	6
      000037 01                    1307 	.db	1
      000038 00 00r00rE8           1308 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$99)
      00003C 0E                    1309 	.db	14
      00003D 08                    1310 	.uleb128	8
      00003E 01                    1311 	.db	1
      00003F 00 00r00rEA           1312 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$100)
      000043 0E                    1313 	.db	14
      000044 0A                    1314 	.uleb128	10
      000045 01                    1315 	.db	1
      000046 00 00r00rEC           1316 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$101)
      00004A 0E                    1317 	.db	14
      00004B 0B                    1318 	.uleb128	11
      00004C 01                    1319 	.db	1
      00004D 00 00r00rEE           1320 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$102)
      000051 0E                    1321 	.db	14
      000052 0C                    1322 	.uleb128	12
      000053 01                    1323 	.db	1
      000054 00 00r00rF0           1324 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$103)
      000058 0E                    1325 	.db	14
      000059 0D                    1326 	.uleb128	13
      00005A 01                    1327 	.db	1
      00005B 00 00r00rF2           1328 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$104)
      00005F 0E                    1329 	.db	14
      000060 0E                    1330 	.uleb128	14
      000061 01                    1331 	.db	1
      000062 00 00r00rF7           1332 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$105)
      000066 0E                    1333 	.db	14
      000067 06                    1334 	.uleb128	6
      000068 01                    1335 	.db	1
      000069 00 00r01r01           1336 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$107)
      00006D 0E                    1337 	.db	14
      00006E 06                    1338 	.uleb128	6
      00006F 01                    1339 	.db	1
      000070 00 00r01r19           1340 	.dw	0,(Sstm8s_clk$CLK_GetClockFreq$116)
      000074 0E                    1341 	.db	14
      000075 02                    1342 	.uleb128	2
                                   1343 
                                   1344 	.area .debug_frame (NOLOAD)
      000076 00 00                 1345 	.dw	0
      000078 00 0E                 1346 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00007A                       1347 Ldebug_CIE1_start:
      00007A FF FF                 1348 	.dw	0xffff
      00007C FF FF                 1349 	.dw	0xffff
      00007E 01                    1350 	.db	1
      00007F 00                    1351 	.db	0
      000080 01                    1352 	.uleb128	1
      000081 7F                    1353 	.sleb128	-1
      000082 09                    1354 	.db	9
      000083 0C                    1355 	.db	12
      000084 08                    1356 	.uleb128	8
      000085 02                    1357 	.uleb128	2
      000086 89                    1358 	.db	137
      000087 01                    1359 	.uleb128	1
      000088                       1360 Ldebug_CIE1_end:
      000088 00 00 00 3D           1361 	.dw	0,61
      00008C 00 00r00r76           1362 	.dw	0,(Ldebug_CIE1_start-4)
      000090 00 00r00r14           1363 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$14)	;initial loc
      000094 00 00 00 B4           1364 	.dw	0,Sstm8s_clk$CLK_ClockSwitchConfig$86-Sstm8s_clk$CLK_ClockSwitchConfig$14
      000098 01                    1365 	.db	1
      000099 00 00r00r14           1366 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$14)
      00009D 0E                    1367 	.db	14
      00009E 02                    1368 	.uleb128	2
      00009F 01                    1369 	.db	1
      0000A0 00 00r00r1D           1370 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$18)
      0000A4 0E                    1371 	.db	14
      0000A5 03                    1372 	.uleb128	3
      0000A6 01                    1373 	.db	1
      0000A7 00 00r00r21           1374 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$19)
      0000AB 0E                    1375 	.db	14
      0000AC 02                    1376 	.uleb128	2
      0000AD 01                    1377 	.db	1
      0000AE 00 00r00r26           1378 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$20)
      0000B2 0E                    1379 	.db	14
      0000B3 02                    1380 	.uleb128	2
      0000B4 01                    1381 	.db	1
      0000B5 00 00r00rA2           1382 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$69)
      0000B9 0E                    1383 	.db	14
      0000BA 02                    1384 	.uleb128	2
      0000BB 01                    1385 	.db	1
      0000BC 00 00r00rB2           1386 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$74)
      0000C0 0E                    1387 	.db	14
      0000C1 02                    1388 	.uleb128	2
      0000C2 01                    1389 	.db	1
      0000C3 00 00r00rC2           1390 	.dw	0,(Sstm8s_clk$CLK_ClockSwitchConfig$79)
      0000C7 0E                    1391 	.db	14
      0000C8 02                    1392 	.uleb128	2
                                   1393 
                                   1394 	.area .debug_frame (NOLOAD)
      0000C9 00 00                 1395 	.dw	0
      0000CB 00 0E                 1396 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      0000CD                       1397 Ldebug_CIE2_start:
      0000CD FF FF                 1398 	.dw	0xffff
      0000CF FF FF                 1399 	.dw	0xffff
      0000D1 01                    1400 	.db	1
      0000D2 00                    1401 	.db	0
      0000D3 01                    1402 	.uleb128	1
      0000D4 7F                    1403 	.sleb128	-1
      0000D5 09                    1404 	.db	9
      0000D6 0C                    1405 	.db	12
      0000D7 08                    1406 	.uleb128	8
      0000D8 02                    1407 	.uleb128	2
      0000D9 89                    1408 	.db	137
      0000DA 01                    1409 	.uleb128	1
      0000DB                       1410 Ldebug_CIE2_end:
      0000DB 00 00 00 13           1411 	.dw	0,19
      0000DF 00 00r00rC9           1412 	.dw	0,(Ldebug_CIE2_start-4)
      0000E3 00 00r00r00           1413 	.dw	0,(Sstm8s_clk$CLK_HSECmd$1)	;initial loc
      0000E7 00 00 00 14           1414 	.dw	0,Sstm8s_clk$CLK_HSECmd$12-Sstm8s_clk$CLK_HSECmd$1
      0000EB 01                    1415 	.db	1
      0000EC 00 00r00r00           1416 	.dw	0,(Sstm8s_clk$CLK_HSECmd$1)
      0000F0 0E                    1417 	.db	14
      0000F1 02                    1418 	.uleb128	2
