# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:11:53  April 03, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TEI0026_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M08SAU169C8G
set_global_assignment -name TOP_LEVEL_ENTITY TEI0026
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:11:53  APRIL 03, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIP_SW0
set_location_assignment PIN_B13 -to DIP_SW0
set_location_assignment PIN_E13 -to DIP_SW2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIP_SW1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIP_SW2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIP_SW3
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to GPIO0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to GPIO1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_USER0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_USER1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_USER2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_USER3
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_VDD1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_VDD2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_VDD3
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to UART_RX
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to UART_TX
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to USER_BTN
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD1_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD1_LLM
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD1_VS0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD1_VS1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD1_VS2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD2_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD2_LLM
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD2_VS0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD2_VS1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD2_VS2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD3_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD3_VS0
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD3_VS1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to VDD3_VS2
set_location_assignment PIN_C13 -to DIP_SW1
set_location_assignment PIN_N9 -to GPIO0
set_location_assignment PIN_F13 -to DIP_SW3
set_location_assignment PIN_M5 -to GPIO1
set_location_assignment PIN_A4 -to LED_USER0
set_location_assignment PIN_A3 -to LED_USER1
set_location_assignment PIN_A2 -to LED_USER2
set_location_assignment PIN_B2 -to LED_USER3
set_location_assignment PIN_M13 -to LED_VDD1
set_location_assignment PIN_N4 -to LED_VDD2
set_location_assignment PIN_N5 -to LED_VDD3
set_location_assignment PIN_B5 -to UART_TX
set_location_assignment PIN_A5 -to UART_RX
set_location_assignment PIN_C12 -to USER_BTN
set_location_assignment PIN_J13 -to VDD1_EN
set_location_assignment PIN_J12 -to VDD1_LLM
set_location_assignment PIN_H13 -to VDD1_VS0
set_location_assignment PIN_G12 -to VDD1_VS1
set_location_assignment PIN_G13 -to VDD1_VS2
set_location_assignment PIN_L2 -to VDD2_EN
set_location_assignment PIN_K1 -to VDD2_LLM
set_location_assignment PIN_J1 -to VDD2_VS0
set_location_assignment PIN_K2 -to VDD2_VS1
set_location_assignment PIN_J2 -to VDD2_VS2
set_location_assignment PIN_N2 -to VDD3_EN
set_location_assignment PIN_N3 -to VDD3_VS0
set_location_assignment PIN_M1 -to VDD3_VS1
set_location_assignment PIN_M2 -to VDD3_VS2
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_G9 -to CLK12M
set_global_assignment -name ENABLE_CONFIGURATION_PINS ON
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE "SINGLE IMAGE WITH ERAM"
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to altera_reserved_tck
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to altera_reserved_tdi
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to altera_reserved_tdo
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to altera_reserved_tms
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to CLK12M
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE QSYS_SC_TEI0026/synthesis/QSYS_SC_TEI0026.qip
set_global_assignment -name VHDL_FILE vs_settings.vhd
set_global_assignment -name SDC_FILE TEI0026.out.sdc
set_global_assignment -name BDF_FILE TEI0026.bdf