{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746428390377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746428390379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  5 08:59:50 2025 " "Processing started: Mon May  5 08:59:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746428390379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428390379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP3_Compteurs_MEF -c TP3_Compteurs_MEF " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP3_Compteurs_MEF -c TP3_Compteurs_MEF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428390379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746428390926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746428390927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428402986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428402986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavioral " "Found design unit 1: clock_divider-behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/clock_divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403251 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_divider-tb " "Found design unit 1: tb_clock_divider-tb" {  } { { "tb_clock_divider.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/tb_clock_divider.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403254 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_divider " "Found entity 1: tb_clock_divider" {  } { { "tb_clock_divider.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/tb_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenillard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenillard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard-behavioral " "Found design unit 1: chenillard-behavioral" {  } { { "chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/chenillard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403255 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard " "Found entity 1: chenillard" {  } { { "chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/chenillard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_chenillard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_chenillard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_chenillard-tb " "Found design unit 1: tb_chenillard-tb" {  } { { "tb_chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/tb_chenillard.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403257 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_chenillard " "Found entity 1: tb_chenillard" {  } { { "tb_chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/tb_chenillard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behavioral " "Found design unit 1: toplevel-behavioral" {  } { { "toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403259 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746428403259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403259 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "CHEN out LEDR in toplevel.vhd(28) " "VHDL error at toplevel.vhd(28): actual port \"LEDR\" of mode \"in\" cannot be associated with formal port \"CHEN\" of mode \"out\"" {  } { { "toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/toplevel.vhd" 28 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746428403261 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "LEDR toplevel.vhd(28) " "VHDL error at toplevel.vhd(28): can't update value of interface object \"LEDR\" of mode IN" {  } { { "toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP3/toplevel.vhd" 28 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1746428403261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746428403361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  5 09:00:03 2025 " "Processing ended: Mon May  5 09:00:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746428403361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746428403361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746428403361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746428403361 ""}
