$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Sun Oct 31 20:10:26 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 2 ! S [1:0] $end
$var reg 4 " x [3:0] $end
$var reg 4 # Y [3:0] $end
$var wire 1 $ OUT [3] $end
$var wire 1 % OUT [2] $end
$var wire 1 & OUT [1] $end
$var wire 1 ' OUT [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / Y[3]~input_o $end
$var wire 1 0 x[0]~input_o $end
$var wire 1 1 Y[1]~input_o $end
$var wire 1 2 Y[0]~input_o $end
$var wire 1 3 x[1]~input_o $end
$var wire 1 4 x[2]~input_o $end
$var wire 1 5 Y[2]~input_o $end
$var wire 1 6 inst|inst7|inst3|inst4~0_combout $end
$var wire 1 7 S[1]~input_o $end
$var wire 1 8 S[0]~input_o $end
$var wire 1 9 x[3]~input_o $end
$var wire 1 : inst|inst11|inst6~0_combout $end
$var wire 1 ; inst|inst7|inst2|inst4~0_combout $end
$var wire 1 < inst|inst10|inst6~0_combout $end
$var wire 1 = inst|inst9|inst6~0_combout $end
$var wire 1 > inst|inst8|inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b101 "
b11 #
1'
0&
1%
0$
0(
1)
x*
1+
1,
1-
0.
0/
10
11
12
03
14
05
16
07
08
09
1:
1;
0<
1=
0>
$end
#80000
b10 !
17
1>
1<
0:
1$
0%
0'
#130000
b0 !
07
0>
0<
1:
0$
1%
1'
#280000
b1 !
b11 !
18
17
1<
0%
#350000
b10 !
b0 !
08
07
0<
1%
#1000000
