vendor_name = ModelSim
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/xor.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/TrailZeroes7.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/TopLevel.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/SE9.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/SE6.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/register_b.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/register_a.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/Reg_file.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/Priority_Encoder.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/mux_8to1.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/mux_4to1.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/mux_2to1_al.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/mux_2to1.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/memory.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/ir.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/fsm.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/Decoder.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/Datapath.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/bit_shift.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/Datapath/alu.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Yash/Downloads/EE309-Project-1/EE309-Project-1/db/TopLevel.cbx.xml
design_name = hard_block
design_name = TopLevel
instance = comp, \reset~input\, reset~input, TopLevel, 1
instance = comp, \clock~input\, clock~input, TopLevel, 1
