

================================================================
== Vitis HLS Report for 'get_index_from_z'
================================================================
* Date:           Sun Jul  7 14:42:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- getIndexFromZ_loop  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 3 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 10 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %layer_read"   --->   Operation 11 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom"   --->   Operation 12 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 13 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%z_value_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_value"   --->   Operation 14 'read' 'z_value_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 17 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %layer_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %shl_ln" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 19 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %layer_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 20 'bitconcatenate' 'shl_ln54_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i14 %shl_ln54_s" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 21 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 22 'sub' 'sub_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln54 = or i17 %sub_ln54, i17 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 23 'or' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln438 = sext i17 %or_ln54" [patchMaker.cpp:438]   --->   Operation 24 'sext' 'sext_ln438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln438 = br void" [patchMaker.cpp:438]   --->   Operation 25 'br' 'br_ln438' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %add_ln438, void %.split" [patchMaker.cpp:441]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.88ns)   --->   "%add_ln438 = add i32 %i, i32 1" [patchMaker.cpp:438]   --->   Operation 27 'add' 'add_ln438' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln438 = icmp_eq  i32 %i, i32 %GDn_points_load" [patchMaker.cpp:438]   --->   Operation 28 'icmp' 'icmp_ln438' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln438 = br i1 %icmp_ln438, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:438]   --->   Operation 29 'br' 'br_ln438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln54_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 30 'bitconcatenate' 'shl_ln54_17' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i37 %shl_ln54_17" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 31 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln54_18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 32 'bitconcatenate' 'shl_ln54_18' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i35 %shl_ln54_18" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 33 'zext' 'zext_ln54_15' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.93ns)   --->   "%sub_ln54_14 = sub i38 %zext_ln54_14, i38 %zext_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 34 'sub' 'sub_ln54_14' <Predicate = (!icmp_ln438)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i38 %sub_ln54_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 35 'sext' 'sext_ln54' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.94ns)   --->   "%add_ln54 = add i39 %sext_ln54, i39 %sext_ln438" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 36 'add' 'add_ln54' <Predicate = (!icmp_ln438)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln440 = sext i39 %add_ln54" [patchMaker.cpp:440]   --->   Operation 37 'sext' 'sext_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln440 = zext i64 %sext_ln440" [patchMaker.cpp:440]   --->   Operation 38 'zext' 'zext_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (4.51ns)   --->   "%mul_ln440 = mul i129 %zext_ln440, i129 24595658764946068822" [patchMaker.cpp:440]   --->   Operation 39 'mul' 'mul_ln440' <Predicate = (!icmp_ln438)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln440, i32 69, i32 128" [patchMaker.cpp:440]   --->   Operation 40 'partselect' 'tmp_81' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln440_3 = zext i60 %tmp_81" [patchMaker.cpp:440]   --->   Operation 41 'zext' 'zext_ln440_3' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln440_3" [patchMaker.cpp:440]   --->   Operation 42 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:440]   --->   Operation 43 'load' 'GDarray_load' <Predicate = (!icmp_ln438)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln440, i32 69, i32 127" [patchMaker.cpp:440]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln440_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp, i5 0" [patchMaker.cpp:440]   --->   Operation 45 'bitconcatenate' 'shl_ln440_1' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln440_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_81, i3 0" [patchMaker.cpp:440]   --->   Operation 46 'bitconcatenate' 'shl_ln440_2' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln440_1 = zext i63 %shl_ln440_2" [patchMaker.cpp:440]   --->   Operation 47 'zext' 'zext_ln440_1' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln440 = sub i64 %zext_ln440_1, i64 %shl_ln440_1" [patchMaker.cpp:440]   --->   Operation 48 'sub' 'sub_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 49 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln440 = add i64 %sub_ln440, i64 %sext_ln440" [patchMaker.cpp:440]   --->   Operation 49 'add' 'add_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 2.83>
ST_5 : Operation 50 [1/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:440]   --->   Operation 50 'load' 'GDarray_load' <Predicate = (!icmp_ln438)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln440_1)   --->   "%shl_ln9 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln440, i3 0" [patchMaker.cpp:440]   --->   Operation 51 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln440_1)   --->   "%zext_ln440_2 = zext i67 %shl_ln9" [patchMaker.cpp:440]   --->   Operation 52 'zext' 'zext_ln440_2' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln440_1)   --->   "%lshr_ln440 = lshr i192 %GDarray_load, i192 %zext_ln440_2" [patchMaker.cpp:440]   --->   Operation 53 'lshr' 'lshr_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln440_1)   --->   "%trunc_ln440 = trunc i192 %lshr_ln440" [patchMaker.cpp:440]   --->   Operation 54 'trunc' 'trunc_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.18ns) (out node of the LUT)   --->   "%sub_ln440_1 = sub i64 %trunc_ln440, i64 %z_value_read" [patchMaker.cpp:440]   --->   Operation 55 'sub' 'sub_ln440_1' <Predicate = (!icmp_ln438)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.65>
ST_6 : Operation 56 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln440_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 56 'sitodp' 'dc' <Predicate = (!icmp_ln438)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.65>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%index = phi i32 0, void %.lr.ph, i32 %index_1, void %.split"   --->   Operation 57 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%minVal = phi i64 9223372036854775807, void %.lr.ph, i64 %minVal_1, void %.split"   --->   Operation 58 'phi' 'minVal' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln440_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 60 'sitodp' 'dc' <Predicate = (!icmp_ln438)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 61 'bitcast' 'data_V' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 62 'partselect' 'tmp_87' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i64 %data_V"   --->   Operation 63 'trunc' 'tmp_88' <Predicate = (!icmp_ln438)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 64 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_88, i1 0"   --->   Operation 65 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_87" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 67 'zext' 'zext_ln510' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 68 'add' 'add_ln510' <Predicate = (!icmp_ln438)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 69 'bitselect' 'isNeg' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_87"   --->   Operation 70 'sub' 'sub_ln1311' <Predicate = (!icmp_ln438)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 71 'sext' 'sext_ln1311' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 72 'select' 'ush' <Predicate = (!icmp_ln438)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 73 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 74 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 75 'lshr' 'r_V' <Predicate = (!icmp_ln438)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_15 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 76 'shl' 'r_V_15' <Predicate = (!icmp_ln438)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 77 'bitselect' 'tmp_86' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_86"   --->   Operation 78 'zext' 'zext_ln662' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_15, i32 53, i32 116"   --->   Operation 79 'partselect' 'tmp_s' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.12ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s"   --->   Operation 80 'select' 'val' <Predicate = (!icmp_ln438)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (1.06ns)   --->   "%icmp_ln441 = icmp_slt  i64 %val, i64 %minVal" [patchMaker.cpp:441]   --->   Operation 81 'icmp' 'icmp_ln441' <Predicate = (!icmp_ln438)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.41ns)   --->   "%minVal_1 = select i1 %icmp_ln441, i64 %val, i64 %minVal" [patchMaker.cpp:441]   --->   Operation 82 'select' 'minVal_1' <Predicate = (!icmp_ln438)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.22ns)   --->   "%index_1 = select i1 %icmp_ln441, i32 %i, i32 %index" [patchMaker.cpp:441]   --->   Operation 83 'select' 'index_1' <Predicate = (!icmp_ln438)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln438)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln449 = ret i32 %index" [patchMaker.cpp:449]   --->   Operation 85 'ret' 'ret_ln449' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'layer' [6]  (0 ns)
	'getelementptr' operation ('GDn_points_addr') [10]  (0 ns)
	'load' operation ('GDn_points_load') on array 'GDn_points' [11]  (0.699 ns)

 <State 2>: 0.785ns
The critical path consists of the following:
	'sub' operation ('sub_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [16]  (0.785 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:441) with incoming values : ('add_ln438', patchMaker.cpp:438) [21]  (0 ns)
	'sub' operation ('sub_ln54_14', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [34]  (0.932 ns)
	'add' operation ('add_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [36]  (0.943 ns)

 <State 4>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln440', patchMaker.cpp:440) [39]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:440) [42]  (0 ns)
	'load' operation ('GDarray_load', patchMaker.cpp:440) on array 'GDarray' [43]  (1.65 ns)

 <State 5>: 2.83ns
The critical path consists of the following:
	'load' operation ('GDarray_load', patchMaker.cpp:440) on array 'GDarray' [43]  (1.65 ns)
	'lshr' operation ('lshr_ln440', patchMaker.cpp:440) [52]  (0 ns)
	'sub' operation ('__x', patchMaker.cpp:440) [54]  (1.19 ns)

 <State 6>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [55]  (4.65 ns)

 <State 7>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [55]  (4.65 ns)

 <State 8>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [62]  (0.735 ns)
	'select' operation ('ush') [66]  (0.299 ns)
	'shl' operation ('r.V') [70]  (0 ns)
	'select' operation ('val') [74]  (1.13 ns)
	'icmp' operation ('icmp_ln441', patchMaker.cpp:441) [75]  (1.06 ns)
	'select' operation ('minVal', patchMaker.cpp:441) [76]  (0.411 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
